\hypertarget{_d_m_a___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+D\+M\+A\+\_\+\+P\+DD.h File Reference}
\label{_d_m_a___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+D\+M\+A\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+D\+M\+A\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for D\+M\+A\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a64f5e237ed591fae248a16260cca201a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}~0x1U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a669f808d66ec4260944af1e34cd93897}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}~0x2U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4f6a5b5afd5fa40f218a7bcfc14edbe4}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}~0x3U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a6912b0e58cf69287a6bdc51a51fbd705}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}~0x4U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a169cce9a5cbdc1f00433d5d808b7ed23}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}~0x5U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a26ff5c268889f8d5e94702d77469d8fa}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}~0x6U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5c8e9718c3278a8d1bc4a0dfb4af316a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}~0x7U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_afed4dfa8f1377c7397dbd116e760bcd9}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8}~0x8U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ac79920b06171700cc47e84d025efb4b3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9}~0x9U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5936c3d5bb6bb73e104671aa1a487c94}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10}~0x\+AU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab10c19363655438817207296e5603cb5}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11}~0x\+BU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a300c2272057e7094ceddefb4e16ab79e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12}~0x\+CU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a39662f15edd9e92e6906319c0494bd03}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13}~0x\+DU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af2eb649640dd6bbb210b5c96af70e729}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14}~0x\+EU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab228259af26a7aad2a382993c58d4893}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15}~0x\+FU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1413585e08e89abb1754b6005c7b7ed3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+0}~0x1U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a94235253c02a3257e89132614b55d642}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+1}~0x2U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_adc82341b7f0ca06912832359a42d9d61}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+2}~0x4U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_abaef7c20e996d2e66819b472630b4385}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+3}~0x8U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1cbe60f1d965889a1dcc30a3a5306684}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+4}~0x10U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a362e01306cd69430f5f11cc8b25504da}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+5}~0x20U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4dd1bc7a63870c432e0276714192b553}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+6}~0x40U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aeffa3c429822ed382568516e098ea830}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+7}~0x80U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1a4fb7f98cdbffb56ab5553450742367}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+8}~0x100U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2d71ce7614af7b130e5b736123b7856b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+9}~0x200U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae00857a3e4803fb470c840e1d569206d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+10}~0x400U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae2a49d467d6b6b806de6bdc6f8688580}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+11}~0x800U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5831a1d92514158bd4f2280f9b3cc2da}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+12}~0x1000U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a081bb1e4c6ac1528b5d6d97443fb98a1}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+13}~0x2000U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aab46d168c479448e7f76705d41e0b1ae}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+14}~0x4000U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1c155a6605bd668c6129213d50ad97af}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+15}~0x8000U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8f56900b1e53088bb2a9d07124282508}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa152155f857743b36da626364d30b890}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+E\+N\+A\+B\+L\+ED}~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+M\+A\+J\+O\+R\+E\+L\+I\+N\+K\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4746f86d74a3bcfa5e9b5c779a78d192}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a09918dcb94fef950d998e1b405c81666}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+E\+N\+A\+B\+L\+ED}~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+E\+S\+G\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a719c132cd6d7d92a145a7dd6ffd2e482}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a243d99914ac2ea5d21d0ea5fa8446307}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST}~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+D\+R\+E\+Q\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5cb97b172d5b72421861520c4842f95c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+S\+H\+I\+FT}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5a7eb0ed8f1fc6f55eaa44ed2676a552}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT}~0x1\+EU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a177fded05cc2bb174a92b7f97e5cd961}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}~0x100\+F\+FU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a560612675d062cbeb351268e5b596153}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+A\+N\+C\+E\+L\+E\+D\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+E\+C\+X\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aec146fd15377acd9e3bf01f4e1380a0e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+S\+A\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a10adb1c1f4d0b813064f77d83450edc0}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+S\+O\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a33694a2e9a523504ed6abf5432535cbd}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+D\+A\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7013d14211a79be7cb214f2623a6f54c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+D\+O\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad4785ee710a676ae4dc2bfd4a317f254}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+N\+C\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa95a2b5208a41a7245ff29e4a1a604a5}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+S\+G\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_adad28c65724a8d6f60bc8ea093b2bd18}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+S\+B\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2f3f426e2f50d6ac02e6ba997c7e8fca}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+D\+B\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a46f99a83437801d4373b8907a8acece5}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}~0x4000U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a6d3f495d6cb8ad41a35f59d8fd76f1a0}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+E\+S\+\_\+\+C\+P\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a458c873986bc513545b0965596a99646}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK}~D\+M\+A\+\_\+\+D\+C\+H\+P\+R\+I3\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aae001b822fe44aedb70c7e57bcee6fc4}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK}~D\+M\+A\+\_\+\+D\+C\+H\+P\+R\+I3\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_abf8868b32ba2c84ca1b317c2a21b0526}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+E\+C\+P\+\_\+\+S\+H\+I\+FT}~0x7U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad7d6fc4e719b65b43c962b70bdb1eaea}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+S\+H\+I\+FT}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3d2ebfa2847d9b50ce439eb27c85161e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a011c2a2a5e8a46ee30b4a27ac7b84f4c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED}~D\+M\+A\+\_\+\+D\+C\+H\+P\+R\+I3\+\_\+\+E\+C\+P\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae541be1023f1dafb25055becf9d2afee}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a60706af38b4bb5b0c2c9c453d509c90f}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER}~D\+M\+A\+\_\+\+D\+C\+H\+P\+R\+I3\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af8dea19f98d565de240a73a4b7ac330d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a09c5bf3e6ab4edae8affe55d6c792aee}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+B\+Y\+T\+ES}~0x1U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2bee1011a7b97997958a086af624bee6}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+B\+Y\+T\+ES}~0x2U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aafd25d6da2f20854d7b1d0527b2a8c3a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+B\+Y\+T\+ES}~0x3U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a585226ca7fba6228354d4d9792f566ae}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+B\+Y\+T\+ES}~0x4U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4001678a8d33b2fef82bca214a42f939}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+B\+Y\+T\+ES}~0x5U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af7ba141fb51f72a292ebf838c3c96a6e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+B\+Y\+T\+ES}~0x6U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a49bff4b0da1714442bd0c2267d841872}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+B\+Y\+T\+ES}~0x7U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3e3f44311defd06dba8f67141449b144}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+B\+Y\+T\+ES}~0x8U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab32cd42c171c0c4de03ef641115777d5}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+B\+Y\+T\+ES}~0x9U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a65d7d7fdc53bcf6f55bc62e8eef957fd}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+K\+B\+Y\+TE}~0x\+AU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a428c4aec88855c84aef768e8357432c1}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+K\+B\+Y\+T\+ES}~0x\+BU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ac58f5b4855b9e84142265ca04bab6e69}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+K\+B\+Y\+T\+ES}~0x\+CU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4229971997b71a738c4b415d8af2b6fc}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+K\+B\+Y\+T\+ES}~0x\+DU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a9c62f208abd68399c2836393b4c159f8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+K\+B\+Y\+T\+ES}~0x\+EU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af5bdf783e08b5e70c33fc1d3a0c4666f}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+K\+B\+Y\+T\+ES}~0x\+FU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_abee0e449f6ce8f9e8800b3e055f60215}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+K\+B\+Y\+T\+ES}~0x10U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4782d64efad0fdd0ffdc1129f519dce6}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+K\+B\+Y\+T\+ES}~0x11U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8cf904b2d3e98a125a42ddf910354c60}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+K\+B\+Y\+T\+ES}~0x12U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ac8078277a8ee0514da1eaae3561c176e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+K\+B\+Y\+T\+ES}~0x13U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a444186a5fea90d988fcf1635800fdec3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+M\+B\+Y\+TE}~0x14U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7a9ad26261938cb5bf48a1d9e13e8b91}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+M\+B\+Y\+T\+ES}~0x15U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a321e615461e043d30821cca0280a7a33}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+M\+B\+Y\+T\+ES}~0x16U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a949cab3a5e2e4de5ef20547d4b744276}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+M\+B\+Y\+T\+ES}~0x17U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ac4c20ed4326f3534964c0688bf726b22}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+M\+B\+Y\+T\+ES}~0x18U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa506734187b2c4c7572d7130e665ed79}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+M\+B\+Y\+T\+ES}~0x19U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0565ed757d4d6628e1452d49b098859e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+M\+B\+Y\+T\+ES}~0x1\+AU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8b351eba3d8d5ad4f7217a959cfc6227}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+M\+B\+Y\+T\+ES}~0x1\+BU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a28c244655680d80a8def3b23302b232a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+M\+B\+Y\+T\+ES}~0x1\+CU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af61665db3e03a5a52f95daa1233ff1c3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+M\+B\+Y\+T\+ES}~0x1\+DU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3bc608986ae50086af8089d6ef7d2a32}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+G\+B\+Y\+TE}~0x1\+EU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa677078578fbd7470535f811473bd6bd}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+G\+B\+Y\+T\+ES}~0x1\+FU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2fc252f483ca98473e52ca459cdb39c4}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+O\+N\+E\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+D\+O\+N\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a42528bab9fb18d2d42a30352f7762208}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae5852e59b44ef2b8ff45c3cfe6c75f5b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+E\+N\+A\+B\+LE}~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+I\+N\+T\+M\+A\+J\+O\+R\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a23aae8a934f5b8a3c1a4448556c647ed}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af27ba7f974a0253fee7952777fc93b50}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}~\hyperlink{group___d_m_a___register___masks_gac5427564104425fdb45a492386cf05e7}{D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+E\+I\+N\+T\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a16f66d17070678f9aff4530b8fdd8f91}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+F\+L\+AG}~\hyperlink{group___d_m_a___register___masks_gaaa733d9c65fb074a9e836b8abaa8173f}{D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+D\+O\+N\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa260a188411f2f48309066e768bbb7d6}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+0}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a31e999f61219edd97c981fffe0a8d18d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+1}~0x1U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af3835b3cf10d770edd37534be9d060ad}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+2}~0x2U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab0b6f969278b62c6217e59a323691bd0}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+3}~0x3U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a78659aa52fdccd2733f4619536da9478}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+4}~0x4U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a168e69f7da0f7023e141a2a230301a08}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+5}~0x5U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab8463cfb973f900d7f0a8c5ccda22f29}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+6}~0x6U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1315db7e12e36734684d9c8ba0c7f017}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+7}~0x7U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a46d27794d0b4dc77d06bf419769db457}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+8}~0x8U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af3c280f14d22b7f6a943fe80e49c43ea}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+9}~0x9U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7fff47f07abcf48e3a459d55c74e29c0}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+10}~0x\+AU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a36d0b76858b992df3ceeac063ab261f3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+11}~0x\+BU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a203f306c98f3d41aaca6e62ecff336eb}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+12}~0x\+CU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a09da0fcf41f774d8133b095efd5d90b1}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+13}~0x\+DU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_acfb21347c87456f58b8bab7aa43e2974}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+14}~0x\+EU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af5bd97be4c1a0135cb5f22f3f76fc294}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+15}~0x\+FU
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+H\+A\+N\+N\+EL}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aeb1fad68b0110024790b2e2ee6be8e88}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS}~D\+M\+A\+\_\+\+S\+E\+R\+Q\+\_\+\+S\+A\+E\+R\+\_\+\+M\+A\+SK
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8a1187c312d696b2e3911858c7212813}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af47a7a82904aecf834889969cc77f4b5}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT}~0x1U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a15f640caa286f317225a70adec95677a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+IT}~0x2U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0c74520b7fec19101d541de88f4d1830}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+Y\+TE}~0x4U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a71d8a3f8b4c4cb85f294d4ac65eae337}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+Y\+TE}~0x5U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a28a9311c141d1bae3bd95878a89026d3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+T\+A\+LL}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae3b13f995550dbc4474a2e70ee6c66a7}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+4\+\_\+\+C\+Y\+C\+L\+ES}~0x8000U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a25c127cb092b98a64a5aca65a5ee37ea}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+8\+\_\+\+C\+Y\+C\+L\+ES}~0x\+C000U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a768327f913b6f998c048971294c37cd8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+K\+I\+N\+G\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a89a45f902794de9f49cc5cee677c9c8f}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+A\+N\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG}~0x10U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3018895fa881f5544daa46c78067872d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+L\+I\+N\+K\+I\+NG}~0x20U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4283d8a53783eac8eba686e97758d82d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG}~0x30U
\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af2344bfbeb02a434e8e617b1fd38f11c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a07035a3115e177338b64cb334f5516c6}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af59352ad0cc56113242276ab181532cc}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Cancel\+Transfer}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Cancels remaining data transfer. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a9d63112e1d63ef6ffc7618176ba2b5f9}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Error\+Cancel\+Transfer}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Cancels remaining data transfer with error generation. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a02e410331ea84f8c731a338a370ff608}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Minor\+Loop\+Mapping}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables minor loop mapping. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a99cd829e1649125f4aca8cc590799aa8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Mapping\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minor loop mapping state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a22f0e1612207311178527a0e1ae475f2}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Link\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables minor loop continuous link mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad2269a2e7861cc5b5b908c78d3917a46}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Link\+Mode\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns minor loop continuous link mode state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae5dd7a02ee6646d486890eb39a17d4da}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Halt\+Operations}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Halts D\+MA operations. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_afdd0ab0c3a7ddd2ba47190ba60ebde8e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Resume\+Operations}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Resumes halted D\+MA operations. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_afc56794d04659362f5edfc524e5dd67e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+On\+Error}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables stalling of D\+MA operations after error occurs. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7e5b263aaf09a0de6ca8cddf72145627}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Halt\+On\+Error\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA operations halt on error state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5f9c5a909ed8b1b4a95eb74c9ede5293}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Arbitration}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables round robin channel arbitration. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a80899b15728c6cd1772457e8238a1110}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Arbitration\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns round robin channel arbitration state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1fa1c0da19314b9d3b50454c5f33e1e1}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Debug}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables D\+MA operations in debug mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad6701bf719971febfcce6498782e0e4b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Debug\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA operations in debug mode state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a934c42ec3845235f57e1f4a48c76aab0}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel error status register provading information about last recorded channel error. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad97c1516f2adda589c79d7d60f4378a8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Register}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Deprecated. Use Read\+Error\+Status\+Reg P\+DD macro instead. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a90e8887c83403467ccefed7e7283fada}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel error status flags provading information about last recorded channel error. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad8266a0ea1a35f64db5c9ba6f5e2d559}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Channel}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel provading information about last recorded channel error. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7564410c6586b8259e7fcb1e775fb250}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Priority\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA channel priority register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a511fabf59ffad7b050845a78f55a85b4}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Priority\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel priority register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a49350406cec3d97f9d2a994bd5c2dae7}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+R\+EG}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Set\+Channel\+Priority channel parameter conversion. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_afdda256d8f3d0791064d7f38ffe6c231}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Priority}(Peripheral\+Base,  Channel,  Enable\+Preemption,  Enable\+Preempt\+Ability,  Priority)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel priority register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa188c90a483880f166bd4387ce3273bc}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Regs}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA set/clear error interrupts and channel requests enable registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a308843399cae3161af71002e9236b37d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Flag\+Regs}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA clear done status, clear error and interrupt flags and set start channel request registers. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a380311d3152008d2bc70f8eb097aa4ff}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Request\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA enable request register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a11a5350e909f5a4bd0d6b4a025c408ed}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Request\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA enable request register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a17791d95cdb669bb0f59d757d64205fd}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables D\+MA channels requests specified by Mask parameter, rest is not changed. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae680b77284fc4c2324679e1278ea4a19}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables D\+MA channels requests specified by Mask parameter, rest is not changed. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aeceacaccb4860bf9f57bc85a00238f51}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channels requests. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2eca8250ccfc5886cce06535097240e8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Enable\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns mask of enabled D\+MA channels requests. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_acef39345b714400c1807b35b20496b6b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Request\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA set enable request register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a29e12e08dc44058b2b12d0ca0b721fca}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable}(Peripheral\+Base,  All\+Channels,  Channel)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel request. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all requests are enabled regardless of Channel parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8b8f0c245246983d91eca1590686c079}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Enables D\+MA channel peripheral request. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a287075bfbffa743dd726b70fa8431a81}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Request\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA clear enable request register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a6bf8b28676085a3d96f43441e0560a75}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Disables D\+MA channel peripheral request. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a05b438b1b0625df4f0c9a7d985298058}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Request\+Enable}(Peripheral\+Base,  All\+Channels,  Channel)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channel request. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all requests are disabled regardless of Channel parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7ccae9fb71f22cacb70ec760fb9b96b4}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Peripheral\+Request}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables peripheral requests. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a32cc8141ec31a96a2f1e6d843dea9d22}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Error\+Interrupt\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA enable error interrupt register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7ea92759812539c35dbf9195d84ee0d4}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Error\+Interrupt\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA enable error interrupt register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae53f431351167ae2b7d635b014042209}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables D\+MA channels error interrupts specified by Mask parameter, rest is not changed. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a491e85f10b3b3c466e231d1ccf06e842}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables D\+MA channels error interrupts specified by Mask parameter, rest is not changed. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_abec7ad2788322b018d7536e8bf195b62}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channels error interrupts. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a66e5be35ecd013fe2dc1e439440a24a2}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Interrupt\+Enable\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns mask of D\+MA channels error interrupts. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad877e6a5a866487f0bb2c27dc42d9dd1}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Error\+Interrupt\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA set enable error interrupt register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aeabc9b3d964827954c420ecaa4aebf04}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable}(Peripheral\+Base,  All\+Channels,  Channel)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel error interrupt. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all interrupts are enabled regardless of Channel parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4cc520619d6826a9cc1e15344a40a106}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Enables D\+MA channel error interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a63aebc79253c922ca3097495ce581d65}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Error\+Interrupt\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA clear enable error interrupt register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_afabf2869d71d190364aa51587b8baa7b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Interrupt\+Enable}(Peripheral\+Base,  All\+Channels,  Channel)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channel error interrupt. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all interrupts are disabled regardless of Channel parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae1c3e81fb88a9fb3dc2646798e74fb35}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Disables D\+MA channel error interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a04217ceecfe76ba035258b7544af40cc}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Request\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA clear interrupt request register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a68ffca5f56dd9bdfeeb2d2d9fe659ebe}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}(Peripheral\+Base,  All\+Channels,  Channel)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channel interrupt request flag. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all requests are cleared regardless of Channel parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a66ddbe10134e3cda5a60b47459eb76dd}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channel interrupt flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab0c37a3124fa99504ffb2808124883e3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Interrupt\+Request\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA interrupt request register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a9906e0eff0e6beae706bf7f7b47b3e5e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Request\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA interrupt request register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a686fbce0a7585335c361cbcc58054b01}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channels interrupt requests specified by Mask parameter, rest is not changed. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3924c08934c719958f91bd9ac162423c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns mask of D\+MA channels interrupt requests. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a70e044f437e00a410120c9bf981d2070}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Error\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA clear error register register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5098889a34e436185aa5699bf221cdf3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Error\+Flag}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channel error flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2270d17c2e60ebc037caf331eee042d8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags}(Peripheral\+Base,  All\+Channels,  Channel)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channel error flag. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all errors are cleared regardless of Channel parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8d452a38f4897c685ec6d3de6057b0a5}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Error\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA error register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a9e1cdff0b3e60a5b5354f41d1938d14a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA error register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1a6aed20045eca3f424da95231f74d15}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channels error flags specified by Mask parameter, rest is not changed. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab31a83b50c999ba8dd163ec6c5094c43}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Flags\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns mask of D\+MA channel error flags. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1a700039c767373b23be865a83a9a28b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flag}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel error flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a16d422c345ddf724f3ed9afb8b8d8620}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Start\+Bit\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA set S\+T\+A\+RT bit register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa7ac1df5993c21ef5967425cfebabcf9}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Start\+Transfer}(Peripheral\+Base,  All\+Channels,  Channel)
\begin{DoxyCompactList}\small\item\em Starts D\+MA channel transfer request via a software initiated service request. If All\+Channels = \textquotesingle{}1\textquotesingle{} then transfer start is requested for all channels regardless of Channel parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2909c041041a0f91a563395a5e3d088d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Done\+Bit\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA clear D\+O\+NE status bit register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a07d0e053a592a8c43fe8894ae96942f3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flags}(Peripheral\+Base,  All\+Channels,  Channel)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channel done status. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all status of all channels are cleared regardless of Channel parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae20e1c00ba7d717c8906d1d299da6278}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flag}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Clears D\+MA channel done status. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3cf53ef151268b05de9172cdec32c25b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Hw\+Request\+Status\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA hardware request status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad3be873864b34681ab4d71bccaef2a64}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Hw\+Request\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA hardware request status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a281caf5717f3f96d3622c5065816fa75}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Flags\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns mask of D\+MA channels requests status. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a098bdb619227a18e4446450690840a90}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA T\+CD source address register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_abfc845246da41f29361539ffa646618e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA T\+CD source address register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af5356122a995ffd51e2cd3caefef918f}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address}(Peripheral\+Base,  Channel,  Address)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel source address. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_afbae2475663039107f480d91d8912883}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel source address. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa32dcf7a02196fa42aa5cfa36c8eb12a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA T\+CD destination address register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae3e3be5097ef4930fec0a802028a9b90}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA T\+CD destination address register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ac3ed228b4b0c6c374ee820ddb6065258}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address}(Peripheral\+Base,  Channel,  Address)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel destination address. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3cea3cab7b343f1a021893b6c3b25153}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel destination address. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a96b075556a7a517cc3f9884a3fe91226}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Offset\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA T\+CD source address offset register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a6e6bfbb29a60602222a5d708eac2a402}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Offset\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA T\+CD source address offset register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ac65d0774c6da2402227586bc585eac96}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Offset}(Peripheral\+Base,  Channel,  Offset)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel source address offset. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a619edf576786b4c5934b2ad141adff5d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Offset}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel source address offset. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4d300a400bbf23d0e2da46cdf1b43d7a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Offset\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA T\+CD destination address offset register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a63b4ae1f972af03b92e3c62699a7143f}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Offset\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA T\+CD destination address offset register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab8930147b9b7882693d7008f49d5a314}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Offset}(Peripheral\+Base,  Channel,  Offset)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel destination address offset. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad1279216930ac90095fb77ca8d4a02a8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Offset}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel destination address offset. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5b7815be2426b3ba14d61acc6e3278c0}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Attributes\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA channel transfer attributes register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2c105677628c4ddd007d5a8360b4c1e9}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Attributes\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel transfer attributes register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8be196846e3bcdeb597631d90be85aea}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Modulo}(Peripheral\+Base,  Channel,  Modulo)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel source address modulo. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_abbb96c906084d0f67223117cbb556bf6}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Modulo}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel source address modulo. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a77fea6de9c7c217d98a4b38cbe29781c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Data\+Transfer\+Size}(Peripheral\+Base,  Channel,  Size)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel source data tranfer size. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2d8e0848b524c8837276d673058abe20}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Data\+Transfer\+Size}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel source data tranfer size. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aba57b511de8099344c57960ce2095cc2}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Modulo}(Peripheral\+Base,  Channel,  Modulo)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel destination address modulo. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0f6cd152334182e31cba39b241247a45}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Modulo}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel destination address modulo. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a55735422619882be173db681b7282e89}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Data\+Transfer\+Size}(Peripheral\+Base,  Channel,  Size)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel destination data tranfer size. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_afde7bebd1a797234387f3a4f54c66c3a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Data\+Transfer\+Size}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel destination data tranfer size. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa69ed94c61bbd573670233529f914a4e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Minor\+Loop\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA channel minor loop register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a22ba19276bb92eb60040594d85884b4e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Minor\+Loop\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel minor loop register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7eb7dd41def8f86e31b46a1d8605a05a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count32}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel minor byte transfer count. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1dfd62cf97c09b207bf83ccf4b76346e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count32}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel minor byte transfer count. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1de43092c8c73d674caaa683a810a426}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count30}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel minor byte transfer count. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8c44f6e1cea0cdd7ee91329add19606b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count30}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel minor byte transfer count. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1b7d80c89d9096456708f23bd227a3d0}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count10}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel minor byte transfer count. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2990cf138e167a6e10950be0182b20c8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count10}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel minor byte transfer count. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8be70b5be26980c93825e30b25c32957}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Minor\+Loop\+Offset}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables D\+MA channel source minor loop offset. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1c0d8b9faa7ad3205d98737c79930a5d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Minor\+Loop\+Offset}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables D\+MA channel destination minor loop offset. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ade9521154a1cdcfc57147033e7a23890}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns source and destination minor loop offset enable bits state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af881f3f367f5c4e0a45f3f88a969f0ed}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Minor\+Loop\+Offset}(Peripheral\+Base,  Channel,  Address\+Offset)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel minor loop offset. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a876e4688f34eb29eb2853a2b6cca94fb}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel minor loop offset. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_afa674a9d662916151391e234166244de}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Current\+Major\+Loop\+Count\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA channel current minor loop link major loop count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa55e63191aee85cbf3cdebd7700a83c3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Current\+Major\+Loop\+Count\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Reads D\+MA channel current minor loop link major loop count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a179806b3f716dd490eb7d2d887d75c48}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Minor\+Loop\+Linking}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables D\+MA channel current minor loop linking. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aed04d55157b88ece884e809869306728}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Loop\+Linking\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns current minor loop linking state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad7cee5e9a89b97c35a8506675b9eb2fc}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count15}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel current major loop count when channel linking is disabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad471db6d0537c5e7e6400f89199ee258}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count9}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel current major loop count when channel linking is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8f9158f2a3b28c2962e1c32013f69c03}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count15}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel current major loop count when channel linking is disabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a936e9fbb45b834cdb462522f25c53d2c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count9}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel current major loop count when channel linking is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad7ff05329d9f2d8ec5fa1955ced7dec9}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Minor\+Link\+Channel}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel current link number when channel linking is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a628edd885c61b466e5e218f03034ae2d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Link\+Channel}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel current link number when channel linking is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa6e7a8fa7dfbc0438369390390e88a43}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Beginning\+Major\+Loop\+Count\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA channel beginning minor loop link major loop count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab678cd63b9f7f3a1c4352de62f61f62a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Beginning\+Major\+Loop\+Count\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Reads D\+MA channel beginning minor loop link major loop count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae03b66e238af9ec098fd8c410403729d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Beginning\+Minor\+Loop\+Linking}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables D\+MA channel beginning minor loop linking. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a71c22dc3045bbfc040c2e333bba9523a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Minor\+Loop\+Linking\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns beginning minor loop linking state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2c33dc1b0656559c21245e4b53b9eb44}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count15}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel major beginning loop count when channel linking is disabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a813e059fd5496ebe01f249023d26ee45}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count15}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel major beginning loop count when channel linking is disabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0e0ecaf5d7943fefff1c5b3ae807e2fc}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count9}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel beginning major loop count when channel linking is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a723d39c889a95482cc422f25f85ca4fd}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count9}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel major beginning loop count when channel linking is disabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3343f74f9f001d40b789c74a0fea3cbe}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Minor\+Link\+Channel}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel beginning link number when channel linking is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a17a42b03c2cabe7e51b9c108f2f8693a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Source\+Address\+Adjustment\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA T\+CD last source address adjustment register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8ac0092a15fce75fe0b29a074dc9389d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Source\+Address\+Adjustment\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Reads D\+MA T\+CD last source address adjustment register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2c3163db763512282ece390c8cf37a66}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Source\+Address\+Adjustment}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel last source address adjustment. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_acbf969eba67de40364639fb9eb8dee18}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Source\+Address\+Adjustment}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel last source address adjustment. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0e77056ecc2d781a461d960fea2ab79d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Destination\+Address\+Adjustment\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA T\+CD last destination address adjustment register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a423cd73989d2e01c35783002bf218b94}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Destination\+Address\+Adjustment\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Reads D\+MA T\+CD last destination address adjustment register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a26f87f677d8b11afd862c56ca5317757}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel last destination address adjustment or address for next T\+CD to be loaded into this channel. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a802fabe5222d5d396978e4949a5f820e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel last destination address adjustment. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a71547a8cfa618d15e7958796692953ca}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Status\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA channel control status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8c4bfd69d430303c3356d31de34916d2}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Status\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Reads D\+MA channel control status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae78e46d88d25becd6fe6023dfa07e5c6}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Stall\+Time}(Peripheral\+Base,  Channel,  Stall\+Time)
\begin{DoxyCompactList}\small\item\em Bandwidth control -\/ forces D\+MA to stall after each r/w operation for selected period of time. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a42c474fd990415ac1a2013e03f93b95b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Stall\+Time}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns bandwidth control stall time value. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a78417bb1db5c681391c6a197a80527d5}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Major\+Link\+Channel}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel major link number. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a10af5af86bca6eb5e29efbf728bc0a5d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Link\+Channel}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel major link number. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3fbcd55b0281d847e8d24f19f7d213b6}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Activity\+Flags}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns channel done and channel active status. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a70f76b18339002d9ca2822a0c71fb840}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Activity\+Flags}(Peripheral\+Base,  Channel,  Channel\+Activity\+Flags)
\begin{DoxyCompactList}\small\item\em Clears channel activity status flags. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab2b16e697330c872e92e3678a9c52d7a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Done\+Flag}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns channel done status. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a76f586ff552cfc5afca4665acf2ecafd}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Active\+Flag}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns channel active status. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a91dbcfd515610d88d5a2831108b19b41}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Major\+Loop\+Linking}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables D\+MA channel major loop linking. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5cc5ec688b0f3218418259068b7e73c2}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Loop\+Linking\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns major loop linking state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a57013febbb2160fd62e52a1a2dd721cb}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Scatter\+Gather}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables D\+MA channel scatter/gather processing. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a07f957cdf45a545b2917b20e35bd39cc}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Scatter\+Gather\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns scatter/gather processing state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a26429c4d796f05f969a266d213ecee89}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Auto\+Disable}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables D\+MA channel automaticall request clearing. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a58e2f4e2164278b9a02079df13c1ec67}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Auto\+Disable\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns automaticall request clearing state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a75e8c6f8265056b2841d86e653c41b5e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Complete\+Interrupt}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables channel transfer complete interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a12a61d1cb9391878c32281ed954d6dfa}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Complete\+Interrupt\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns transfer complete enable interrupt state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a27af73cc975153cdcd2774f1e6018729}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Half\+Interrupt}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables channel transfer half interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0ece324524ed36ffc74a6a4c5bbaf987}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Half\+Interrupt\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns transfer half enable interrupt state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a1ae9a907becc559966ee57e58d08d891}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group1\+Priority}(Peripheral\+Base,  Priority)
\begin{DoxyCompactList}\small\item\em Sets group 1 priority level. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8e0ac720d74cce0b3821803378457d4d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group0\+Priority}(Peripheral\+Base,  Priority)
\begin{DoxyCompactList}\small\item\em Sets group 0 priority level. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a16392ee339a8def70eba6c572cfb1e4c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Group\+Arbitration}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables round robin group arbitration. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0650c808f31a8300f8bd0ff4d0fccce8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Group\+Arbitration\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns round robin group arbitration state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0ba52af49ad28b95dff1869cb0e2ae2e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Group\+Priority}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns group priority assigned to specified D\+MA channel. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a6fc08580ea22384fb68a7081b27d2dbf}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Async\+Request\+In\+Stop\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Enables D\+MA channels asynchrounous requests in stop mode specified by Mask parameter, rest is not changed. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2e5695f71f98fc18cc3c9f4617610cce}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Async\+Request\+In\+Stop\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Disables D\+MA channels asynchrounous requests in stop mode specified by Mask parameter, rest is not changed. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad395f2b4bfe76f282858e2369ab685db}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Async\+Request\+In\+Stop\+Mask}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Sets mask of D\+MA channels enabled for asynchronous requests. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a06f502930c61507f2bae4a25a2927f77}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Async\+Request\+In\+Stop\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns mask of D\+MA channels enabled for asynchronous request. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a231059b4843b979f1a078bb6b96815d6}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Async\+Request\+In\+Stop\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA enable asynchronous request in S\+T\+OP register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4450ad01a32b99b43b44a0f4e8e2793d}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Async\+Request\+In\+Stop\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns D\+MA enable asynchronous request in S\+T\+OP register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab75f98ead4c5e2ea87cfd16774b7dcee}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupts}(Peripheral\+Base,  Channel,  Mask)
\begin{DoxyCompactList}\small\item\em Enables interrupts defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a2f2d9dd8ed07a72048273a689b3f9cf1}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupts}(Peripheral\+Base,  Channel,  Mask)
\begin{DoxyCompactList}\small\item\em Disables interrupts defined by mask parameter. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad0530ca24218243fab5bfe70a4071470}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns interrupt flag bits. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af627749bf7d38b5196f0e190b681a465}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Reg}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA channel status and byte count control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_af9e916f2f806fcc1df5845a31629bdb8}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Register}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Deprecated. Use Write\+Status\+Byte\+Count\+Reg P\+DD macro instead. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a901e9061574a58a368b32d080ba20884}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Byte\+Count\+Reg}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel status and byte count register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ac490bd6efda89d64c22eb19e4f6f019e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Byte\+Count\+Register}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Deprecated. Use Read\+Status\+Byte\+Count\+Reg P\+DD macro instead. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a442b5f896737d479de9b64e630a9ce00}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Register}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Writes to D\+MA channel status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a11198ce792ea106d910ba27a8a5b3755}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Register}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel status register provading information about last recorded channel error. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a015b9c317bd4727b829f6b61566e0903}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Busy\+Flag}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns channel busy status. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ae4ae37e2e4f144a571d6d45fc59468f7}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Pending\+Flag}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns channel request pending status. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a3319c990d81d1346cbd675ba308c96b3}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flags}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel configuration error, bus error on source and bus error on destination status. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0e45457aaa88730297f40dc83fab7e1a}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel byte transfer count. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a7c8943fcb805ddb6349371a4692895d7}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel byte transfer count. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aea0d4057ec42f1df034aa9189642f94b}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Peripheral\+Request\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns peripheral requests enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aa5d26e3c7a2dd7dc6d51e6fc20505de7}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cycle\+Steal}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables cycle steal mode (single read/write transfer per request). \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a83cea0aba3f62f4849c1289a0afa3d29}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Cycle\+Steal\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns cycle steal mode state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a9eb4bcc4cb51c0e9d29ad8b8cfd4dd9e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Mode}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables continuous mode (whole transfer per request). \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ac32d27e1db3bf5b4ba42f8f8e67c7e32}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns continuous mode state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5a8701404ec3368fef55646ac8d477bf}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Auto\+Align}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables auto-\/align mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a027905e917394d5804659f58178f253c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Align\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns auto-\/align mode state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a4e8d15ed74fc2abed11e628f9e4c11ef}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Requests}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables asynchronous requests. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ab38613b93c1dad2359354864790fd1ee}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Asynchronous\+Requests\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns auto-\/align mode state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a407120d9a2cb49fa285c66b3078f8f49}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Address\+Increment}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables source address incrementation. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a5b30062a4cbf7c1dbe60cfa9495a8903}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Increment\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns source address incrementation enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aed18d4a9fe84d06a8ab26a4b8e7b7694}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Address\+Increment}(Peripheral\+Base,  Channel,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables destination address incrementation. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a0ccc24a33403710e96c64f690cda3e99}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Increment\+Enabled}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns destination address incrementation enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a292d119be65504beffddfb13badf3bba}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Linking\+Mode}(Peripheral\+Base,  Channel,  Mode)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel linking mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8a448c5f39e84db21f1270ba8b40b65e}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Linking\+Mode}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel linking mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a6bcd3178063679b281216c8e32101a07}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel1}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel link 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_aeb620debe2471d3a7872e1ff601eb6fe}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel1}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel link 1 channel number. Use constants from group \char`\"{}\+D\+M\+A channel constants\char`\"{} for processing return value. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_a8dc4c8d5b27bb056e2a23990d7a3625c}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel2}(Peripheral\+Base,  Channel,  Value)
\begin{DoxyCompactList}\small\item\em Sets D\+MA channel link 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_d_m_a___p_d_d_8h_ad577ce09b852ba2ddc61927767078b96}{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel2}(Peripheral\+Base,  Channel)
\begin{DoxyCompactList}\small\item\em Returns D\+MA channel link 2 channel number. Use constants from group \char`\"{}\+D\+M\+A channel constants\char`\"{} for processing return value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_af47a7a82904aecf834889969cc77f4b5}\label{_d_m_a___p_d_d_8h_af47a7a82904aecf834889969cc77f4b5}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT}{DMA\_PDD\_16\_BIT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+IT~0x1U}

16-\/bit transfer size. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0c74520b7fec19101d541de88f4d1830}\label{_d_m_a___p_d_d_8h_a0c74520b7fec19101d541de88f4d1830}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+Y\+TE}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+Y\+TE}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+Y\+TE}{DMA\_PDD\_16\_BYTE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+16\+\_\+\+B\+Y\+TE~0x4U}

16-\/byte transfer size. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a15f640caa286f317225a70adec95677a}\label{_d_m_a___p_d_d_8h_a15f640caa286f317225a70adec95677a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+IT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+IT}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+IT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+IT}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+IT}{DMA\_PDD\_32\_BIT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+IT~0x2U}

32-\/bit transfer size. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a71d8a3f8b4c4cb85f294d4ac65eae337}\label{_d_m_a___p_d_d_8h_a71d8a3f8b4c4cb85f294d4ac65eae337}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+Y\+TE}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+Y\+TE}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+Y\+TE}{DMA\_PDD\_32\_BYTE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+32\+\_\+\+B\+Y\+TE~0x5U}

32-\/byte transfer size. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8a1187c312d696b2e3911858c7212813}\label{_d_m_a___p_d_d_8h_a8a1187c312d696b2e3911858c7212813}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT}{DMA\_PDD\_8\_BIT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+8\+\_\+\+B\+IT~0U}

8-\/bit transfer size. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aeb1fad68b0110024790b2e2ee6be8e88}\label{_d_m_a___p_d_d_8h_aeb1fad68b0110024790b2e2ee6be8e88}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS}{DMA\_PDD\_ALL\_CHANNELS}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS~D\+M\+A\+\_\+\+S\+E\+R\+Q\+\_\+\+S\+A\+E\+R\+\_\+\+M\+A\+SK}

Set all D\+MA channels. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af59352ad0cc56113242276ab181532cc}\label{_d_m_a___p_d_d_8h_af59352ad0cc56113242276ab181532cc}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Cancel\+Transfer@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Cancel\+Transfer}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Cancel\+Transfer@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Cancel\+Transfer}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Cancel\+Transfer}{DMA\_PDD\_CancelTransfer}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Cancel\+Transfer(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CR\_REG(PeripheralBase) |= \(\backslash\)
       DMA\_CR\_CX\_MASK \(\backslash\)
    )
\end{DoxyCode}


Cancels remaining data transfer. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR, D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_af59352ad0cc56113242276ab181532cc}{DMA\_PDD\_CancelTransfer}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}\label{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}{DMA\_PDD\_CHANNEL\_0}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0~0U}

Channel 0. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a64f5e237ed591fae248a16260cca201a}\label{_d_m_a___p_d_d_8h_a64f5e237ed591fae248a16260cca201a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}{DMA\_PDD\_CHANNEL\_1}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1~0x1U}

Channel 1. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5936c3d5bb6bb73e104671aa1a487c94}\label{_d_m_a___p_d_d_8h_a5936c3d5bb6bb73e104671aa1a487c94}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10}{DMA\_PDD\_CHANNEL\_10}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10~0x\+AU}

Channel 10. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab10c19363655438817207296e5603cb5}\label{_d_m_a___p_d_d_8h_ab10c19363655438817207296e5603cb5}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11}{DMA\_PDD\_CHANNEL\_11}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11~0x\+BU}

Channel 11. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a300c2272057e7094ceddefb4e16ab79e}\label{_d_m_a___p_d_d_8h_a300c2272057e7094ceddefb4e16ab79e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12}{DMA\_PDD\_CHANNEL\_12}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12~0x\+CU}

Channel 12. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a39662f15edd9e92e6906319c0494bd03}\label{_d_m_a___p_d_d_8h_a39662f15edd9e92e6906319c0494bd03}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13}{DMA\_PDD\_CHANNEL\_13}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13~0x\+DU}

Channel 13. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af2eb649640dd6bbb210b5c96af70e729}\label{_d_m_a___p_d_d_8h_af2eb649640dd6bbb210b5c96af70e729}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14}{DMA\_PDD\_CHANNEL\_14}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14~0x\+EU}

Channel 14. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab228259af26a7aad2a382993c58d4893}\label{_d_m_a___p_d_d_8h_ab228259af26a7aad2a382993c58d4893}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15}{DMA\_PDD\_CHANNEL\_15}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15~0x\+FU}

Channel 15. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a669f808d66ec4260944af1e34cd93897}\label{_d_m_a___p_d_d_8h_a669f808d66ec4260944af1e34cd93897}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}{DMA\_PDD\_CHANNEL\_2}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2~0x2U}

Channel 2. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4f6a5b5afd5fa40f218a7bcfc14edbe4}\label{_d_m_a___p_d_d_8h_a4f6a5b5afd5fa40f218a7bcfc14edbe4}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}{DMA\_PDD\_CHANNEL\_3}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3~0x3U}

Channel 3. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a6912b0e58cf69287a6bdc51a51fbd705}\label{_d_m_a___p_d_d_8h_a6912b0e58cf69287a6bdc51a51fbd705}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}{DMA\_PDD\_CHANNEL\_4}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4~0x4U}

Channel 4. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a169cce9a5cbdc1f00433d5d808b7ed23}\label{_d_m_a___p_d_d_8h_a169cce9a5cbdc1f00433d5d808b7ed23}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}{DMA\_PDD\_CHANNEL\_5}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5~0x5U}

Channel 5. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a26ff5c268889f8d5e94702d77469d8fa}\label{_d_m_a___p_d_d_8h_a26ff5c268889f8d5e94702d77469d8fa}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}{DMA\_PDD\_CHANNEL\_6}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6~0x6U}

Channel 6. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5c8e9718c3278a8d1bc4a0dfb4af316a}\label{_d_m_a___p_d_d_8h_a5c8e9718c3278a8d1bc4a0dfb4af316a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}{DMA\_PDD\_CHANNEL\_7}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7~0x7U}

Channel 7. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_afed4dfa8f1377c7397dbd116e760bcd9}\label{_d_m_a___p_d_d_8h_afed4dfa8f1377c7397dbd116e760bcd9}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8}{DMA\_PDD\_CHANNEL\_8}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8~0x8U}

Channel 8. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ac79920b06171700cc47e84d025efb4b3}\label{_d_m_a___p_d_d_8h_ac79920b06171700cc47e84d025efb4b3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9}{DMA\_PDD\_CHANNEL\_9}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9~0x9U}

Channel 9. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3d2ebfa2847d9b50ce439eb27c85161e}\label{_d_m_a___p_d_d_8h_a3d2ebfa2847d9b50ce439eb27c85161e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED}{DMA\_PDD\_CHANNEL\_CAN\_BE\_PREEMPTED}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED~0U}

Channel can be preempted. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae541be1023f1dafb25055becf9d2afee}\label{_d_m_a___p_d_d_8h_ae541be1023f1dafb25055becf9d2afee}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER}{DMA\_PDD\_CHANNEL\_CAN\_PREEMPT\_OTHER}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER~0U}

Channel can suspend other channels. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a011c2a2a5e8a46ee30b4a27ac7b84f4c}\label{_d_m_a___p_d_d_8h_a011c2a2a5e8a46ee30b4a27ac7b84f4c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED}{DMA\_PDD\_CHANNEL\_CANNOT\_BE\_PREEMPTED}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+B\+E\+\_\+\+P\+R\+E\+E\+M\+P\+T\+ED~D\+M\+A\+\_\+\+D\+C\+H\+P\+R\+I3\+\_\+\+E\+C\+P\+\_\+\+M\+A\+SK}

Channel can\textquotesingle{}t be preempted. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a60706af38b4bb5b0c2c9c453d509c90f}\label{_d_m_a___p_d_d_8h_a60706af38b4bb5b0c2c9c453d509c90f}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER}{DMA\_PDD\_CHANNEL\_CANNOT\_PREEMPT\_OTHER}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+C\+A\+N\+N\+O\+T\+\_\+\+P\+R\+E\+E\+M\+P\+T\+\_\+\+O\+T\+H\+ER~D\+M\+A\+\_\+\+D\+C\+H\+P\+R\+I3\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK}

Channel can\textquotesingle{}t suspend other channels. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a177fded05cc2bb174a92b7f97e5cd961}\label{_d_m_a___p_d_d_8h_a177fded05cc2bb174a92b7f97e5cd961}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}{DMA\_PDD\_CHANNEL\_ERROR\_FLAGS}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS~0x100\+F\+FU}

All channel-\/related error flags mask. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1413585e08e89abb1754b6005c7b7ed3}\label{_d_m_a___p_d_d_8h_a1413585e08e89abb1754b6005c7b7ed3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+0@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+0}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+0@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+0}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+0}{DMA\_PDD\_CHANNEL\_MASK\_0}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+0~0x1U}

Channel 0. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a94235253c02a3257e89132614b55d642}\label{_d_m_a___p_d_d_8h_a94235253c02a3257e89132614b55d642}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+1}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+1}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+1}{DMA\_PDD\_CHANNEL\_MASK\_1}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+1~0x2U}

Channel 1. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae00857a3e4803fb470c840e1d569206d}\label{_d_m_a___p_d_d_8h_ae00857a3e4803fb470c840e1d569206d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+10}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+10}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+10}{DMA\_PDD\_CHANNEL\_MASK\_10}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+10~0x400U}

Channel 10. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae2a49d467d6b6b806de6bdc6f8688580}\label{_d_m_a___p_d_d_8h_ae2a49d467d6b6b806de6bdc6f8688580}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+11@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+11}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+11@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+11}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+11}{DMA\_PDD\_CHANNEL\_MASK\_11}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+11~0x800U}

Channel 11. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5831a1d92514158bd4f2280f9b3cc2da}\label{_d_m_a___p_d_d_8h_a5831a1d92514158bd4f2280f9b3cc2da}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+12@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+12}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+12@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+12}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+12}{DMA\_PDD\_CHANNEL\_MASK\_12}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+12~0x1000U}

Channel 12. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a081bb1e4c6ac1528b5d6d97443fb98a1}\label{_d_m_a___p_d_d_8h_a081bb1e4c6ac1528b5d6d97443fb98a1}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+13@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+13}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+13@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+13}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+13}{DMA\_PDD\_CHANNEL\_MASK\_13}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+13~0x2000U}

Channel 13. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aab46d168c479448e7f76705d41e0b1ae}\label{_d_m_a___p_d_d_8h_aab46d168c479448e7f76705d41e0b1ae}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+14@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+14}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+14@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+14}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+14}{DMA\_PDD\_CHANNEL\_MASK\_14}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+14~0x4000U}

Channel 14. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1c155a6605bd668c6129213d50ad97af}\label{_d_m_a___p_d_d_8h_a1c155a6605bd668c6129213d50ad97af}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+15}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+15}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+15}{DMA\_PDD\_CHANNEL\_MASK\_15}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+15~0x8000U}

Channel 15. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_adc82341b7f0ca06912832359a42d9d61}\label{_d_m_a___p_d_d_8h_adc82341b7f0ca06912832359a42d9d61}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+2}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+2}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+2}{DMA\_PDD\_CHANNEL\_MASK\_2}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+2~0x4U}

Channel 2. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_abaef7c20e996d2e66819b472630b4385}\label{_d_m_a___p_d_d_8h_abaef7c20e996d2e66819b472630b4385}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+3@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+3}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+3@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+3}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+3}{DMA\_PDD\_CHANNEL\_MASK\_3}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+3~0x8U}

Channel 3. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1cbe60f1d965889a1dcc30a3a5306684}\label{_d_m_a___p_d_d_8h_a1cbe60f1d965889a1dcc30a3a5306684}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+4@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+4}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+4@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+4}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+4}{DMA\_PDD\_CHANNEL\_MASK\_4}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+4~0x10U}

Channel 4. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a362e01306cd69430f5f11cc8b25504da}\label{_d_m_a___p_d_d_8h_a362e01306cd69430f5f11cc8b25504da}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+5@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+5}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+5@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+5}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+5}{DMA\_PDD\_CHANNEL\_MASK\_5}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+5~0x20U}

Channel 5. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4dd1bc7a63870c432e0276714192b553}\label{_d_m_a___p_d_d_8h_a4dd1bc7a63870c432e0276714192b553}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+6@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+6}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+6@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+6}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+6}{DMA\_PDD\_CHANNEL\_MASK\_6}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+6~0x40U}

Channel 6. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aeffa3c429822ed382568516e098ea830}\label{_d_m_a___p_d_d_8h_aeffa3c429822ed382568516e098ea830}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+7@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+7}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+7@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+7}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+7}{DMA\_PDD\_CHANNEL\_MASK\_7}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+7~0x80U}

Channel 7. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1a4fb7f98cdbffb56ab5553450742367}\label{_d_m_a___p_d_d_8h_a1a4fb7f98cdbffb56ab5553450742367}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+8@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+8}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+8@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+8}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+8}{DMA\_PDD\_CHANNEL\_MASK\_8}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+8~0x100U}

Channel 8. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2d71ce7614af7b130e5b736123b7856b}\label{_d_m_a___p_d_d_8h_a2d71ce7614af7b130e5b736123b7856b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+9}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+9}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+9}{DMA\_PDD\_CHANNEL\_MASK\_9}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+M\+A\+S\+K\+\_\+9~0x200U}

Channel 9. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa260a188411f2f48309066e768bbb7d6}\label{_d_m_a___p_d_d_8h_aa260a188411f2f48309066e768bbb7d6}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+0@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+0}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+0@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+0}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+0}{DMA\_PDD\_CHANNEL\_SOURCE\_0}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+0~0U}

Channel request source 0. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a31e999f61219edd97c981fffe0a8d18d}\label{_d_m_a___p_d_d_8h_a31e999f61219edd97c981fffe0a8d18d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+1}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+1}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+1}{DMA\_PDD\_CHANNEL\_SOURCE\_1}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+1~0x1U}

Channel request source 1. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7fff47f07abcf48e3a459d55c74e29c0}\label{_d_m_a___p_d_d_8h_a7fff47f07abcf48e3a459d55c74e29c0}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+10}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+10}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+10}{DMA\_PDD\_CHANNEL\_SOURCE\_10}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+10~0x\+AU}

Channel request source 10. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a36d0b76858b992df3ceeac063ab261f3}\label{_d_m_a___p_d_d_8h_a36d0b76858b992df3ceeac063ab261f3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+11@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+11}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+11@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+11}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+11}{DMA\_PDD\_CHANNEL\_SOURCE\_11}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+11~0x\+BU}

Channel request source 11. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a203f306c98f3d41aaca6e62ecff336eb}\label{_d_m_a___p_d_d_8h_a203f306c98f3d41aaca6e62ecff336eb}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+12@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+12}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+12@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+12}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+12}{DMA\_PDD\_CHANNEL\_SOURCE\_12}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+12~0x\+CU}

Channel request source 12. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a09da0fcf41f774d8133b095efd5d90b1}\label{_d_m_a___p_d_d_8h_a09da0fcf41f774d8133b095efd5d90b1}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+13@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+13}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+13@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+13}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+13}{DMA\_PDD\_CHANNEL\_SOURCE\_13}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+13~0x\+DU}

Channel request source 13. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_acfb21347c87456f58b8bab7aa43e2974}\label{_d_m_a___p_d_d_8h_acfb21347c87456f58b8bab7aa43e2974}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+14@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+14}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+14@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+14}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+14}{DMA\_PDD\_CHANNEL\_SOURCE\_14}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+14~0x\+EU}

Channel request source 14. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af5bd97be4c1a0135cb5f22f3f76fc294}\label{_d_m_a___p_d_d_8h_af5bd97be4c1a0135cb5f22f3f76fc294}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+15}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+15}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+15}{DMA\_PDD\_CHANNEL\_SOURCE\_15}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+15~0x\+FU}

Channel request source 15. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af3835b3cf10d770edd37534be9d060ad}\label{_d_m_a___p_d_d_8h_af3835b3cf10d770edd37534be9d060ad}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+2}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+2}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+2}{DMA\_PDD\_CHANNEL\_SOURCE\_2}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+2~0x2U}

Channel request source 2. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab0b6f969278b62c6217e59a323691bd0}\label{_d_m_a___p_d_d_8h_ab0b6f969278b62c6217e59a323691bd0}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+3@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+3}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+3@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+3}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+3}{DMA\_PDD\_CHANNEL\_SOURCE\_3}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+3~0x3U}

Channel request source 3. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a78659aa52fdccd2733f4619536da9478}\label{_d_m_a___p_d_d_8h_a78659aa52fdccd2733f4619536da9478}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+4@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+4}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+4@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+4}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+4}{DMA\_PDD\_CHANNEL\_SOURCE\_4}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+4~0x4U}

Channel request source 4. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a168e69f7da0f7023e141a2a230301a08}\label{_d_m_a___p_d_d_8h_a168e69f7da0f7023e141a2a230301a08}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+5@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+5}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+5@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+5}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+5}{DMA\_PDD\_CHANNEL\_SOURCE\_5}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+5~0x5U}

Channel request source 5. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab8463cfb973f900d7f0a8c5ccda22f29}\label{_d_m_a___p_d_d_8h_ab8463cfb973f900d7f0a8c5ccda22f29}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+6@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+6}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+6@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+6}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+6}{DMA\_PDD\_CHANNEL\_SOURCE\_6}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+6~0x6U}

Channel request source 6. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1315db7e12e36734684d9c8ba0c7f017}\label{_d_m_a___p_d_d_8h_a1315db7e12e36734684d9c8ba0c7f017}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+7@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+7}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+7@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+7}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+7}{DMA\_PDD\_CHANNEL\_SOURCE\_7}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+7~0x7U}

Channel request source 7. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a46d27794d0b4dc77d06bf419769db457}\label{_d_m_a___p_d_d_8h_a46d27794d0b4dc77d06bf419769db457}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+8@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+8}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+8@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+8}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+8}{DMA\_PDD\_CHANNEL\_SOURCE\_8}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+8~0x8U}

Channel request source 8. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af3c280f14d22b7f6a943fe80e49c43ea}\label{_d_m_a___p_d_d_8h_af3c280f14d22b7f6a943fe80e49c43ea}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+9}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+9}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+9}{DMA\_PDD\_CHANNEL\_SOURCE\_9}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+9~0x9U}

Channel request source 9. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a49bff4b0da1714442bd0c2267d841872}\label{_d_m_a___p_d_d_8h_a49bff4b0da1714442bd0c2267d841872}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_128\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+B\+Y\+T\+ES~0x7U}

128 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4782d64efad0fdd0ffdc1129f519dce6}\label{_d_m_a___p_d_d_8h_a4782d64efad0fdd0ffdc1129f519dce6}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_128\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+K\+B\+Y\+T\+ES~0x11U}

128 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8b351eba3d8d5ad4f7217a959cfc6227}\label{_d_m_a___p_d_d_8h_a8b351eba3d8d5ad4f7217a959cfc6227}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_128\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+128\+\_\+\+M\+B\+Y\+T\+ES~0x1\+BU}

128 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a585226ca7fba6228354d4d9792f566ae}\label{_d_m_a___p_d_d_8h_a585226ca7fba6228354d4d9792f566ae}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_16\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+B\+Y\+T\+ES~0x4U}

16 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a9c62f208abd68399c2836393b4c159f8}\label{_d_m_a___p_d_d_8h_a9c62f208abd68399c2836393b4c159f8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_16\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+K\+B\+Y\+T\+ES~0x\+EU}

16 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ac4c20ed4326f3534964c0688bf726b22}\label{_d_m_a___p_d_d_8h_ac4c20ed4326f3534964c0688bf726b22}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_16\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+16\+\_\+\+M\+B\+Y\+T\+ES~0x18U}

16 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3bc608986ae50086af8089d6ef7d2a32}\label{_d_m_a___p_d_d_8h_a3bc608986ae50086af8089d6ef7d2a32}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+G\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+G\+B\+Y\+TE}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+G\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+G\+B\+Y\+TE}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+G\+B\+Y\+TE}{DMA\_PDD\_CIRCULAR\_BUFFER\_1\_GBYTE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+G\+B\+Y\+TE~0x1\+EU}

1 Gbyte circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a65d7d7fdc53bcf6f55bc62e8eef957fd}\label{_d_m_a___p_d_d_8h_a65d7d7fdc53bcf6f55bc62e8eef957fd}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+K\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+K\+B\+Y\+TE}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+K\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+K\+B\+Y\+TE}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+K\+B\+Y\+TE}{DMA\_PDD\_CIRCULAR\_BUFFER\_1\_KBYTE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+K\+B\+Y\+TE~0x\+AU}

1 Kbyte circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a444186a5fea90d988fcf1635800fdec3}\label{_d_m_a___p_d_d_8h_a444186a5fea90d988fcf1635800fdec3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+M\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+M\+B\+Y\+TE}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+M\+B\+Y\+TE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+M\+B\+Y\+TE}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+M\+B\+Y\+TE}{DMA\_PDD\_CIRCULAR\_BUFFER\_1\_MBYTE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+1\+\_\+\+M\+B\+Y\+TE~0x14U}

1 Mbyte circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3e3f44311defd06dba8f67141449b144}\label{_d_m_a___p_d_d_8h_a3e3f44311defd06dba8f67141449b144}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_256\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+B\+Y\+T\+ES~0x8U}

256 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8cf904b2d3e98a125a42ddf910354c60}\label{_d_m_a___p_d_d_8h_a8cf904b2d3e98a125a42ddf910354c60}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_256\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+K\+B\+Y\+T\+ES~0x12U}

256 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a28c244655680d80a8def3b23302b232a}\label{_d_m_a___p_d_d_8h_a28c244655680d80a8def3b23302b232a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_256\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+256\+\_\+\+M\+B\+Y\+T\+ES~0x1\+CU}

256 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a09c5bf3e6ab4edae8affe55d6c792aee}\label{_d_m_a___p_d_d_8h_a09c5bf3e6ab4edae8affe55d6c792aee}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_2\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+B\+Y\+T\+ES~0x1U}

2 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa677078578fbd7470535f811473bd6bd}\label{_d_m_a___p_d_d_8h_aa677078578fbd7470535f811473bd6bd}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+G\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+G\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+G\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+G\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+G\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_2\_GBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+G\+B\+Y\+T\+ES~0x1\+FU}

2 Gbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a428c4aec88855c84aef768e8357432c1}\label{_d_m_a___p_d_d_8h_a428c4aec88855c84aef768e8357432c1}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_2\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+K\+B\+Y\+T\+ES~0x\+BU}

2 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7a9ad26261938cb5bf48a1d9e13e8b91}\label{_d_m_a___p_d_d_8h_a7a9ad26261938cb5bf48a1d9e13e8b91}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_2\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+2\+\_\+\+M\+B\+Y\+T\+ES~0x15U}

2 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4001678a8d33b2fef82bca214a42f939}\label{_d_m_a___p_d_d_8h_a4001678a8d33b2fef82bca214a42f939}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_32\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+B\+Y\+T\+ES~0x5U}

32 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af5bdf783e08b5e70c33fc1d3a0c4666f}\label{_d_m_a___p_d_d_8h_af5bdf783e08b5e70c33fc1d3a0c4666f}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_32\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+K\+B\+Y\+T\+ES~0x\+FU}

32 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa506734187b2c4c7572d7130e665ed79}\label{_d_m_a___p_d_d_8h_aa506734187b2c4c7572d7130e665ed79}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_32\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+32\+\_\+\+M\+B\+Y\+T\+ES~0x19U}

32 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2bee1011a7b97997958a086af624bee6}\label{_d_m_a___p_d_d_8h_a2bee1011a7b97997958a086af624bee6}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_4\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+B\+Y\+T\+ES~0x2U}

4 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ac58f5b4855b9e84142265ca04bab6e69}\label{_d_m_a___p_d_d_8h_ac58f5b4855b9e84142265ca04bab6e69}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_4\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+K\+B\+Y\+T\+ES~0x\+CU}

4 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a321e615461e043d30821cca0280a7a33}\label{_d_m_a___p_d_d_8h_a321e615461e043d30821cca0280a7a33}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_4\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+4\+\_\+\+M\+B\+Y\+T\+ES~0x16U}

4 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab32cd42c171c0c4de03ef641115777d5}\label{_d_m_a___p_d_d_8h_ab32cd42c171c0c4de03ef641115777d5}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_512\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+B\+Y\+T\+ES~0x9U}

512 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ac8078277a8ee0514da1eaae3561c176e}\label{_d_m_a___p_d_d_8h_ac8078277a8ee0514da1eaae3561c176e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_512\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+K\+B\+Y\+T\+ES~0x13U}

512 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af61665db3e03a5a52f95daa1233ff1c3}\label{_d_m_a___p_d_d_8h_af61665db3e03a5a52f95daa1233ff1c3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_512\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+512\+\_\+\+M\+B\+Y\+T\+ES~0x1\+DU}

512 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af7ba141fb51f72a292ebf838c3c96a6e}\label{_d_m_a___p_d_d_8h_af7ba141fb51f72a292ebf838c3c96a6e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_64\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+B\+Y\+T\+ES~0x6U}

64 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_abee0e449f6ce8f9e8800b3e055f60215}\label{_d_m_a___p_d_d_8h_abee0e449f6ce8f9e8800b3e055f60215}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_64\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+K\+B\+Y\+T\+ES~0x10U}

64 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0565ed757d4d6628e1452d49b098859e}\label{_d_m_a___p_d_d_8h_a0565ed757d4d6628e1452d49b098859e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_64\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+64\+\_\+\+M\+B\+Y\+T\+ES~0x1\+AU}

64 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aafd25d6da2f20854d7b1d0527b2a8c3a}\label{_d_m_a___p_d_d_8h_aafd25d6da2f20854d7b1d0527b2a8c3a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_8\_BYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+B\+Y\+T\+ES~0x3U}

8 bytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4229971997b71a738c4b415d8af2b6fc}\label{_d_m_a___p_d_d_8h_a4229971997b71a738c4b415d8af2b6fc}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+K\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+K\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+K\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+K\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_8\_KBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+K\+B\+Y\+T\+ES~0x\+DU}

8 Kbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a949cab3a5e2e4de5ef20547d4b744276}\label{_d_m_a___p_d_d_8h_a949cab3a5e2e4de5ef20547d4b744276}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+M\+B\+Y\+T\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+M\+B\+Y\+T\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+M\+B\+Y\+T\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+M\+B\+Y\+T\+ES}{DMA\_PDD\_CIRCULAR\_BUFFER\_8\_MBYTES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+8\+\_\+\+M\+B\+Y\+T\+ES~0x17U}

8 Mbytes circular buffer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af8dea19f98d565de240a73a4b7ac330d}\label{_d_m_a___p_d_d_8h_af8dea19f98d565de240a73a4b7ac330d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{DMA\_PDD\_CIRCULAR\_BUFFER\_DISABLED}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0U}

Circular buffer disabled. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a70f76b18339002d9ca2822a0c71fb840}\label{_d_m_a___p_d_d_8h_a70f76b18339002d9ca2822a0c71fb840}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Activity\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Activity\+Flags}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Activity\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Activity\+Flags}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Activity\+Flags}{DMA\_PDD\_ClearChannelActivityFlags}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Activity\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Channel\+Activity\+Flags }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CSR\_REG(PeripheralBase,(Channel)) &= \(\backslash\)
       (uint16\_t)(~(uint16\_t)(ChannelActivityFlags)) \(\backslash\)
    )
\end{DoxyCode}


Clears channel activity status flags. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Channel\+Activity\+Flags} & D\+MA channel activity status flags. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a70f76b18339002d9ca2822a0c71fb840}{DMA\_PDD\_ClearChannelActivityFlags}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5098889a34e436185aa5699bf221cdf3}\label{_d_m_a___p_d_d_8h_a5098889a34e436185aa5699bf221cdf3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Error\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Error\+Flag}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Error\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Error\+Flag}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Error\+Flag}{DMA\_PDD\_ClearChannelErrorFlag}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Error\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CERR\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Channel) \(\backslash\)
  )
\end{DoxyCode}


Clears D\+MA channel error flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+RR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a5098889a34e436185aa5699bf221cdf3}{DMA\_PDD\_ClearChannelErrorFlag}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a66ddbe10134e3cda5a60b47459eb76dd}\label{_d_m_a___p_d_d_8h_a66ddbe10134e3cda5a60b47459eb76dd}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag}{DMA\_PDD\_ClearChannelInterruptFlag}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CINT\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Channel) \(\backslash\)
  )
\end{DoxyCode}


Clears D\+MA channel interrupt flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+I\+NT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a66ddbe10134e3cda5a60b47459eb76dd}{DMA\_PDD\_ClearChannelInterruptFlag}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae20e1c00ba7d717c8906d1d299da6278}\label{_d_m_a___p_d_d_8h_ae20e1c00ba7d717c8906d1d299da6278}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flag}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flag}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flag}{DMA\_PDD\_ClearDoneFlag}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CDNE\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(Channel) \(\backslash\)
    )
\end{DoxyCode}


Clears D\+MA channel done status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+D\+NE, D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ae20e1c00ba7d717c8906d1d299da6278}{DMA\_PDD\_ClearDoneFlag}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a07d0e053a592a8c43fe8894ae96942f3}\label{_d_m_a___p_d_d_8h_a07d0e053a592a8c43fe8894ae96942f3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flags}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flags}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flags}{DMA\_PDD\_ClearDoneFlags}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Done\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{All\+Channels,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CDNE\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)((uint8\_t)(AllChannels) | (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Clears D\+MA channel done status. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all status of all channels are cleared regardless of Channel parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em All\+Channels} & Clear all D\+MA channels status. This parameter is of "Set all or only one D\+MA channel. Used in Set/\+Clear macros to distinct between setting/clearing attribute of one specified channel or of all channels." type. \\
\hline
{\em Channel} & D\+MA status channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+D\+NE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a07d0e053a592a8c43fe8894ae96942f3}{DMA\_PDD\_ClearDoneFlags}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{DMA\_PDD\_ONE\_CHANNEL}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2270d17c2e60ebc037caf331eee042d8}\label{_d_m_a___p_d_d_8h_a2270d17c2e60ebc037caf331eee042d8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags}{DMA\_PDD\_ClearErrorFlags}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{All\+Channels,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CERR\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)((uint8\_t)(AllChannels) | (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Clears D\+MA channel error flag. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all errors are cleared regardless of Channel parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em All\+Channels} & Clear all D\+MA errors. This parameter is of "Set all or only one D\+MA channel. Used in Set/\+Clear macros to distinct between setting/clearing attribute of one specified channel or of all channels." type. \\
\hline
{\em Channel} & D\+MA error channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+RR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a2270d17c2e60ebc037caf331eee042d8}{DMA\_PDD\_ClearErrorFlags}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{DMA\_PDD\_ONE\_CHANNEL}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1a6aed20045eca3f424da95231f74d15}\label{_d_m_a___p_d_d_8h_a1a6aed20045eca3f424da95231f74d15}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags\+Mask}{DMA\_PDD\_ClearErrorFlagsMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Flags\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERR\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Clears D\+MA channels error flags specified by Mask parameter, rest is not changed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA errors to be cleared. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a1a6aed20045eca3f424da95231f74d15}{DMA\_PDD\_ClearErrorFlagsMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_afabf2869d71d190364aa51587b8baa7b}\label{_d_m_a___p_d_d_8h_afabf2869d71d190364aa51587b8baa7b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Interrupt\+Enable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Interrupt\+Enable}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Interrupt\+Enable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Interrupt\+Enable}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Interrupt\+Enable}{DMA\_PDD\_ClearErrorInterruptEnable}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Error\+Interrupt\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{All\+Channels,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CEEI\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)((uint8\_t)(AllChannels) | (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Clears D\+MA channel error interrupt. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all interrupts are disabled regardless of Channel parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em All\+Channels} & Disable all D\+MA error interrupts. This parameter is of "Set all or only one D\+MA channel. Used in Set/\+Clear macros to distinct between setting/clearing attribute of one specified channel or of all channels." type. \\
\hline
{\em Channel} & D\+MA error interrupt channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_afabf2869d71d190364aa51587b8baa7b}{DMA\_PDD\_ClearErrorInterruptEnable}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{DMA\_PDD\_ONE\_CHANNEL}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a68ffca5f56dd9bdfeeb2d2d9fe659ebe}\label{_d_m_a___p_d_d_8h_a68ffca5f56dd9bdfeeb2d2d9fe659ebe}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags}{DMA\_PDD\_ClearInterruptFlags}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{All\+Channels,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CINT\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)((uint8\_t)(AllChannels) | (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Clears D\+MA channel interrupt request flag. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all requests are cleared regardless of Channel parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em All\+Channels} & Clear all D\+MA interrupt requests. This parameter is of "Set all or only one D\+MA channel. Used in Set/\+Clear macros to distinct between setting/clearing attribute of one specified channel or of all channels." type. \\
\hline
{\em Channel} & D\+MA interrupt request channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+I\+NT, D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a68ffca5f56dd9bdfeeb2d2d9fe659ebe}{DMA\_PDD\_ClearInterruptFlags}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{DMA\_PDD\_ONE\_CHANNEL},
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a686fbce0a7585335c361cbcc58054b01}\label{_d_m_a___p_d_d_8h_a686fbce0a7585335c361cbcc58054b01}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags\+Mask}{DMA\_PDD\_ClearInterruptFlagsMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Interrupt\+Flags\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_INT\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Clears D\+MA channels interrupt requests specified by Mask parameter, rest is not changed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA interrupt requests to be cleared. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+I\+NT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a686fbce0a7585335c361cbcc58054b01}{DMA\_PDD\_ClearInterruptFlagsMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a05b438b1b0625df4f0c9a7d985298058}\label{_d_m_a___p_d_d_8h_a05b438b1b0625df4f0c9a7d985298058}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Request\+Enable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Request\+Enable}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Request\+Enable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Request\+Enable}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Request\+Enable}{DMA\_PDD\_ClearRequestEnable}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Clear\+Request\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{All\+Channels,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CERQ\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)((uint8\_t)(AllChannels) | (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Clears D\+MA channel request. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all requests are disabled regardless of Channel parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em All\+Channels} & Disable all D\+MA channel requests. This parameter is of "Set all or only one D\+MA channel. Used in Set/\+Clear macros to distinct between setting/clearing attribute of one specified channel or of all channels." type. \\
\hline
{\em Channel} & D\+MA channel request number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a05b438b1b0625df4f0c9a7d985298058}{DMA\_PDD\_ClearRequestEnable}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{DMA\_PDD\_ONE\_CHANNEL},
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a89a45f902794de9f49cc5cee677c9c8f}\label{_d_m_a___p_d_d_8h_a89a45f902794de9f49cc5cee677c9c8f}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+A\+N\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+A\+N\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+A\+N\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+A\+N\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+A\+N\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG}{DMA\_PDD\_CYCLE\_STEAL\_AND\_TRANSFER\_COMPLETE\_LINKING}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+A\+N\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG~0x10U}

Channel linked after each cycle-\/steal transfer and after transfer complete. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3018895fa881f5544daa46c78067872d}\label{_d_m_a___p_d_d_8h_a3018895fa881f5544daa46c78067872d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+L\+I\+N\+K\+I\+NG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+L\+I\+N\+K\+I\+NG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+L\+I\+N\+K\+I\+NG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+L\+I\+N\+K\+I\+NG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+L\+I\+N\+K\+I\+NG}{DMA\_PDD\_CYCLE\_STEAL\_LINKING}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+C\+Y\+C\+L\+E\+\_\+\+S\+T\+E\+A\+L\+\_\+\+L\+I\+N\+K\+I\+NG~0x20U}

Channel linked only after each cycle-\/steal transfer. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aae001b822fe44aedb70c7e57bcee6fc4}\label{_d_m_a___p_d_d_8h_aae001b822fe44aedb70c7e57bcee6fc4}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK}{DMA\_PDD\_DCHPRI\_CHPRI\_MASK}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK~D\+M\+A\+\_\+\+D\+C\+H\+P\+R\+I3\+\_\+\+C\+H\+P\+R\+I\+\_\+\+M\+A\+SK}

Channel arbitration priority bit group mask. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad7d6fc4e719b65b43c962b70bdb1eaea}\label{_d_m_a___p_d_d_8h_ad7d6fc4e719b65b43c962b70bdb1eaea}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+S\+H\+I\+FT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+S\+H\+I\+FT}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+S\+H\+I\+FT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+S\+H\+I\+FT}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+S\+H\+I\+FT}{DMA\_PDD\_DCHPRI\_CHPRI\_SHIFT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+C\+H\+P\+R\+I\+\_\+\+S\+H\+I\+FT~0U}

Channel arbitration priority bit group position. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a458c873986bc513545b0965596a99646}\label{_d_m_a___p_d_d_8h_a458c873986bc513545b0965596a99646}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK}{DMA\_PDD\_DCHPRI\_DPA\_MASK}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK~D\+M\+A\+\_\+\+D\+C\+H\+P\+R\+I3\+\_\+\+D\+P\+A\+\_\+\+M\+A\+SK}

Disable preempt ability bit mask. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_abf8868b32ba2c84ca1b317c2a21b0526}\label{_d_m_a___p_d_d_8h_abf8868b32ba2c84ca1b317c2a21b0526}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+E\+C\+P\+\_\+\+S\+H\+I\+FT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+E\+C\+P\+\_\+\+S\+H\+I\+FT}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+E\+C\+P\+\_\+\+S\+H\+I\+FT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+E\+C\+P\+\_\+\+S\+H\+I\+FT}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+E\+C\+P\+\_\+\+S\+H\+I\+FT}{DMA\_PDD\_DCHPRI\_ECP\_SHIFT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+E\+C\+P\+\_\+\+S\+H\+I\+FT~0x7U}

Enable channel preemption bit position. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a49350406cec3d97f9d2a994bd5c2dae7}\label{_d_m_a___p_d_d_8h_a49350406cec3d97f9d2a994bd5c2dae7}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+R\+EG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+R\+EG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+R\+EG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+R\+EG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+R\+EG}{DMA\_PDD\_DCHPRI\_REG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+C\+H\+P\+R\+I\+\_\+\+R\+EG(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (&DMA\_DCHPRI3\_REG(PeripheralBase))[Channel^3U] \(\backslash\)
  )
\end{DoxyCode}


Set\+Channel\+Priority channel parameter conversion. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a49350406cec3d97f9d2a994bd5c2dae7}{DMA\_PDD\_DCHPRI\_REG}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a46f99a83437801d4373b8907a8acece5}\label{_d_m_a___p_d_d_8h_a46f99a83437801d4373b8907a8acece5}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS}{DMA\_PDD\_DEVICE\_ERROR\_FLAGS}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+E\+R\+R\+O\+R\+\_\+\+F\+L\+A\+GS~0x4000U}

All device-\/related error flags mask. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a243d99914ac2ea5d21d0ea5fa8446307}\label{_d_m_a___p_d_d_8h_a243d99914ac2ea5d21d0ea5fa8446307}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST}{DMA\_PDD\_DISABLE\_AFTER\_REQUEST}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+D\+R\+E\+Q\+\_\+\+M\+A\+SK}

Disable channel after request \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2e5695f71f98fc18cc3c9f4617610cce}\label{_d_m_a___p_d_d_8h_a2e5695f71f98fc18cc3c9f4617610cce}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Async\+Request\+In\+Stop\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Async\+Request\+In\+Stop\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Async\+Request\+In\+Stop\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Async\+Request\+In\+Stop\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Async\+Request\+In\+Stop\+Mask}{DMA\_PDD\_DisableAsyncRequestInStopMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Async\+Request\+In\+Stop\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EARS\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables D\+MA channels asynchrounous requests in stop mode specified by Mask parameter, rest is not changed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA requests to be disabled. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+A\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a2e5695f71f98fc18cc3c9f4617610cce}{DMA\_PDD\_DisableAsyncRequestInStopMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae1c3e81fb88a9fb3dc2646798e74fb35}\label{_d_m_a___p_d_d_8h_ae1c3e81fb88a9fb3dc2646798e74fb35}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt}{DMA\_PDD\_DisableErrorInterrupt}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CEEI\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Channel) \(\backslash\)
  )
\end{DoxyCode}


Disables D\+MA channel error interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ae1c3e81fb88a9fb3dc2646798e74fb35}{DMA\_PDD\_DisableErrorInterrupt}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a491e85f10b3b3c466e231d1ccf06e842}\label{_d_m_a___p_d_d_8h_a491e85f10b3b3c466e231d1ccf06e842}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt\+Mask}{DMA\_PDD\_DisableErrorInterruptMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Error\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EEI\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables D\+MA channels error interrupts specified by Mask parameter, rest is not changed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA error interrupts to be disabled. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a491e85f10b3b3c466e231d1ccf06e842}{DMA\_PDD\_DisableErrorInterruptMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2f2d9dd8ed07a72048273a689b3f9cf1}\label{_d_m_a___p_d_d_8h_a2f2d9dd8ed07a72048273a689b3f9cf1}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupts@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupts}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupts@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupts}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupts}{DMA\_PDD\_DisableInterrupts}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Interrupts(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables interrupts defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Mask} & Mask of interrupts to disable. Use constants from group \char`\"{}\+Interrupts\textquotesingle{} mask\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a2f2d9dd8ed07a72048273a689b3f9cf1}{DMA\_PDD\_DisableInterrupts}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0},
\hyperlink{_d_m_a___p_d_d_8h_af27ba7f974a0253fee7952777fc93b50}{DMA\_PDD\_TRANSFER\_COMPLETE\_INTERRUPT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a6bf8b28676085a3d96f43441e0560a75}\label{_d_m_a___p_d_d_8h_a6bf8b28676085a3d96f43441e0560a75}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request}{DMA\_PDD\_DisableRequest}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CERQ\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Channel) \(\backslash\)
  )
\end{DoxyCode}


Disables D\+MA channel peripheral request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel request number. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a6bf8b28676085a3d96f43441e0560a75}{DMA\_PDD\_DisableRequest}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae680b77284fc4c2324679e1278ea4a19}\label{_d_m_a___p_d_d_8h_ae680b77284fc4c2324679e1278ea4a19}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request\+Mask}{DMA\_PDD\_DisableRequestMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Disable\+Request\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERQ\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)(Mask)) \(\backslash\)
  )
\end{DoxyCode}


Disables D\+MA channels requests specified by Mask parameter, rest is not changed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA requests to be disabled. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ae680b77284fc4c2324679e1278ea4a19}{DMA\_PDD\_DisableRequestMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a719c132cd6d7d92a145a7dd6ffd2e482}\label{_d_m_a___p_d_d_8h_a719c132cd6d7d92a145a7dd6ffd2e482}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST}{DMA\_PDD\_ENABLE\_AFTER\_REQUEST}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+A\+F\+T\+E\+R\+\_\+\+R\+E\+Q\+U\+E\+ST~0U}

Enable channel after request \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4e8d15ed74fc2abed11e628f9e4c11ef}\label{_d_m_a___p_d_d_8h_a4e8d15ed74fc2abed11e628f9e4c11ef}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Requests@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Requests}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Requests@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Requests}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Requests}{DMA\_PDD\_EnableAsynchronousRequests}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Asynchronous\+Requests(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_ga69c12559da76c7de9d21298f3a8815f4}{DMA\_DCR\_EADREQ\_MASK})))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___d_m_a___register___masks_gac11bbaa46006b670a6e2dcd34bd28dde}{DMA\_DCR\_EADREQ\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables asynchronous requests. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em State} & Parameter specifying if D\+MA channel transfers will be transfers are optimized based on the address and size or not. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a4e8d15ed74fc2abed11e628f9e4c11ef}{DMA\_PDD\_EnableAsynchronousRequests}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0}, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a6fc08580ea22384fb68a7081b27d2dbf}\label{_d_m_a___p_d_d_8h_a6fc08580ea22384fb68a7081b27d2dbf}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Async\+Request\+In\+Stop\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Async\+Request\+In\+Stop\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Async\+Request\+In\+Stop\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Async\+Request\+In\+Stop\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Async\+Request\+In\+Stop\+Mask}{DMA\_PDD\_EnableAsyncRequestInStopMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Async\+Request\+In\+Stop\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EARS\_REG(PeripheralBase) |= \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables D\+MA channels asynchrounous requests in stop mode specified by Mask parameter, rest is not changed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA requests to be enabled. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+A\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a6fc08580ea22384fb68a7081b27d2dbf}{DMA\_PDD\_EnableAsyncRequestInStopMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5a8701404ec3368fef55646ac8d477bf}\label{_d_m_a___p_d_d_8h_a5a8701404ec3368fef55646ac8d477bf}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Auto\+Align@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Auto\+Align}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Auto\+Align@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Auto\+Align}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Auto\+Align}{DMA\_PDD\_EnableAutoAlign}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Auto\+Align(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___d_m_a___register___masks_gaa6a92e7768984e640413eea5ef5da08b}{DMA\_DCR\_AA\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___d_m_a___register___masks_gafe71d9df8ce9ecf93c694cd325f50309}{DMA\_DCR\_AA\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables auto-\/align mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em State} & Parameter specifying if D\+MA channel transfers will be transfers are optimized based on the address and size or not. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a5a8701404ec3368fef55646ac8d477bf}{DMA\_PDD\_EnableAutoAlign}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0},
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae03b66e238af9ec098fd8c410403729d}\label{_d_m_a___p_d_d_8h_ae03b66e238af9ec098fd8c410403729d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Beginning\+Minor\+Loop\+Linking@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Beginning\+Minor\+Loop\+Linking}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Beginning\+Minor\+Loop\+Linking@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Beginning\+Minor\+Loop\+Linking}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Beginning\+Minor\+Loop\+Linking}{DMA\_PDD\_EnableBeginningMinorLoopLinking}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Beginning\+Minor\+Loop\+Linking(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_BITER\_ELINKNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(( \(\backslash\)
      (uint16\_t)(( \(\backslash\)
       DMA\_BITER\_ELINKNO\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint16\_t)(~(uint16\_t)DMA\_BITER\_ELINKNO\_ELINK\_MASK)))) | ( \(\backslash\)
      (uint16\_t)((uint16\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_BITER\_ELINKNO\_ELINK\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables D\+MA channel beginning minor loop linking. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel linking will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ae03b66e238af9ec098fd8c410403729d}{DMA\_PDD\_EnableBeginningMinorLoopLinking}(<peripheral>\_BASE\_PTR,
periphID, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a22f0e1612207311178527a0e1ae475f2}\label{_d_m_a___p_d_d_8h_a22f0e1612207311178527a0e1ae475f2}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Link\+Mode@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Link\+Mode}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Link\+Mode@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Link\+Mode}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Link\+Mode}{DMA\_PDD\_EnableContinuousLinkMode}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Link\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)DMA\_CR\_CLM\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CR\_CLM\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables minor loop continuous link mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if minor loop continuous link mode will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a22f0e1612207311178527a0e1ae475f2}{DMA\_PDD\_EnableContinuousLinkMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a9eb4bcc4cb51c0e9d29ad8b8cfd4dd9e}\label{_d_m_a___p_d_d_8h_a9eb4bcc4cb51c0e9d29ad8b8cfd4dd9e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Mode@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Mode}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Mode@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Mode}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Mode}{DMA\_PDD\_EnableContinuousMode}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Continuous\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      DMA\_DCR\_REG(PeripheralBase,(Channel)) |= \(\backslash\)
       DMA\_DCR\_CS\_MASK) : ( \(\backslash\)
      \hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_ga3c0beb03627ee2982c2fd1d332118d7f}{DMA\_DCR\_CS\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables continuous mode (whole transfer per request). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em State} & Parameter specifying if D\+MA channel continuous mode will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a9eb4bcc4cb51c0e9d29ad8b8cfd4dd9e}{DMA\_PDD\_EnableContinuousMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0},
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a179806b3f716dd490eb7d2d887d75c48}\label{_d_m_a___p_d_d_8h_a179806b3f716dd490eb7d2d887d75c48}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Minor\+Loop\+Linking@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Minor\+Loop\+Linking}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Minor\+Loop\+Linking@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Minor\+Loop\+Linking}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Minor\+Loop\+Linking}{DMA\_PDD\_EnableCurrentMinorLoopLinking}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Current\+Minor\+Loop\+Linking(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CITER\_ELINKNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(( \(\backslash\)
      (uint16\_t)(( \(\backslash\)
       DMA\_CITER\_ELINKNO\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint16\_t)(~(uint16\_t)DMA\_CITER\_ELINKNO\_ELINK\_MASK)))) | ( \(\backslash\)
      (uint16\_t)((uint16\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CITER\_ELINKNO\_ELINK\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables D\+MA channel current minor loop linking. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel linking will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a179806b3f716dd490eb7d2d887d75c48}{DMA\_PDD\_EnableCurrentMinorLoopLinking}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa5d26e3c7a2dd7dc6d51e6fc20505de7}\label{_d_m_a___p_d_d_8h_aa5d26e3c7a2dd7dc6d51e6fc20505de7}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cycle\+Steal@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cycle\+Steal}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cycle\+Steal@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cycle\+Steal}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cycle\+Steal}{DMA\_PDD\_EnableCycleSteal}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Cycle\+Steal(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___d_m_a___register___masks_ga3c0beb03627ee2982c2fd1d332118d7f}{DMA\_DCR\_CS\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___d_m_a___register___masks_gaa453b5d53f87d5534ca546c4c6bef60f}{DMA\_DCR\_CS\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables cycle steal mode (single read/write transfer per request). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em State} & Parameter specifying if D\+MA channel cycle-\/steal mode will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aa5d26e3c7a2dd7dc6d51e6fc20505de7}{DMA\_PDD\_EnableCycleSteal}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0},
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1fa1c0da19314b9d3b50454c5f33e1e1}\label{_d_m_a___p_d_d_8h_a1fa1c0da19314b9d3b50454c5f33e1e1}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Debug@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Debug}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Debug@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Debug}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Debug}{DMA\_PDD\_EnableDebug}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Debug(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)DMA\_CR\_EDBG\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CR\_EDBG\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables D\+MA operations in debug mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if D\+MA operations in debug mode are enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a1fa1c0da19314b9d3b50454c5f33e1e1}{DMA\_PDD\_EnableDebug}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aed18d4a9fe84d06a8ab26a4b8e7b7694}\label{_d_m_a___p_d_d_8h_aed18d4a9fe84d06a8ab26a4b8e7b7694}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Address\+Increment@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Address\+Increment}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Address\+Increment@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Address\+Increment}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Address\+Increment}{DMA\_PDD\_EnableDestinationAddressIncrement}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Address\+Increment(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_gad93bc8cb86ddeb7a40d9cd80011f8ee7}{DMA\_DCR\_DINC\_MASK})))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___d_m_a___register___masks_ga9a4a7d49cd76a2821e2cf192d3a49fcd}{DMA\_DCR\_DINC\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables destination address incrementation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em State} & Parameter specifying if D\+MA channel destination address increments after each successful transfer (according to transfer size) or not. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aed18d4a9fe84d06a8ab26a4b8e7b7694}{DMA\_PDD\_EnableDestinationAddressIncrement}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0}, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1c0d8b9faa7ad3205d98737c79930a5d}\label{_d_m_a___p_d_d_8h_a1c0d8b9faa7ad3205d98737c79930a5d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Minor\+Loop\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Minor\+Loop\+Offset}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Minor\+Loop\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Minor\+Loop\+Offset}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Minor\+Loop\+Offset}{DMA\_PDD\_EnableDestinationMinorLoopOffset}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Destination\+Minor\+Loop\+Offset(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)DMA\_NBYTES\_MLOFFYES\_DMLOE\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_NBYTES\_MLOFFYES\_DMLOE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables D\+MA channel destination minor loop offset. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel source minor loop offset will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a1c0d8b9faa7ad3205d98737c79930a5d}{DMA\_PDD\_EnableDestinationMinorLoopOffset}(<peripheral>\_BASE\_PTR,
periphID, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4cc520619d6826a9cc1e15344a40a106}\label{_d_m_a___p_d_d_8h_a4cc520619d6826a9cc1e15344a40a106}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt}{DMA\_PDD\_EnableErrorInterrupt}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SEEI\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Channel) \(\backslash\)
  )
\end{DoxyCode}


Enables D\+MA channel error interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+S\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a4cc520619d6826a9cc1e15344a40a106}{DMA\_PDD\_EnableErrorInterrupt}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae53f431351167ae2b7d635b014042209}\label{_d_m_a___p_d_d_8h_ae53f431351167ae2b7d635b014042209}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt\+Mask}{DMA\_PDD\_EnableErrorInterruptMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Error\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EEI\_REG(PeripheralBase) |= \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables D\+MA channels error interrupts specified by Mask parameter, rest is not changed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA error interrupts to be enabled. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ae53f431351167ae2b7d635b014042209}{DMA\_PDD\_EnableErrorInterruptMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_afc56794d04659362f5edfc524e5dd67e}\label{_d_m_a___p_d_d_8h_afc56794d04659362f5edfc524e5dd67e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+On\+Error@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+On\+Error}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+On\+Error@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+On\+Error}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+On\+Error}{DMA\_PDD\_EnableHaltOnError}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Halt\+On\+Error(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)DMA\_CR\_HOE\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CR\_HOE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables stalling of D\+MA operations after error occurs. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if error occurance halts D\+MA operations. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_afc56794d04659362f5edfc524e5dd67e}{DMA\_PDD\_EnableHaltOnError}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab75f98ead4c5e2ea87cfd16774b7dcee}\label{_d_m_a___p_d_d_8h_ab75f98ead4c5e2ea87cfd16774b7dcee}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupts@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupts}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupts@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupts}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupts}{DMA\_PDD\_EnableInterrupts}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Interrupts(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) |= \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables interrupts defined by mask parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Mask} & Mask of interrupts to enable. Use constants from group \char`\"{}\+Interrupts\textquotesingle{} mask\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ab75f98ead4c5e2ea87cfd16774b7dcee}{DMA\_PDD\_EnableInterrupts}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0},
\hyperlink{_d_m_a___p_d_d_8h_af27ba7f974a0253fee7952777fc93b50}{DMA\_PDD\_TRANSFER\_COMPLETE\_INTERRUPT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a91dbcfd515610d88d5a2831108b19b41}\label{_d_m_a___p_d_d_8h_a91dbcfd515610d88d5a2831108b19b41}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Major\+Loop\+Linking@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Major\+Loop\+Linking}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Major\+Loop\+Linking@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Major\+Loop\+Linking}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Major\+Loop\+Linking}{DMA\_PDD\_EnableMajorLoopLinking}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Major\+Loop\+Linking(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CSR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CSR\_MAJORELINK\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CSR\_MAJORELINK\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables D\+MA channel major loop linking. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel linking will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a91dbcfd515610d88d5a2831108b19b41}{DMA\_PDD\_EnableMajorLoopLinking}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a02e410331ea84f8c731a338a370ff608}\label{_d_m_a___p_d_d_8h_a02e410331ea84f8c731a338a370ff608}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Minor\+Loop\+Mapping@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Minor\+Loop\+Mapping}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Minor\+Loop\+Mapping@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Minor\+Loop\+Mapping}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Minor\+Loop\+Mapping}{DMA\_PDD\_EnableMinorLoopMapping}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Minor\+Loop\+Mapping(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)DMA\_CR\_EMLM\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CR\_EMLM\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables minor loop mapping. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if minor loop mapping will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a02e410331ea84f8c731a338a370ff608}{DMA\_PDD\_EnableMinorLoopMapping}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7ccae9fb71f22cacb70ec760fb9b96b4}\label{_d_m_a___p_d_d_8h_a7ccae9fb71f22cacb70ec760fb9b96b4}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Peripheral\+Request@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Peripheral\+Request}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Peripheral\+Request@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Peripheral\+Request}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Peripheral\+Request}{DMA\_PDD\_EnablePeripheralRequest}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Peripheral\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
        DMA\_CERQ\_REG(PeripheralBase) = \(\backslash\)
         (uint8\_t)(Channel)) : ( \(\backslash\)
        DMA\_SERQ\_REG(PeripheralBase) = \(\backslash\)
         (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables peripheral requests. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel request number. This parameter is a 8-\/bit value. \\
\hline
{\em State} & Parameter specifying if D\+MA channel peripheral requests will be enabled or ignored. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+RQ, D\+M\+A\+\_\+\+S\+E\+RQ, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a7ccae9fb71f22cacb70ec760fb9b96b4}{DMA\_PDD\_EnablePeripheralRequest}(<peripheral>\_BASE\_PTR, 1, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8b8f0c245246983d91eca1590686c079}\label{_d_m_a___p_d_d_8h_a8b8f0c245246983d91eca1590686c079}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request}{DMA\_PDD\_EnableRequest}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SERQ\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Channel) \(\backslash\)
  )
\end{DoxyCode}


Enables D\+MA channel peripheral request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel request number. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+S\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a8b8f0c245246983d91eca1590686c079}{DMA\_PDD\_EnableRequest}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a26429c4d796f05f969a266d213ecee89}\label{_d_m_a___p_d_d_8h_a26429c4d796f05f969a266d213ecee89}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Auto\+Disable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Auto\+Disable}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Auto\+Disable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Auto\+Disable}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Auto\+Disable}{DMA\_PDD\_EnableRequestAutoDisable}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Auto\+Disable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CSR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CSR\_DREQ\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CSR\_DREQ\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables D\+MA channel automaticall request clearing. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel automaticall request clearing will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a26429c4d796f05f969a266d213ecee89}{DMA\_PDD\_EnableRequestAutoDisable}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a17791d95cdb669bb0f59d757d64205fd}\label{_d_m_a___p_d_d_8h_a17791d95cdb669bb0f59d757d64205fd}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Mask}{DMA\_PDD\_EnableRequestMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Request\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERQ\_REG(PeripheralBase) |= \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Enables D\+MA channels requests specified by Mask parameter, rest is not changed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA requests to be enabled. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a17791d95cdb669bb0f59d757d64205fd}{DMA\_PDD\_EnableRequestMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5f9c5a909ed8b1b4a95eb74c9ede5293}\label{_d_m_a___p_d_d_8h_a5f9c5a909ed8b1b4a95eb74c9ede5293}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Arbitration@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Arbitration}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Arbitration@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Arbitration}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Arbitration}{DMA\_PDD\_EnableRoundRobinArbitration}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Arbitration(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)DMA\_CR\_ERCA\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CR\_ERCA\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables round robin channel arbitration. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if round robin channel arbitration is enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a5f9c5a909ed8b1b4a95eb74c9ede5293}{DMA\_PDD\_EnableRoundRobinArbitration}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a16392ee339a8def70eba6c572cfb1e4c}\label{_d_m_a___p_d_d_8h_a16392ee339a8def70eba6c572cfb1e4c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Group\+Arbitration@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Group\+Arbitration}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Group\+Arbitration@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Group\+Arbitration}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Group\+Arbitration}{DMA\_PDD\_EnableRoundRobinGroupArbitration}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Round\+Robin\+Group\+Arbitration(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)DMA\_CR\_ERGA\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CR\_ERGA\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables round robin group arbitration. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying if round robin group arbitration is enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a16392ee339a8def70eba6c572cfb1e4c}{DMA\_PDD\_EnableRoundRobinGroupArbitration}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a57013febbb2160fd62e52a1a2dd721cb}\label{_d_m_a___p_d_d_8h_a57013febbb2160fd62e52a1a2dd721cb}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Scatter\+Gather@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Scatter\+Gather}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Scatter\+Gather@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Scatter\+Gather}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Scatter\+Gather}{DMA\_PDD\_EnableScatterGather}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Scatter\+Gather(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CSR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CSR\_ESG\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CSR\_ESG\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables D\+MA channel scatter/gather processing. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel scatter/gather processing will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a57013febbb2160fd62e52a1a2dd721cb}{DMA\_PDD\_EnableScatterGather}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a407120d9a2cb49fa285c66b3078f8f49}\label{_d_m_a___p_d_d_8h_a407120d9a2cb49fa285c66b3078f8f49}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Address\+Increment@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Address\+Increment}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Address\+Increment@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Address\+Increment}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Address\+Increment}{DMA\_PDD\_EnableSourceAddressIncrement}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Address\+Increment(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_ga5fff4a843815ef45cffdc31104379644}{DMA\_DCR\_SINC\_MASK})))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___d_m_a___register___masks_gad73f08f2770d56b3d6fd8bf6b9ff1cb9}{DMA\_DCR\_SINC\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables source address incrementation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em State} & Parameter specifying if D\+MA channel source address increments after each successful transfer (according to transfer size) or not. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a407120d9a2cb49fa285c66b3078f8f49}{DMA\_PDD\_EnableSourceAddressIncrement}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0}, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8be70b5be26980c93825e30b25c32957}\label{_d_m_a___p_d_d_8h_a8be70b5be26980c93825e30b25c32957}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Minor\+Loop\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Minor\+Loop\+Offset}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Minor\+Loop\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Minor\+Loop\+Offset}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Minor\+Loop\+Offset}{DMA\_PDD\_EnableSourceMinorLoopOffset}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Source\+Minor\+Loop\+Offset(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)DMA\_NBYTES\_MLOFFYES\_SMLOE\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_NBYTES\_MLOFFYES\_SMLOE\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables D\+MA channel source minor loop offset. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel source minor loop offset will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a8be70b5be26980c93825e30b25c32957}{DMA\_PDD\_EnableSourceMinorLoopOffset}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a75e8c6f8265056b2841d86e653c41b5e}\label{_d_m_a___p_d_d_8h_a75e8c6f8265056b2841d86e653c41b5e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Complete\+Interrupt@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Complete\+Interrupt}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Complete\+Interrupt@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Complete\+Interrupt}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Complete\+Interrupt}{DMA\_PDD\_EnableTransferCompleteInterrupt}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Complete\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CSR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CSR\_INTMAJOR\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CSR\_INTMAJOR\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables channel transfer complete interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel transfer complete interrupt will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a75e8c6f8265056b2841d86e653c41b5e}{DMA\_PDD\_EnableTransferCompleteInterrupt}(<peripheral>\_BASE\_PTR,
periphID, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a27af73cc975153cdcd2774f1e6018729}\label{_d_m_a___p_d_d_8h_a27af73cc975153cdcd2774f1e6018729}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Half\+Interrupt@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Half\+Interrupt}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Half\+Interrupt@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Half\+Interrupt}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Half\+Interrupt}{DMA\_PDD\_EnableTransferHalfInterrupt}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Enable\+Transfer\+Half\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CSR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CSR\_INTHALF\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << DMA\_CSR\_INTHALF\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables channel transfer half interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if D\+MA channel transfer half interrupt will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a27af73cc975153cdcd2774f1e6018729}{DMA\_PDD\_EnableTransferHalfInterrupt}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a6d3f495d6cb8ad41a35f59d8fd76f1a0}\label{_d_m_a___p_d_d_8h_a6d3f495d6cb8ad41a35f59d8fd76f1a0}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_CHANNEL\_PRIORITY\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+C\+P\+E\+\_\+\+M\+A\+SK}

Configuration error in the channel priorities (channel priorities are not unique). \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad4785ee710a676ae4dc2bfd4a317f254}\label{_d_m_a___p_d_d_8h_ad4785ee710a676ae4dc2bfd4a317f254}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_COUNT\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+U\+N\+T\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+N\+C\+E\+\_\+\+M\+A\+SK}

Error detected in minor loop byte count or major loop iteration count. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a33694a2e9a523504ed6abf5432535cbd}\label{_d_m_a___p_d_d_8h_a33694a2e9a523504ed6abf5432535cbd}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_DESTINATION\_ADDRESS\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+D\+A\+E\+\_\+\+M\+A\+SK}

Destination address error. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7013d14211a79be7cb214f2623a6f54c}\label{_d_m_a___p_d_d_8h_a7013d14211a79be7cb214f2623a6f54c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_DESTINATION\_OFFSET\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+D\+O\+E\+\_\+\+M\+A\+SK}

Source offset error. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2f3f426e2f50d6ac02e6ba997c7e8fca}\label{_d_m_a___p_d_d_8h_a2f3f426e2f50d6ac02e6ba997c7e8fca}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_ON\_DESTINATION\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+D\+E\+S\+T\+I\+N\+A\+T\+I\+O\+N\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+D\+B\+E\+\_\+\+M\+A\+SK}

Error on destination side flag. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_adad28c65724a8d6f60bc8ea093b2bd18}\label{_d_m_a___p_d_d_8h_adad28c65724a8d6f60bc8ea093b2bd18}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_ON\_SOURCE\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+N\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+S\+B\+E\+\_\+\+M\+A\+SK}

Error on source side flag. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa95a2b5208a41a7245ff29e4a1a604a5}\label{_d_m_a___p_d_d_8h_aa95a2b5208a41a7245ff29e4a1a604a5}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_SCATTER\_GATHER\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+S\+G\+E\+\_\+\+M\+A\+SK}

Scatter/gather configuration error. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aec146fd15377acd9e3bf01f4e1380a0e}\label{_d_m_a___p_d_d_8h_aec146fd15377acd9e3bf01f4e1380a0e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_SOURCE\_ADDRESS\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+S\+A\+E\+\_\+\+M\+A\+SK}

Source address error. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a10adb1c1f4d0b813064f77d83450edc0}\label{_d_m_a___p_d_d_8h_a10adb1c1f4d0b813064f77d83450edc0}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_SOURCE\_OFFSET\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+O\+U\+R\+C\+E\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+S\+O\+E\+\_\+\+M\+A\+SK}

Source offset error. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a560612675d062cbeb351268e5b596153}\label{_d_m_a___p_d_d_8h_a560612675d062cbeb351268e5b596153}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+A\+N\+C\+E\+L\+E\+D\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+A\+N\+C\+E\+L\+E\+D\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+A\+N\+C\+E\+L\+E\+D\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+A\+N\+C\+E\+L\+E\+D\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+A\+N\+C\+E\+L\+E\+D\+\_\+\+F\+L\+AG}{DMA\_PDD\_ERROR\_TRANSFER\_CANCELED\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+A\+N\+C\+E\+L\+E\+D\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+E\+S\+\_\+\+E\+C\+X\+\_\+\+M\+A\+SK}

Canceled transfer by the error cancel transfer input. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a9d63112e1d63ef6ffc7618176ba2b5f9}\label{_d_m_a___p_d_d_8h_a9d63112e1d63ef6ffc7618176ba2b5f9}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Error\+Cancel\+Transfer@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Error\+Cancel\+Transfer}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Error\+Cancel\+Transfer@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Error\+Cancel\+Transfer}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Error\+Cancel\+Transfer}{DMA\_PDD\_ErrorCancelTransfer}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Error\+Cancel\+Transfer(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) |= \(\backslash\)
     DMA\_CR\_ECX\_MASK \(\backslash\)
  )
\end{DoxyCode}


Cancels remaining data transfer with error generation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a9d63112e1d63ef6ffc7618176ba2b5f9}{DMA\_PDD\_ErrorCancelTransfer}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a76f586ff552cfc5afca4665acf2ecafd}\label{_d_m_a___p_d_d_8h_a76f586ff552cfc5afca4665acf2ecafd}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Active\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Active\+Flag}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Active\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Active\+Flag}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Active\+Flag}{DMA\_PDD\_GetActiveFlag}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Active\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_ACTIVE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns channel active status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_d_m_a___p_d_d_8h_a76f586ff552cfc5afca4665acf2ecafd}{DMA\_PDD\_GetActiveFlag}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab38613b93c1dad2359354864790fd1ee}\label{_d_m_a___p_d_d_8h_ab38613b93c1dad2359354864790fd1ee}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Asynchronous\+Requests\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Asynchronous\+Requests\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Asynchronous\+Requests\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Asynchronous\+Requests\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Asynchronous\+Requests\+Enabled}{DMA\_PDD\_GetAsynchronousRequestsEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Asynchronous\+Requests\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga69c12559da76c7de9d21298f3a8815f4}{DMA\_DCR\_EADREQ\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns auto-\/align mode state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_ab38613b93c1dad2359354864790fd1ee}{DMA\_PDD\_GetAsynchronousRequestsEnabled}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a06f502930c61507f2bae4a25a2927f77}\label{_d_m_a___p_d_d_8h_a06f502930c61507f2bae4a25a2927f77}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Async\+Request\+In\+Stop\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Async\+Request\+In\+Stop\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Async\+Request\+In\+Stop\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Async\+Request\+In\+Stop\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Async\+Request\+In\+Stop\+Mask}{DMA\_PDD\_GetAsyncRequestInStopMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Async\+Request\+In\+Stop\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EARS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns mask of D\+MA channels enabled for asynchronous request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+A\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a06f502930c61507f2bae4a25a2927f77}{DMA\_PDD\_GetAsyncRequestInStopMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a027905e917394d5804659f58178f253c}\label{_d_m_a___p_d_d_8h_a027905e917394d5804659f58178f253c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Align\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Align\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Align\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Align\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Align\+Enabled}{DMA\_PDD\_GetAutoAlignEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Align\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_gaa6a92e7768984e640413eea5ef5da08b}{DMA\_DCR\_AA\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns auto-\/align mode state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a027905e917394d5804659f58178f253c}{DMA\_PDD\_GetAutoAlignEnabled}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a813e059fd5496ebe01f249023d26ee45}\label{_d_m_a___p_d_d_8h_a813e059fd5496ebe01f249023d26ee45}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count15}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count15}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count15}{DMA\_PDD\_GetBeginningMajorLoopCount15}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count15(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(DMA\_BITER\_ELINKNO\_REG(PeripheralBase,(Channel)) & DMA\_BITER\_ELINKNO\_BITER\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel major beginning loop count when channel linking is disabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 15-\/bit value. The value is cast to \char`\"{}uint16\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a813e059fd5496ebe01f249023d26ee45}{DMA\_PDD\_GetBeginningMajorLoopCount15}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a723d39c889a95482cc422f25f85ca4fd}\label{_d_m_a___p_d_d_8h_a723d39c889a95482cc422f25f85ca4fd}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count9}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count9}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count9}{DMA\_PDD\_GetBeginningMajorLoopCount9}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Major\+Loop\+Count9(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     DMA\_BITER\_ELINKYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
     DMA\_BITER\_ELINKYES\_BITER\_MASK)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel major beginning loop count when channel linking is disabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 9-\/bit value. The value is cast to \char`\"{}uint16\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a723d39c889a95482cc422f25f85ca4fd}{DMA\_PDD\_GetBeginningMajorLoopCount9}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a71c22dc3045bbfc040c2e333bba9523a}\label{_d_m_a___p_d_d_8h_a71c22dc3045bbfc040c2e333bba9523a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Minor\+Loop\+Linking\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Minor\+Loop\+Linking\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Minor\+Loop\+Linking\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Minor\+Loop\+Linking\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Minor\+Loop\+Linking\+Enabled}{DMA\_PDD\_GetBeginningMinorLoopLinkingEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Beginning\+Minor\+Loop\+Linking\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(DMA\_BITER\_ELINKNO\_REG(PeripheralBase,(Channel)) & DMA\_BITER\_ELINKNO\_ELINK\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns beginning minor loop linking state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a71c22dc3045bbfc040c2e333bba9523a}{DMA\_PDD\_GetBeginningMinorLoopLinkingEnabled}(<peripheral>
      \_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a015b9c317bd4727b829f6b61566e0903}\label{_d_m_a___p_d_d_8h_a015b9c317bd4727b829f6b61566e0903}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Busy\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Busy\+Flag}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Busy\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Busy\+Flag}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Busy\+Flag}{DMA\_PDD\_GetBusyFlag}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Busy\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gaa208e6c9ac3914ff9670b27aa2a6bd80}{DMA\_DSR\_BCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga517e206a9b5422e95b875d13973d6888}{DMA\_DSR\_BCR\_BSY\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns channel busy status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a015b9c317bd4727b829f6b61566e0903}{DMA\_PDD\_GetBusyFlag}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7c8943fcb805ddb6349371a4692895d7}\label{_d_m_a___p_d_d_8h_a7c8943fcb805ddb6349371a4692895d7}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count}{DMA\_PDD\_GetByteCount}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gaa208e6c9ac3914ff9670b27aa2a6bd80}{DMA\_DSR\_BCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga51f1a407dbca889f0b21bb1eeaa1c5d0}{DMA\_DSR\_BCR\_BCR\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel byte transfer count. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a7c8943fcb805ddb6349371a4692895d7}{DMA\_PDD\_GetByteCount}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2990cf138e167a6e10950be0182b20c8}\label{_d_m_a___p_d_d_8h_a2990cf138e167a6e10950be0182b20c8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count10}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count10}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count10}{DMA\_PDD\_GetByteCount10}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count10(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(( \(\backslash\)
     DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
     DMA\_NBYTES\_MLOFFYES\_NBYTES\_MASK)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel minor byte transfer count. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a2990cf138e167a6e10950be0182b20c8}{DMA\_PDD\_GetByteCount10}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8c44f6e1cea0cdd7ee91329add19606b}\label{_d_m_a___p_d_d_8h_a8c44f6e1cea0cdd7ee91329add19606b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count30@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count30}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count30@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count30}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count30}{DMA\_PDD\_GetByteCount30}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count30(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(( \(\backslash\)
     DMA\_NBYTES\_MLOFFNO\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
     DMA\_NBYTES\_MLOFFNO\_NBYTES\_MASK)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel minor byte transfer count. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 30-\/bit value. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a8c44f6e1cea0cdd7ee91329add19606b}{DMA\_PDD\_GetByteCount30}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1dfd62cf97c09b207bf83ccf4b76346e}\label{_d_m_a___p_d_d_8h_a1dfd62cf97c09b207bf83ccf4b76346e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count32@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count32}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count32@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count32}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count32}{DMA\_PDD\_GetByteCount32}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Byte\+Count32(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLNO\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel minor byte transfer count. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a1dfd62cf97c09b207bf83ccf4b76346e}{DMA\_PDD\_GetByteCount32}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3fbcd55b0281d847e8d24f19f7d213b6}\label{_d_m_a___p_d_d_8h_a3fbcd55b0281d847e8d24f19f7d213b6}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Activity\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Activity\+Flags}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Activity\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Activity\+Flags}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Activity\+Flags}{DMA\_PDD\_GetChannelActivityFlags}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Activity\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint16\_t)(( \(\backslash\)
       DMA\_CSR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint16\_t)(DMA\_CSR\_DONE\_MASK | DMA\_CSR\_ACTIVE\_MASK))) \(\backslash\)
    )
\end{DoxyCode}


Returns channel done and channel active status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}, D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a3fbcd55b0281d847e8d24f19f7d213b6}{DMA\_PDD\_GetChannelActivityFlags}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1a700039c767373b23be865a83a9a28b}\label{_d_m_a___p_d_d_8h_a1a700039c767373b23be865a83a9a28b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flag}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flag}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flag}{DMA\_PDD\_GetChannelErrorFlag}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(DMA\_ERR\_REG(PeripheralBase) & (uint32\_t)((uint32\_t)0x1U << (uint8\_t)(Channel))) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel error flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a1a700039c767373b23be865a83a9a28b}{DMA\_PDD\_GetChannelErrorFlag}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3319c990d81d1346cbd675ba308c96b3}\label{_d_m_a___p_d_d_8h_a3319c990d81d1346cbd675ba308c96b3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flags}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flags}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flags}{DMA\_PDD\_GetChannelErrorFlags}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Error\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(( \(\backslash\)
     \hyperlink{group___d_m_a___register___accessor___macros_gaa208e6c9ac3914ff9670b27aa2a6bd80}{DMA\_DSR\_BCR\_REG}(PeripheralBase,(Channel))) & ( \(\backslash\)
     (uint32\_t)(\hyperlink{group___d_m_a___register___masks_ga13eeb687ddb49b15676a60ddfbddee0d}{DMA\_DSR\_BCR\_CE\_MASK} | (\hyperlink{group___d_m_a___register___masks_ga64861328d89d08de32a89fb60eee1f78}{DMA\_DSR\_BCR\_BES\_MASK} | 
      \hyperlink{group___d_m_a___register___masks_ga958e11f5f7fed3d90bdb94d1c1ff4179}{DMA\_DSR\_BCR\_BED\_MASK})))) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel configuration error, bus error on source and bus error on destination status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Channel error status constants\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a3319c990d81d1346cbd675ba308c96b3}{DMA\_PDD\_GetChannelErrorFlags}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0ba52af49ad28b95dff1869cb0e2ae2e}\label{_d_m_a___p_d_d_8h_a0ba52af49ad28b95dff1869cb0e2ae2e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Group\+Priority@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Group\+Priority}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Group\+Priority@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Group\+Priority}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Group\+Priority}{DMA\_PDD\_GetChannelGroupPriority}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Group\+Priority(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)( \(\backslash\)
      (\hyperlink{_d_m_a___p_d_d_8h_a49350406cec3d97f9d2a994bd5c2dae7}{DMA\_PDD\_DCHPRI\_REG}(PeripheralBase, Channel) & DMA\_DCHPRI3\_GRPPRI\_MASK) >> 
      DMA\_DCHPRI3\_GRPPRI\_SHIFT \(\backslash\)
    ) \(\backslash\)
  )
\end{DoxyCode}


Returns group priority assigned to specified D\+MA channel. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 2-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_a0ba52af49ad28b95dff1869cb0e2ae2e}{DMA\_PDD\_GetChannelGroupPriority}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8a448c5f39e84db21f1270ba8b40b65e}\label{_d_m_a___p_d_d_8h_a8a448c5f39e84db21f1270ba8b40b65e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Linking\+Mode@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Linking\+Mode}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Linking\+Mode@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Linking\+Mode}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Linking\+Mode}{DMA\_PDD\_GetChannelLinkingMode}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Linking\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga87b016be181c05a161edb3cf1659c85e}{DMA\_DCR\_LINKCC\_MASK})) >> ( \(\backslash\)
     DMA\_DCR\_LINKCC\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel linking mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 2-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_a8a448c5f39e84db21f1270ba8b40b65e}{DMA\_PDD\_GetChannelLinkingMode}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad2269a2e7861cc5b5b908c78d3917a46}\label{_d_m_a___p_d_d_8h_ad2269a2e7861cc5b5b908c78d3917a46}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Link\+Mode\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Link\+Mode\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Link\+Mode\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Link\+Mode\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Link\+Mode\+Enabled}{DMA\_PDD\_GetContinuousLinkModeEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Link\+Mode\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & DMA\_CR\_CLM\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns minor loop continuous link mode state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_ad2269a2e7861cc5b5b908c78d3917a46}{DMA\_PDD\_GetContinuousLinkModeEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ac32d27e1db3bf5b4ba42f8f8e67c7e32}\label{_d_m_a___p_d_d_8h_ac32d27e1db3bf5b4ba42f8f8e67c7e32}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode\+Enabled}{DMA\_PDD\_GetContinuousModeEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Continuous\+Mode\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga3c0beb03627ee2982c2fd1d332118d7f}{DMA\_DCR\_CS\_MASK}) == 0U) ? ( \(\backslash\)
      PDD\_ENABLE) : ( \(\backslash\)
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) \(\backslash\)
  )
\end{DoxyCode}


Returns continuous mode state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_d_m_a___p_d_d_8h_ac32d27e1db3bf5b4ba42f8f8e67c7e32}{DMA\_PDD\_GetContinuousModeEnabled}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8f9158f2a3b28c2962e1c32013f69c03}\label{_d_m_a___p_d_d_8h_a8f9158f2a3b28c2962e1c32013f69c03}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count15}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count15}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count15}{DMA\_PDD\_GetCurrentMajorLoopCount15}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count15(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(DMA\_CITER\_ELINKNO\_REG(PeripheralBase,(Channel)) & DMA\_CITER\_ELINKNO\_CITER\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel current major loop count when channel linking is disabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 15-\/bit value. The value is cast to \char`\"{}uint16\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a8f9158f2a3b28c2962e1c32013f69c03}{DMA\_PDD\_GetCurrentMajorLoopCount15}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a936e9fbb45b834cdb462522f25c53d2c}\label{_d_m_a___p_d_d_8h_a936e9fbb45b834cdb462522f25c53d2c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count9}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count9}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count9}{DMA\_PDD\_GetCurrentMajorLoopCount9}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Major\+Loop\+Count9(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     DMA\_CITER\_ELINKYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
     DMA\_CITER\_ELINKYES\_CITER\_MASK)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel current major loop count when channel linking is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & 9-\/bit D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 9-\/bit value. The value is cast to \char`\"{}uint16\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a936e9fbb45b834cdb462522f25c53d2c}{DMA\_PDD\_GetCurrentMajorLoopCount9}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a628edd885c61b466e5e218f03034ae2d}\label{_d_m_a___p_d_d_8h_a628edd885c61b466e5e218f03034ae2d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Link\+Channel}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Link\+Channel}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Link\+Channel}{DMA\_PDD\_GetCurrentMinorLinkChannel}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Link\+Channel(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        DMA\_CITER\_ELINKYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
        DMA\_CITER\_ELINKYES\_LINKCH\_MASK))) >> ( \(\backslash\)
       DMA\_CITER\_ELINKYES\_LINKCH\_SHIFT)) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel current link number when channel linking is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a628edd885c61b466e5e218f03034ae2d}{DMA\_PDD\_GetCurrentMinorLinkChannel}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aed04d55157b88ece884e809869306728}\label{_d_m_a___p_d_d_8h_aed04d55157b88ece884e809869306728}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Loop\+Linking\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Loop\+Linking\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Loop\+Linking\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Loop\+Linking\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Loop\+Linking\+Enabled}{DMA\_PDD\_GetCurrentMinorLoopLinkingEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Current\+Minor\+Loop\+Linking\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(DMA\_CITER\_ELINKNO\_REG(PeripheralBase,(Channel)) & DMA\_CITER\_ELINKNO\_ELINK\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns current minor loop linking state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_aed04d55157b88ece884e809869306728}{DMA\_PDD\_GetCurrentMinorLoopLinkingEnabled}(<peripheral>\_BASE\_PTR, 
      periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a83cea0aba3f62f4849c1289a0afa3d29}\label{_d_m_a___p_d_d_8h_a83cea0aba3f62f4849c1289a0afa3d29}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Cycle\+Steal\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Cycle\+Steal\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Cycle\+Steal\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Cycle\+Steal\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Cycle\+Steal\+Enabled}{DMA\_PDD\_GetCycleStealEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Cycle\+Steal\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga3c0beb03627ee2982c2fd1d332118d7f}{DMA\_DCR\_CS\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns cycle steal mode state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a83cea0aba3f62f4849c1289a0afa3d29}{DMA\_PDD\_GetCycleStealEnabled}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad6701bf719971febfcce6498782e0e4b}\label{_d_m_a___p_d_d_8h_ad6701bf719971febfcce6498782e0e4b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Debug\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Debug\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Debug\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Debug\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Debug\+Enabled}{DMA\_PDD\_GetDebugEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Debug\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & DMA\_CR\_EDBG\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA operations in debug mode state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_ad6701bf719971febfcce6498782e0e4b}{DMA\_PDD\_GetDebugEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3cea3cab7b343f1a021893b6c3b25153}\label{_d_m_a___p_d_d_8h_a3cea3cab7b343f1a021893b6c3b25153}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address}{DMA\_PDD\_GetDestinationAddress}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_DADDR\_REG(PeripheralBase,(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel destination address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+A\+D\+DR\mbox{[}Channel\mbox{]}, D\+AR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a3cea3cab7b343f1a021893b6c3b25153}{DMA\_PDD\_GetDestinationAddress}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0ccc24a33403710e96c64f690cda3e99}\label{_d_m_a___p_d_d_8h_a0ccc24a33403710e96c64f690cda3e99}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Increment\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Increment\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Increment\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Increment\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Increment\+Enabled}{DMA\_PDD\_GetDestinationAddressIncrementEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Increment\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_gad93bc8cb86ddeb7a40d9cd80011f8ee7}{DMA\_DCR\_DINC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns destination address incrementation enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a0ccc24a33403710e96c64f690cda3e99}{DMA\_PDD\_GetDestinationAddressIncrementEnabled}(<peripheral>
      \_BASE\_PTR, \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0f6cd152334182e31cba39b241247a45}\label{_d_m_a___p_d_d_8h_a0f6cd152334182e31cba39b241247a45}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Modulo@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Modulo}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Modulo@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Modulo}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Modulo}{DMA\_PDD\_GetDestinationAddressModulo}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Modulo(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint16\_t)(DMA\_ATTR\_REG(PeripheralBase,(Channel)) & DMA\_ATTR\_DMOD\_MASK)) >> ( \(\backslash\)
       DMA\_ATTR\_DMOD\_SHIFT)) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel destination address modulo. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 5-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a0f6cd152334182e31cba39b241247a45}{DMA\_PDD\_GetDestinationAddressModulo}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad1279216930ac90095fb77ca8d4a02a8}\label{_d_m_a___p_d_d_8h_ad1279216930ac90095fb77ca8d4a02a8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Offset}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Offset}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Offset}{DMA\_PDD\_GetDestinationAddressOffset}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Address\+Offset(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DOFF\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel destination address offset. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+O\+FF\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_ad1279216930ac90095fb77ca8d4a02a8}{DMA\_PDD\_GetDestinationAddressOffset}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_afde7bebd1a797234387f3a4f54c66c3a}\label{_d_m_a___p_d_d_8h_afde7bebd1a797234387f3a4f54c66c3a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Data\+Transfer\+Size@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Data\+Transfer\+Size}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Data\+Transfer\+Size@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Data\+Transfer\+Size}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Data\+Transfer\+Size}{DMA\_PDD\_GetDestinationDataTransferSize}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Destination\+Data\+Transfer\+Size(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(DMA\_ATTR\_REG(PeripheralBase,(Channel)) & DMA\_ATTR\_DSIZE\_MASK) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel destination data tranfer size. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 3-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_d_m_a___p_d_d_8h_afde7bebd1a797234387f3a4f54c66c3a}{DMA\_PDD\_GetDestinationDataTransferSize}(<peripheral>\_BASE\_PTR, 
      periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab2b16e697330c872e92e3678a9c52d7a}\label{_d_m_a___p_d_d_8h_ab2b16e697330c872e92e3678a9c52d7a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Done\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Done\+Flag}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Done\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Done\+Flag}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Done\+Flag}{DMA\_PDD\_GetDoneFlag}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Done\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_DONE\_MASK) \(\backslash\)
    )
\end{DoxyCode}


Returns channel done status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}, D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_d_m_a___p_d_d_8h_ab2b16e697330c872e92e3678a9c52d7a}{DMA\_PDD\_GetDoneFlag}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab31a83b50c999ba8dd163ec6c5094c43}\label{_d_m_a___p_d_d_8h_ab31a83b50c999ba8dd163ec6c5094c43}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Flags\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Flags\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Flags\+Mask}{DMA\_PDD\_GetErrorFlagsMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Flags\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns mask of D\+MA channel error flags. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_ab31a83b50c999ba8dd163ec6c5094c43}{DMA\_PDD\_GetErrorFlagsMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a66e5be35ecd013fe2dc1e439440a24a2}\label{_d_m_a___p_d_d_8h_a66e5be35ecd013fe2dc1e439440a24a2}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Interrupt\+Enable\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Interrupt\+Enable\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Interrupt\+Enable\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Interrupt\+Enable\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Interrupt\+Enable\+Mask}{DMA\_PDD\_GetErrorInterruptEnableMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Interrupt\+Enable\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EEI\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns mask of D\+MA channels error interrupts. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a66e5be35ecd013fe2dc1e439440a24a2}{DMA\_PDD\_GetErrorInterruptEnableMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad8266a0ea1a35f64db5c9ba6f5e2d559}\label{_d_m_a___p_d_d_8h_ad8266a0ea1a35f64db5c9ba6f5e2d559}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Channel}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Channel}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Channel}{DMA\_PDD\_GetErrorStatusChannel}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Channel(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint32\_t)(DMA\_ES\_REG(PeripheralBase) & DMA\_ES\_ERRCHN\_MASK)) >> ( \(\backslash\)
       DMA\_ES\_ERRCHN\_SHIFT)) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel provading information about last recorded channel error. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+ES. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_ad8266a0ea1a35f64db5c9ba6f5e2d559}{DMA\_PDD\_GetErrorStatusChannel}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a90e8887c83403467ccefed7e7283fada}\label{_d_m_a___p_d_d_8h_a90e8887c83403467ccefed7e7283fada}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Flags}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Flags}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Flags}{DMA\_PDD\_GetErrorStatusFlags}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       DMA\_ES\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        DMA\_ES\_ECX\_MASK) | (( \(\backslash\)
        DMA\_ES\_CPE\_MASK) | (( \(\backslash\)
        DMA\_ES\_SAE\_MASK) | (( \(\backslash\)
        DMA\_ES\_SOE\_MASK) | (( \(\backslash\)
        DMA\_ES\_DAE\_MASK) | (( \(\backslash\)
        DMA\_ES\_DOE\_MASK) | (( \(\backslash\)
        DMA\_ES\_NCE\_MASK) | (( \(\backslash\)
        DMA\_ES\_SGE\_MASK) | (( \(\backslash\)
        DMA\_ES\_SBE\_MASK) | ( \(\backslash\)
        DMA\_ES\_DBE\_MASK)))))))))))) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel error status flags provading information about last recorded channel error. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+ES. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a90e8887c83403467ccefed7e7283fada}{DMA\_PDD\_GetErrorStatusFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad97c1516f2adda589c79d7d60f4378a8}\label{_d_m_a___p_d_d_8h_ad97c1516f2adda589c79d7d60f4378a8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Register}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Register}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Register}{DMA\_PDD\_GetErrorStatusRegister}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Error\+Status\+Register(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ES\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Deprecated. Use Read\+Error\+Status\+Reg P\+DD macro instead. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+ES. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_ad97c1516f2adda589c79d7d60f4378a8}{DMA\_PDD\_GetErrorStatusRegister}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7e5b263aaf09a0de6ca8cddf72145627}\label{_d_m_a___p_d_d_8h_a7e5b263aaf09a0de6ca8cddf72145627}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Halt\+On\+Error\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Halt\+On\+Error\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Halt\+On\+Error\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Halt\+On\+Error\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Halt\+On\+Error\+Enabled}{DMA\_PDD\_GetHaltOnErrorEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Halt\+On\+Error\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & DMA\_CR\_HOE\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA operations halt on error state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a7e5b263aaf09a0de6ca8cddf72145627}{DMA\_PDD\_GetHaltOnErrorEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad0530ca24218243fab5bfe70a4071470}\label{_d_m_a___p_d_d_8h_ad0530ca24218243fab5bfe70a4071470}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags}{DMA\_PDD\_GetInterruptFlags}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gaa208e6c9ac3914ff9670b27aa2a6bd80}{DMA\_DSR\_BCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_gaaa733d9c65fb074a9e836b8abaa8173f}{DMA\_DSR\_BCR\_DONE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns interrupt flag bits. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Interrupts\textquotesingle{} flags\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_ad0530ca24218243fab5bfe70a4071470}{DMA\_PDD\_GetInterruptFlags}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3924c08934c719958f91bd9ac162423c}\label{_d_m_a___p_d_d_8h_a3924c08934c719958f91bd9ac162423c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags\+Mask}{DMA\_PDD\_GetInterruptFlagsMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Interrupt\+Flags\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_INT\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns mask of D\+MA channels interrupt requests. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+I\+NT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a3924c08934c719958f91bd9ac162423c}{DMA\_PDD\_GetInterruptFlagsMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a802fabe5222d5d396978e4949a5f820e}\label{_d_m_a___p_d_d_8h_a802fabe5222d5d396978e4949a5f820e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather}{DMA\_PDD\_GetLastDestinationAddressAdjustment\_ScatterGather}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DLAST\_SGA\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel last destination address adjustment. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+L\+A\+S\+T\+\_\+\+S\+GA\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a802fabe5222d5d396978e4949a5f820e}{DMA\_PDD\_GetLastDestinationAddressAdjustment\_ScatterGather}
      (<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_acbf969eba67de40364639fb9eb8dee18}\label{_d_m_a___p_d_d_8h_acbf969eba67de40364639fb9eb8dee18}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Source\+Address\+Adjustment@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Source\+Address\+Adjustment}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Source\+Address\+Adjustment@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Source\+Address\+Adjustment}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Source\+Address\+Adjustment}{DMA\_PDD\_GetLastSourceAddressAdjustment}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Last\+Source\+Address\+Adjustment(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SLAST\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel last source address adjustment. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+L\+A\+ST\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_acbf969eba67de40364639fb9eb8dee18}{DMA\_PDD\_GetLastSourceAddressAdjustment}(<peripheral>\_BASE\_PTR, 
      periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aeb620debe2471d3a7872e1ff601eb6fe}\label{_d_m_a___p_d_d_8h_aeb620debe2471d3a7872e1ff601eb6fe}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel1}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel1}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel1}{DMA\_PDD\_GetLinkChannel1}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga8d1ad8ec1d2dbb188583222b1a4d0442}{DMA\_DCR\_LCH1\_MASK})) >> ( \(\backslash\)
     DMA\_DCR\_LCH1\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel link 1 channel number. Use constants from group \char`\"{}\+D\+M\+A channel constants\char`\"{} for processing return value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 2-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_aeb620debe2471d3a7872e1ff601eb6fe}{DMA\_PDD\_GetLinkChannel1}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad577ce09b852ba2ddc61927767078b96}\label{_d_m_a___p_d_d_8h_ad577ce09b852ba2ddc61927767078b96}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel2}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel2}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel2}{DMA\_PDD\_GetLinkChannel2}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Link\+Channel2(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga1e5f344c33c6cb40d3c1e0761a18569f}{DMA\_DCR\_LCH2\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel link 2 channel number. Use constants from group \char`\"{}\+D\+M\+A channel constants\char`\"{} for processing return value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 2-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_ad577ce09b852ba2ddc61927767078b96}{DMA\_PDD\_GetLinkChannel2}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a10af5af86bca6eb5e29efbf728bc0a5d}\label{_d_m_a___p_d_d_8h_a10af5af86bca6eb5e29efbf728bc0a5d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Link\+Channel}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Link\+Channel}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Link\+Channel}{DMA\_PDD\_GetMajorLinkChannel}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Link\+Channel(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_MAJORLINKCH\_MASK)) >> ( \(\backslash\)
       DMA\_CSR\_MAJORLINKCH\_SHIFT)) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel major link number. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_a10af5af86bca6eb5e29efbf728bc0a5d}{DMA\_PDD\_GetMajorLinkChannel}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5cc5ec688b0f3218418259068b7e73c2}\label{_d_m_a___p_d_d_8h_a5cc5ec688b0f3218418259068b7e73c2}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Loop\+Linking\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Loop\+Linking\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Loop\+Linking\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Loop\+Linking\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Loop\+Linking\+Enabled}{DMA\_PDD\_GetMajorLoopLinkingEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Major\+Loop\+Linking\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_MAJORELINK\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns major loop linking state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a5cc5ec688b0f3218418259068b7e73c2}{DMA\_PDD\_GetMajorLoopLinkingEnabled}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a99cd829e1649125f4aca8cc590799aa8}\label{_d_m_a___p_d_d_8h_a99cd829e1649125f4aca8cc590799aa8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Mapping\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Mapping\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Mapping\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Mapping\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Mapping\+Enabled}{DMA\_PDD\_GetMinorLoopMappingEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Mapping\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & DMA\_CR\_EMLM\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns minor loop mapping state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a99cd829e1649125f4aca8cc590799aa8}{DMA\_PDD\_GetMinorLoopMappingEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a876e4688f34eb29eb2853a2b6cca94fb}\label{_d_m_a___p_d_d_8h_a876e4688f34eb29eb2853a2b6cca94fb}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset}{DMA\_PDD\_GetMinorLoopOffset}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(( \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
      DMA\_NBYTES\_MLOFFYES\_MLOFF\_MASK))) >> ( \(\backslash\)
     DMA\_NBYTES\_MLOFFYES\_MLOFF\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel minor loop offset. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 20-\/bit value. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a876e4688f34eb29eb2853a2b6cca94fb}{DMA\_PDD\_GetMinorLoopOffset}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ade9521154a1cdcfc57147033e7a23890}\label{_d_m_a___p_d_d_8h_ade9521154a1cdcfc57147033e7a23890}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset\+Enabled}{DMA\_PDD\_GetMinorLoopOffsetEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Minor\+Loop\+Offset\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(( \(\backslash\)
     DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
     (uint32\_t)(DMA\_NBYTES\_MLOFFYES\_SMLOE\_MASK | DMA\_NBYTES\_MLOFFYES\_DMLOE\_MASK))) \(\backslash\)
  )
\end{DoxyCode}


Returns source and destination minor loop offset enable bits state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_ade9521154a1cdcfc57147033e7a23890}{DMA\_PDD\_GetMinorLoopOffsetEnabled}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aea0d4057ec42f1df034aa9189642f94b}\label{_d_m_a___p_d_d_8h_aea0d4057ec42f1df034aa9189642f94b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Peripheral\+Request\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Peripheral\+Request\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Peripheral\+Request\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Peripheral\+Request\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Peripheral\+Request\+Enabled}{DMA\_PDD\_GetPeripheralRequestEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Peripheral\+Request\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_gaf7a7b51a343f7ce8a595f528aae583be}{DMA\_DCR\_ERQ\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns peripheral requests enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_aea0d4057ec42f1df034aa9189642f94b}{DMA\_PDD\_GetPeripheralRequestEnabled}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a58e2f4e2164278b9a02079df13c1ec67}\label{_d_m_a___p_d_d_8h_a58e2f4e2164278b9a02079df13c1ec67}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Auto\+Disable\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Auto\+Disable\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Auto\+Disable\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Auto\+Disable\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Auto\+Disable\+Enabled}{DMA\_PDD\_GetRequestAutoDisableEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Auto\+Disable\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_DREQ\_MASK) \(\backslash\)
    )
\end{DoxyCode}


Returns automaticall request clearing state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a58e2f4e2164278b9a02079df13c1ec67}{DMA\_PDD\_GetRequestAutoDisableEnabled}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2eca8250ccfc5886cce06535097240e8}\label{_d_m_a___p_d_d_8h_a2eca8250ccfc5886cce06535097240e8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Enable\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Enable\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Enable\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Enable\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Enable\+Mask}{DMA\_PDD\_GetRequestEnableMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Enable\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERQ\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns mask of enabled D\+MA channels requests. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a2eca8250ccfc5886cce06535097240e8}{DMA\_PDD\_GetRequestEnableMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a281caf5717f3f96d3622c5065816fa75}\label{_d_m_a___p_d_d_8h_a281caf5717f3f96d3622c5065816fa75}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Flags\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Flags\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Flags\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Flags\+Mask}{DMA\_PDD\_GetRequestFlagsMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Flags\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_HRS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns mask of D\+MA channels requests status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+H\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a281caf5717f3f96d3622c5065816fa75}{DMA\_PDD\_GetRequestFlagsMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae4ae37e2e4f144a571d6d45fc59468f7}\label{_d_m_a___p_d_d_8h_ae4ae37e2e4f144a571d6d45fc59468f7}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Pending\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Pending\+Flag}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Pending\+Flag@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Pending\+Flag}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Pending\+Flag}{DMA\_PDD\_GetRequestPendingFlag}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Request\+Pending\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gaa208e6c9ac3914ff9670b27aa2a6bd80}{DMA\_DSR\_BCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga24c6d2ae6aa7b472b69e357ef0729902}{DMA\_DSR\_BCR\_REQ\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns channel request pending status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_ae4ae37e2e4f144a571d6d45fc59468f7}{DMA\_PDD\_GetRequestPendingFlag}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a80899b15728c6cd1772457e8238a1110}\label{_d_m_a___p_d_d_8h_a80899b15728c6cd1772457e8238a1110}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Arbitration\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Arbitration\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Arbitration\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Arbitration\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Arbitration\+Enabled}{DMA\_PDD\_GetRoundRobinArbitrationEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Arbitration\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & DMA\_CR\_ERCA\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns round robin channel arbitration state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a80899b15728c6cd1772457e8238a1110}{DMA\_PDD\_GetRoundRobinArbitrationEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0650c808f31a8300f8bd0ff4d0fccce8}\label{_d_m_a___p_d_d_8h_a0650c808f31a8300f8bd0ff4d0fccce8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Group\+Arbitration\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Group\+Arbitration\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Group\+Arbitration\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Group\+Arbitration\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Group\+Arbitration\+Enabled}{DMA\_PDD\_GetRoundRobinGroupArbitrationEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Round\+Robin\+Group\+Arbitration\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & DMA\_CR\_ERGA\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns round robin group arbitration state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a0650c808f31a8300f8bd0ff4d0fccce8}{DMA\_PDD\_GetRoundRobinGroupArbitrationEnabled}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a07f957cdf45a545b2917b20e35bd39cc}\label{_d_m_a___p_d_d_8h_a07f957cdf45a545b2917b20e35bd39cc}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Scatter\+Gather\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Scatter\+Gather\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Scatter\+Gather\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Scatter\+Gather\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Scatter\+Gather\+Enabled}{DMA\_PDD\_GetScatterGatherEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Scatter\+Gather\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_ESG\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns scatter/gather processing state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a07f957cdf45a545b2917b20e35bd39cc}{DMA\_PDD\_GetScatterGatherEnabled}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_afbae2475663039107f480d91d8912883}\label{_d_m_a___p_d_d_8h_afbae2475663039107f480d91d8912883}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address}{DMA\_PDD\_GetSourceAddress}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_SADDR\_REG(PeripheralBase,(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel source address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+A\+D\+DR\mbox{[}Channel\mbox{]}, S\+AR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_afbae2475663039107f480d91d8912883}{DMA\_PDD\_GetSourceAddress}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5b30062a4cbf7c1dbe60cfa9495a8903}\label{_d_m_a___p_d_d_8h_a5b30062a4cbf7c1dbe60cfa9495a8903}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Increment\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Increment\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Increment\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Increment\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Increment\+Enabled}{DMA\_PDD\_GetSourceAddressIncrementEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Increment\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel)) & 
      \hyperlink{group___d_m_a___register___masks_ga5fff4a843815ef45cffdc31104379644}{DMA\_DCR\_SINC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns source address incrementation enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a5b30062a4cbf7c1dbe60cfa9495a8903}{DMA\_PDD\_GetSourceAddressIncrementEnabled}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_abbb96c906084d0f67223117cbb556bf6}\label{_d_m_a___p_d_d_8h_abbb96c906084d0f67223117cbb556bf6}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Modulo@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Modulo}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Modulo@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Modulo}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Modulo}{DMA\_PDD\_GetSourceAddressModulo}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Modulo(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint16\_t)(DMA\_ATTR\_REG(PeripheralBase,(Channel)) & DMA\_ATTR\_SMOD\_MASK)) >> ( \(\backslash\)
       DMA\_ATTR\_SMOD\_SHIFT)) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel source address modulo. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 5-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_abbb96c906084d0f67223117cbb556bf6}{DMA\_PDD\_GetSourceAddressModulo}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a619edf576786b4c5934b2ad141adff5d}\label{_d_m_a___p_d_d_8h_a619edf576786b4c5934b2ad141adff5d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Offset}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Offset}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Offset}{DMA\_PDD\_GetSourceAddressOffset}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Address\+Offset(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SOFF\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel source address offset. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+O\+FF\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_d_m_a___p_d_d_8h_a619edf576786b4c5934b2ad141adff5d}{DMA\_PDD\_GetSourceAddressOffset}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2d8e0848b524c8837276d673058abe20}\label{_d_m_a___p_d_d_8h_a2d8e0848b524c8837276d673058abe20}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Data\+Transfer\+Size@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Data\+Transfer\+Size}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Data\+Transfer\+Size@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Data\+Transfer\+Size}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Data\+Transfer\+Size}{DMA\_PDD\_GetSourceDataTransferSize}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Source\+Data\+Transfer\+Size(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint16\_t)(DMA\_ATTR\_REG(PeripheralBase,(Channel)) & DMA\_ATTR\_SSIZE\_MASK)) >> ( \(\backslash\)
       DMA\_ATTR\_SSIZE\_SHIFT)) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA channel source data tranfer size. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 3-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a2d8e0848b524c8837276d673058abe20}{DMA\_PDD\_GetSourceDataTransferSize}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a42c474fd990415ac1a2013e03f93b95b}\label{_d_m_a___p_d_d_8h_a42c474fd990415ac1a2013e03f93b95b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Stall\+Time@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Stall\+Time}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Stall\+Time@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Stall\+Time}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Stall\+Time}{DMA\_PDD\_GetStallTime}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Stall\+Time(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_BWC\_MASK)) >> ( \(\backslash\)
     DMA\_CSR\_BWC\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns bandwidth control stall time value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 2-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_a42c474fd990415ac1a2013e03f93b95b}{DMA\_PDD\_GetStallTime}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ac490bd6efda89d64c22eb19e4f6f019e}\label{_d_m_a___p_d_d_8h_ac490bd6efda89d64c22eb19e4f6f019e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Byte\+Count\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Byte\+Count\+Register}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Byte\+Count\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Byte\+Count\+Register}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Byte\+Count\+Register}{DMA\_PDD\_GetStatusByteCountRegister}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Byte\+Count\+Register(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DSR\_BCR\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Deprecated. Use Read\+Status\+Byte\+Count\+Reg P\+DD macro instead. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_ac490bd6efda89d64c22eb19e4f6f019e}{DMA\_PDD\_GetStatusByteCountRegister}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a11198ce792ea106d910ba27a8a5b3755}\label{_d_m_a___p_d_d_8h_a11198ce792ea106d910ba27a8a5b3755}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Register}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Register}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Register}{DMA\_PDD\_GetStatusRegister}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Status\+Register(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DSR\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel status register provading information about last recorded channel error. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_a11198ce792ea106d910ba27a8a5b3755}{DMA\_PDD\_GetStatusRegister}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a12a61d1cb9391878c32281ed954d6dfa}\label{_d_m_a___p_d_d_8h_a12a61d1cb9391878c32281ed954d6dfa}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Complete\+Interrupt\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Complete\+Interrupt\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Complete\+Interrupt\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Complete\+Interrupt\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Complete\+Interrupt\+Enabled}{DMA\_PDD\_GetTransferCompleteInterruptEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Complete\+Interrupt\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_INTMAJOR\_MASK) \(\backslash\)
    )
\end{DoxyCode}


Returns transfer complete enable interrupt state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a12a61d1cb9391878c32281ed954d6dfa}{DMA\_PDD\_GetTransferCompleteInterruptEnabled}(<peripheral>
      \_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0ece324524ed36ffc74a6a4c5bbaf987}\label{_d_m_a___p_d_d_8h_a0ece324524ed36ffc74a6a4c5bbaf987}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Half\+Interrupt\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Half\+Interrupt\+Enabled}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Half\+Interrupt\+Enabled@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Half\+Interrupt\+Enabled}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Half\+Interrupt\+Enabled}{DMA\_PDD\_GetTransferHalfInterruptEnabled}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Get\+Transfer\+Half\+Interrupt\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(DMA\_CSR\_REG(PeripheralBase,(Channel)) & DMA\_CSR\_INTHALF\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns transfer half enable interrupt state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a0ece324524ed36ffc74a6a4c5bbaf987}{DMA\_PDD\_GetTransferHalfInterruptEnabled}(<peripheral>\_BASE\_PTR, 
      periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae5dd7a02ee6646d486890eb39a17d4da}\label{_d_m_a___p_d_d_8h_ae5dd7a02ee6646d486890eb39a17d4da}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Halt\+Operations@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Halt\+Operations}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Halt\+Operations@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Halt\+Operations}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Halt\+Operations}{DMA\_PDD\_HaltOperations}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Halt\+Operations(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) |= \(\backslash\)
     DMA\_CR\_HALT\_MASK \(\backslash\)
  )
\end{DoxyCode}


Halts D\+MA operations. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ae5dd7a02ee6646d486890eb39a17d4da}{DMA\_PDD\_HaltOperations}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a768327f913b6f998c048971294c37cd8}\label{_d_m_a___p_d_d_8h_a768327f913b6f998c048971294c37cd8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+K\+I\+N\+G\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+K\+I\+N\+G\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+K\+I\+N\+G\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+K\+I\+N\+G\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+K\+I\+N\+G\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{DMA\_PDD\_LINKING\_DISABLED}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+L\+I\+N\+K\+I\+N\+G\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0U}

Channel linking disabled. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8f56900b1e53088bb2a9d07124282508}\label{_d_m_a___p_d_d_8h_a8f56900b1e53088bb2a9d07124282508}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{DMA\_PDD\_MAJOR\_LINK\_DISABLED}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0U}

Channel major loop linking disabled \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa152155f857743b36da626364d30b890}\label{_d_m_a___p_d_d_8h_aa152155f857743b36da626364d30b890}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+E\+N\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+E\+N\+A\+B\+L\+ED}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+E\+N\+A\+B\+L\+ED}{DMA\_PDD\_MAJOR\_LINK\_ENABLED}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+A\+J\+O\+R\+\_\+\+L\+I\+N\+K\+\_\+\+E\+N\+A\+B\+L\+ED~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+M\+A\+J\+O\+R\+E\+L\+I\+N\+K\+\_\+\+M\+A\+SK}

Channel major loop linking enabled \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5a7eb0ed8f1fc6f55eaa44ed2676a552}\label{_d_m_a___p_d_d_8h_a5a7eb0ed8f1fc6f55eaa44ed2676a552}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT}{DMA\_PDD\_MINOR\_LOOP\_ENABLE\_SHIFT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+S\+H\+I\+FT~0x1\+EU}

Minor loop enable bit position value. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5cb97b172d5b72421861520c4842f95c}\label{_d_m_a___p_d_d_8h_a5cb97b172d5b72421861520c4842f95c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+S\+H\+I\+FT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+S\+H\+I\+FT}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+S\+H\+I\+FT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+S\+H\+I\+FT}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+S\+H\+I\+FT}{DMA\_PDD\_MINOR\_LOOP\_OFFSET\_SHIFT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+M\+I\+N\+O\+R\+\_\+\+L\+O\+O\+P\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+S\+H\+I\+FT~0U}

Minor loop offset bit position value. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a28a9311c141d1bae3bd95878a89026d3}\label{_d_m_a___p_d_d_8h_a28a9311c141d1bae3bd95878a89026d3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+T\+A\+LL@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+T\+A\+LL}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+T\+A\+LL@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+T\+A\+LL}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+T\+A\+LL}{DMA\_PDD\_NO\_STALL}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+N\+O\+\_\+\+S\+T\+A\+LL~0U}

No stall. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}\label{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+H\+A\+N\+N\+EL@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+H\+A\+N\+N\+EL}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+H\+A\+N\+N\+EL@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+H\+A\+N\+N\+EL}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+H\+A\+N\+N\+EL}{DMA\_PDD\_ONE\_CHANNEL}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+O\+N\+E\+\_\+\+C\+H\+A\+N\+N\+EL~0U}

Set only one D\+MA channel. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab678cd63b9f7f3a1c4352de62f61f62a}\label{_d_m_a___p_d_d_8h_ab678cd63b9f7f3a1c4352de62f61f62a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Beginning\+Major\+Loop\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Beginning\+Major\+Loop\+Count\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Beginning\+Major\+Loop\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Beginning\+Major\+Loop\+Count\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Beginning\+Major\+Loop\+Count\+Reg}{DMA\_PDD\_ReadBeginningMajorLoopCountReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Beginning\+Major\+Loop\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_BITER\_ELINKNO\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Reads D\+MA channel beginning minor loop link major loop count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel minor loop link major loop count register value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_ab678cd63b9f7f3a1c4352de62f61f62a}{DMA\_PDD\_ReadBeginningMajorLoopCountReg}(<peripheral>\_BASE\_PTR, 
      periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a511fabf59ffad7b050845a78f55a85b4}\label{_d_m_a___p_d_d_8h_a511fabf59ffad7b050845a78f55a85b4}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Priority\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Priority\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Priority\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Priority\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Priority\+Reg}{DMA\_PDD\_ReadChannelPriorityReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Priority\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{_d_m_a___p_d_d_8h_a49350406cec3d97f9d2a994bd5c2dae7}{DMA\_PDD\_DCHPRI\_REG}(PeripheralBase, Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel priority register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_d_m_a___p_d_d_8h_a511fabf59ffad7b050845a78f55a85b4}{DMA\_PDD\_ReadChannelPriorityReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a07035a3115e177338b64cb334f5516c6}\label{_d_m_a___p_d_d_8h_a07035a3115e177338b64cb334f5516c6}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Reg}{DMA\_PDD\_ReadControlReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CR\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Returns D\+MA control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a07035a3115e177338b64cb334f5516c6}{DMA\_PDD\_ReadControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8c4bfd69d430303c3356d31de34916d2}\label{_d_m_a___p_d_d_8h_a8c4bfd69d430303c3356d31de34916d2}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Status\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Status\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Status\+Reg}{DMA\_PDD\_ReadControlStatusReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Control\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CSR\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Reads D\+MA channel control status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result = \hyperlink{_d_m_a___p_d_d_8h_a8c4bfd69d430303c3356d31de34916d2}{DMA\_PDD\_ReadControlStatusReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa55e63191aee85cbf3cdebd7700a83c3}\label{_d_m_a___p_d_d_8h_aa55e63191aee85cbf3cdebd7700a83c3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Current\+Major\+Loop\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Current\+Major\+Loop\+Count\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Current\+Major\+Loop\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Current\+Major\+Loop\+Count\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Current\+Major\+Loop\+Count\+Reg}{DMA\_PDD\_ReadCurrentMajorLoopCountReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Current\+Major\+Loop\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CITER\_ELINKNO\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Reads D\+MA channel current minor loop link major loop count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel minor loop link major loop count register value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_aa55e63191aee85cbf3cdebd7700a83c3}{DMA\_PDD\_ReadCurrentMajorLoopCountReg}(<peripheral>\_BASE\_PTR, periphID, 1
      );
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a63b4ae1f972af03b92e3c62699a7143f}\label{_d_m_a___p_d_d_8h_a63b4ae1f972af03b92e3c62699a7143f}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Offset\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Offset\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Offset\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Offset\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Offset\+Reg}{DMA\_PDD\_ReadDestinationAddressOffsetReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Offset\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DOFF\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA T\+CD destination address offset register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+O\+FF\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a63b4ae1f972af03b92e3c62699a7143f}{DMA\_PDD\_ReadDestinationAddressOffsetReg}(<peripheral>\_BASE\_PTR, 
      periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae3e3be5097ef4930fec0a802028a9b90}\label{_d_m_a___p_d_d_8h_ae3e3be5097ef4930fec0a802028a9b90}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Reg}{DMA\_PDD\_ReadDestinationAddressReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Destination\+Address\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DADDR\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA T\+CD destination address register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+A\+D\+DR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_ae3e3be5097ef4930fec0a802028a9b90}{DMA\_PDD\_ReadDestinationAddressReg}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4450ad01a32b99b43b44a0f4e8e2793d}\label{_d_m_a___p_d_d_8h_a4450ad01a32b99b43b44a0f4e8e2793d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Async\+Request\+In\+Stop\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Async\+Request\+In\+Stop\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Async\+Request\+In\+Stop\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Async\+Request\+In\+Stop\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Async\+Request\+In\+Stop\+Reg}{DMA\_PDD\_ReadEnableAsyncRequestInStopReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Async\+Request\+In\+Stop\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EARS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA enable asynchronous request in S\+T\+OP register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+A\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a4450ad01a32b99b43b44a0f4e8e2793d}{DMA\_PDD\_ReadEnableAsyncRequestInStopReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7ea92759812539c35dbf9195d84ee0d4}\label{_d_m_a___p_d_d_8h_a7ea92759812539c35dbf9195d84ee0d4}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Error\+Interrupt\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Error\+Interrupt\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Error\+Interrupt\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Error\+Interrupt\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Error\+Interrupt\+Reg}{DMA\_PDD\_ReadEnableErrorInterruptReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Error\+Interrupt\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EEI\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA enable error interrupt register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a7ea92759812539c35dbf9195d84ee0d4}{DMA\_PDD\_ReadEnableErrorInterruptReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a11a5350e909f5a4bd0d6b4a025c408ed}\label{_d_m_a___p_d_d_8h_a11a5350e909f5a4bd0d6b4a025c408ed}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Request\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Request\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Request\+Reg}{DMA\_PDD\_ReadEnableRequestReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Enable\+Request\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERQ\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA enable request register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a11a5350e909f5a4bd0d6b4a025c408ed}{DMA\_PDD\_ReadEnableRequestReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a9e1cdff0b3e60a5b5354f41d1938d14a}\label{_d_m_a___p_d_d_8h_a9e1cdff0b3e60a5b5354f41d1938d14a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Reg}{DMA\_PDD\_ReadErrorReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA error register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a9e1cdff0b3e60a5b5354f41d1938d14a}{DMA\_PDD\_ReadErrorReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a934c42ec3845235f57e1f4a48c76aab0}\label{_d_m_a___p_d_d_8h_a934c42ec3845235f57e1f4a48c76aab0}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Status\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Status\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Status\+Reg}{DMA\_PDD\_ReadErrorStatusReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Error\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ES\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel error status register provading information about last recorded channel error. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+ES. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a934c42ec3845235f57e1f4a48c76aab0}{DMA\_PDD\_ReadErrorStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad3be873864b34681ab4d71bccaef2a64}\label{_d_m_a___p_d_d_8h_ad3be873864b34681ab4d71bccaef2a64}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Hw\+Request\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Hw\+Request\+Status\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Hw\+Request\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Hw\+Request\+Status\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Hw\+Request\+Status\+Reg}{DMA\_PDD\_ReadHwRequestStatusReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Hw\+Request\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_HRS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA hardware request status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+H\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_ad3be873864b34681ab4d71bccaef2a64}{DMA\_PDD\_ReadHwRequestStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a9906e0eff0e6beae706bf7f7b47b3e5e}\label{_d_m_a___p_d_d_8h_a9906e0eff0e6beae706bf7f7b47b3e5e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Request\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Request\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Request\+Reg}{DMA\_PDD\_ReadInterruptRequestReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Interrupt\+Request\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_INT\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA interrupt request register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+I\+NT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a9906e0eff0e6beae706bf7f7b47b3e5e}{DMA\_PDD\_ReadInterruptRequestReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a423cd73989d2e01c35783002bf218b94}\label{_d_m_a___p_d_d_8h_a423cd73989d2e01c35783002bf218b94}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Destination\+Address\+Adjustment\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Destination\+Address\+Adjustment\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Destination\+Address\+Adjustment\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Destination\+Address\+Adjustment\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Destination\+Address\+Adjustment\+Reg}{DMA\_PDD\_ReadLastDestinationAddressAdjustmentReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Destination\+Address\+Adjustment\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DLAST\_SGA\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Reads D\+MA T\+CD last destination address adjustment register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+L\+A\+S\+T\+\_\+\+S\+GA\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a423cd73989d2e01c35783002bf218b94}{DMA\_PDD\_ReadLastDestinationAddressAdjustmentReg}(<peripheral>
      \_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8ac0092a15fce75fe0b29a074dc9389d}\label{_d_m_a___p_d_d_8h_a8ac0092a15fce75fe0b29a074dc9389d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Source\+Address\+Adjustment\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Source\+Address\+Adjustment\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Source\+Address\+Adjustment\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Source\+Address\+Adjustment\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Source\+Address\+Adjustment\+Reg}{DMA\_PDD\_ReadLastSourceAddressAdjustmentReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Last\+Source\+Address\+Adjustment\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SLAST\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Reads D\+MA T\+CD last source address adjustment register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+L\+A\+ST\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a8ac0092a15fce75fe0b29a074dc9389d}{DMA\_PDD\_ReadLastSourceAddressAdjustmentReg}(<peripheral>\_BASE\_PTR,
       periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a22ba19276bb92eb60040594d85884b4e}\label{_d_m_a___p_d_d_8h_a22ba19276bb92eb60040594d85884b4e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Minor\+Loop\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Minor\+Loop\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Minor\+Loop\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Minor\+Loop\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Minor\+Loop\+Reg}{DMA\_PDD\_ReadMinorLoopReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Minor\+Loop\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLNO\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel minor loop register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a22ba19276bb92eb60040594d85884b4e}{DMA\_PDD\_ReadMinorLoopReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a6e6bfbb29a60602222a5d708eac2a402}\label{_d_m_a___p_d_d_8h_a6e6bfbb29a60602222a5d708eac2a402}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Offset\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Offset\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Offset\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Offset\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Offset\+Reg}{DMA\_PDD\_ReadSourceAddressOffsetReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Offset\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SOFF\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA T\+CD source address offset register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+O\+FF\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a6e6bfbb29a60602222a5d708eac2a402}{DMA\_PDD\_ReadSourceAddressOffsetReg}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_abfc845246da41f29361539ffa646618e}\label{_d_m_a___p_d_d_8h_abfc845246da41f29361539ffa646618e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Reg}{DMA\_PDD\_ReadSourceAddressReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Source\+Address\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SADDR\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA T\+CD source address register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+A\+D\+DR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_abfc845246da41f29361539ffa646618e}{DMA\_PDD\_ReadSourceAddressReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a901e9061574a58a368b32d080ba20884}\label{_d_m_a___p_d_d_8h_a901e9061574a58a368b32d080ba20884}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Byte\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Byte\+Count\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Byte\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Byte\+Count\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Byte\+Count\+Reg}{DMA\_PDD\_ReadStatusByteCountReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Byte\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DSR\_BCR\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel status and byte count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_d_m_a___p_d_d_8h_a901e9061574a58a368b32d080ba20884}{DMA\_PDD\_ReadStatusByteCountReg}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2c105677628c4ddd007d5a8360b4c1e9}\label{_d_m_a___p_d_d_8h_a2c105677628c4ddd007d5a8360b4c1e9}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Attributes\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Attributes\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Attributes\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Attributes\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Attributes\+Reg}{DMA\_PDD\_ReadTransferAttributesReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Read\+Transfer\+Attributes\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ATTR\_REG(PeripheralBase,(Channel)) \(\backslash\)
  )
\end{DoxyCode}


Returns D\+MA channel transfer attributes register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_d_m_a___p_d_d_8h_a2c105677628c4ddd007d5a8360b4c1e9}{DMA\_PDD\_ReadTransferAttributesReg}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_afdd0ab0c3a7ddd2ba47190ba60ebde8e}\label{_d_m_a___p_d_d_8h_afdd0ab0c3a7ddd2ba47190ba60ebde8e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Resume\+Operations@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Resume\+Operations}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Resume\+Operations@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Resume\+Operations}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Resume\+Operations}{DMA\_PDD\_ResumeOperations}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Resume\+Operations(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)DMA\_CR\_HALT\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Resumes halted D\+MA operations. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_afdd0ab0c3a7ddd2ba47190ba60ebde8e}{DMA\_PDD\_ResumeOperations}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4746f86d74a3bcfa5e9b5c779a78d192}\label{_d_m_a___p_d_d_8h_a4746f86d74a3bcfa5e9b5c779a78d192}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{DMA\_PDD\_SCATTER\_GATHER\_DISABLED}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0U}

Channel scatter/gather disabled \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a09918dcb94fef950d998e1b405c81666}\label{_d_m_a___p_d_d_8h_a09918dcb94fef950d998e1b405c81666}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+E\+N\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+E\+N\+A\+B\+L\+ED}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+E\+N\+A\+B\+L\+ED@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+E\+N\+A\+B\+L\+ED}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+E\+N\+A\+B\+L\+ED}{DMA\_PDD\_SCATTER\_GATHER\_ENABLED}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+C\+A\+T\+T\+E\+R\+\_\+\+G\+A\+T\+H\+E\+R\+\_\+\+E\+N\+A\+B\+L\+ED~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+E\+S\+G\+\_\+\+M\+A\+SK}

Channel scatter/gather enabled \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad395f2b4bfe76f282858e2369ab685db}\label{_d_m_a___p_d_d_8h_ad395f2b4bfe76f282858e2369ab685db}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Async\+Request\+In\+Stop\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Async\+Request\+In\+Stop\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Async\+Request\+In\+Stop\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Async\+Request\+In\+Stop\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Async\+Request\+In\+Stop\+Mask}{DMA\_PDD\_SetAsyncRequestInStopMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Async\+Request\+In\+Stop\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EARS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Sets mask of D\+MA channels enabled for asynchronous requests. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA requests to be enabled. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+A\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ad395f2b4bfe76f282858e2369ab685db}{DMA\_PDD\_SetAsyncRequestInStopMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2c33dc1b0656559c21245e4b53b9eb44}\label{_d_m_a___p_d_d_8h_a2c33dc1b0656559c21245e4b53b9eb44}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count15}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count15}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count15}{DMA\_PDD\_SetBeginningMajorLoopCount15}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count15(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_BITER\_ELINKNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(( \(\backslash\)
      (uint16\_t)(( \(\backslash\)
       DMA\_BITER\_ELINKNO\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint16\_t)(~(uint16\_t)DMA\_BITER\_ELINKNO\_BITER\_MASK)))) | ( \(\backslash\)
      (uint16\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel major beginning loop count when channel linking is disabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & 15-\/bit D\+MA channel major loop count. This parameter is a 15-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a2c33dc1b0656559c21245e4b53b9eb44}{DMA\_PDD\_SetBeginningMajorLoopCount15}(<peripheral>\_BASE\_PTR, periphID,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0e0ecaf5d7943fefff1c5b3ae807e2fc}\label{_d_m_a___p_d_d_8h_a0e0ecaf5d7943fefff1c5b3ae807e2fc}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count9}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count9}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count9}{DMA\_PDD\_SetBeginningMajorLoopCount9}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Major\+Loop\+Count9(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_BITER\_ELINKYES\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_BITER\_ELINKYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_BITER\_ELINKYES\_BITER\_MASK)))) | ( \(\backslash\)
        (uint16\_t)(Value))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel beginning major loop count when channel linking is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & 9-\/bit D\+MA channel major loop count. This parameter is a 9-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a0e0ecaf5d7943fefff1c5b3ae807e2fc}{DMA\_PDD\_SetBeginningMajorLoopCount9}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3343f74f9f001d40b789c74a0fea3cbe}\label{_d_m_a___p_d_d_8h_a3343f74f9f001d40b789c74a0fea3cbe}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Minor\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Minor\+Link\+Channel}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Minor\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Minor\+Link\+Channel}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Minor\+Link\+Channel}{DMA\_PDD\_SetBeginningMinorLinkChannel}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Beginning\+Minor\+Link\+Channel(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_BITER\_ELINKYES\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_BITER\_ELINKYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_BITER\_ELINKYES\_LINKCH\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(Value) << DMA\_BITER\_ELINKYES\_LINKCH\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel beginning link number when channel linking is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a3343f74f9f001d40b789c74a0fea3cbe}{DMA\_PDD\_SetBeginningMinorLinkChannel}(<peripheral>\_BASE\_PTR, periphID,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0e45457aaa88730297f40dc83fab7e1a}\label{_d_m_a___p_d_d_8h_a0e45457aaa88730297f40dc83fab7e1a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count}{DMA\_PDD\_SetByteCount}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DSR\_BCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___d_m_a___register___accessor___macros_gaa208e6c9ac3914ff9670b27aa2a6bd80}{DMA\_DSR\_BCR\_REG}(PeripheralBase,(Channel))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_ga51f1a407dbca889f0b21bb1eeaa1c5d0}{DMA\_DSR\_BCR\_BCR\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_gaaa733d9c65fb074a9e836b8abaa8173f}{DMA\_DSR\_BCR\_DONE\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel byte transfer count. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Value} & 24-\/bit D\+MA channel byte count. This parameter is a 24-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a0e45457aaa88730297f40dc83fab7e1a}{DMA\_PDD\_SetByteCount}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1b7d80c89d9096456708f23bd227a3d0}\label{_d_m_a___p_d_d_8h_a1b7d80c89d9096456708f23bd227a3d0}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count10}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count10@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count10}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count10}{DMA\_PDD\_SetByteCount10}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count10(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)DMA\_NBYTES\_MLOFFYES\_NBYTES\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel minor byte transfer count. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & 10-\/bit D\+MA channel byte count. This parameter is a 10-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a1b7d80c89d9096456708f23bd227a3d0}{DMA\_PDD\_SetByteCount10}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1de43092c8c73d674caaa683a810a426}\label{_d_m_a___p_d_d_8h_a1de43092c8c73d674caaa683a810a426}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count30@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count30}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count30@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count30}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count30}{DMA\_PDD\_SetByteCount30}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count30(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLOFFNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       DMA\_NBYTES\_MLOFFNO\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)DMA\_NBYTES\_MLOFFNO\_NBYTES\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel minor byte transfer count. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & 30-\/bit D\+MA channel byte count. This parameter is a 30-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a1de43092c8c73d674caaa683a810a426}{DMA\_PDD\_SetByteCount30}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7eb7dd41def8f86e31b46a1d8605a05a}\label{_d_m_a___p_d_d_8h_a7eb7dd41def8f86e31b46a1d8605a05a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count32@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count32}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count32@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count32}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count32}{DMA\_PDD\_SetByteCount32}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Byte\+Count32(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel minor byte transfer count. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & 32-\/bit D\+MA channel byte count. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a7eb7dd41def8f86e31b46a1d8605a05a}{DMA\_PDD\_SetByteCount32}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8e0ac720d74cce0b3821803378457d4d}\label{_d_m_a___p_d_d_8h_a8e0ac720d74cce0b3821803378457d4d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group0\+Priority@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group0\+Priority}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group0\+Priority@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group0\+Priority}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group0\+Priority}{DMA\_PDD\_SetChannelGroup0Priority}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group0\+Priority(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Priority }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)DMA\_CR\_GRP0PRI\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Priority) << DMA\_CR\_GRP0PRI\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets group 0 priority level. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Priority} & Parameter specifying group priority 1 level when fixed priority group arbitration is enabled. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a8e0ac720d74cce0b3821803378457d4d}{DMA\_PDD\_SetChannelGroup0Priority}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a1ae9a907becc559966ee57e58d08d891}\label{_d_m_a___p_d_d_8h_a1ae9a907becc559966ee57e58d08d891}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group1\+Priority@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group1\+Priority}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group1\+Priority@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group1\+Priority}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group1\+Priority}{DMA\_PDD\_SetChannelGroup1Priority}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Group1\+Priority(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Priority }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(DMA\_CR\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)DMA\_CR\_GRP1PRI\_MASK))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Priority) << DMA\_CR\_GRP1PRI\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets group 1 priority level. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Priority} & Parameter specifying group priority 1 level when fixed priority group arbitration is enabled. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a1ae9a907becc559966ee57e58d08d891}{DMA\_PDD\_SetChannelGroup1Priority}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a292d119be65504beffddfb13badf3bba}\label{_d_m_a___p_d_d_8h_a292d119be65504beffddfb13badf3bba}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Linking\+Mode@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Linking\+Mode}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Linking\+Mode@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Linking\+Mode}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Linking\+Mode}{DMA\_PDD\_SetChannelLinkingMode}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Linking\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_ga87b016be181c05a161edb3cf1659c85e}{DMA\_DCR\_LINKCC\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel linking mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Mode} & D\+MA channel linking mode. This parameter is of \char`\"{}\+D\+M\+A data transfer
       size.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a292d119be65504beffddfb13badf3bba}{DMA\_PDD\_SetChannelLinkingMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0},
\hyperlink{_d_m_a___p_d_d_8h_a768327f913b6f998c048971294c37cd8}{DMA\_PDD\_LINKING\_DISABLED});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_afdda256d8f3d0791064d7f38ffe6c231}\label{_d_m_a___p_d_d_8h_afdda256d8f3d0791064d7f38ffe6c231}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Priority@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Priority}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Priority@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Priority}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Priority}{DMA\_PDD\_SetChannelPriority}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Channel\+Priority(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Enable\+Preemption,  }\item[{}]{Enable\+Preempt\+Ability,  }\item[{}]{Priority }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{_d_m_a___p_d_d_8h_a49350406cec3d97f9d2a994bd5c2dae7}{DMA\_PDD\_DCHPRI\_REG}(PeripheralBase, Channel) = ( \(\backslash\)
      (EnablePreemptAbility) ? ( \(\backslash\)
        (uint8\_t)((uint8\_t)(EnablePreemption) << DMA\_DCHPRI3\_ECP\_SHIFT) | \(\backslash\)
        (uint8\_t)((((uint8\_t)(Priority) & DMA\_DCHPRI3\_CHPRI\_MASK) << DMA\_DCHPRI3\_CHPRI\_SHIFT)) \(\backslash\)
      ) : ( \(\backslash\)
        (uint8\_t)((uint8\_t)(EnablePreemption) << DMA\_DCHPRI3\_ECP\_SHIFT) | \(\backslash\)
        (uint8\_t)((((uint8\_t)(Priority) & DMA\_DCHPRI3\_CHPRI\_MASK) << DMA\_DCHPRI3\_CHPRI\_SHIFT)) | \(\backslash\)
        (DMA\_DCHPRI3\_DPA\_MASK)  \(\backslash\)
      ) \(\backslash\)
    )) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel priority register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel index. This parameter is of index type. \\
\hline
{\em Enable\+Preemption} & Parameter specifying if D\+MA channel can be temporarily suspended by the service request of a higher priority channel. This parameter is a 8-\/bit value. \\
\hline
{\em Enable\+Preempt\+Ability} & Parameter specifying if D\+MA channel can suspend a lower priority channel. This parameter is a 8-\/bit value. \\
\hline
{\em Priority} & Data word value. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_afdda256d8f3d0791064d7f38ffe6c231}{DMA\_PDD\_SetChannelPriority}(<peripheral>\_BASE\_PTR, periphID, 1, 1, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad7cee5e9a89b97c35a8506675b9eb2fc}\label{_d_m_a___p_d_d_8h_ad7cee5e9a89b97c35a8506675b9eb2fc}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count15}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count15@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count15}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count15}{DMA\_PDD\_SetCurrentMajorLoopCount15}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count15(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CITER\_ELINKNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(( \(\backslash\)
      (uint16\_t)(( \(\backslash\)
       DMA\_CITER\_ELINKNO\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint16\_t)(~(uint16\_t)DMA\_CITER\_ELINKNO\_CITER\_MASK)))) | ( \(\backslash\)
      (uint16\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel current major loop count when channel linking is disabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & 15-\/bit D\+MA channel major loop count. This parameter is a 15-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ad7cee5e9a89b97c35a8506675b9eb2fc}{DMA\_PDD\_SetCurrentMajorLoopCount15}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad471db6d0537c5e7e6400f89199ee258}\label{_d_m_a___p_d_d_8h_ad471db6d0537c5e7e6400f89199ee258}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count9}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count9@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count9}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count9}{DMA\_PDD\_SetCurrentMajorLoopCount9}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Major\+Loop\+Count9(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CITER\_ELINKYES\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CITER\_ELINKYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CITER\_ELINKYES\_CITER\_MASK)))) | ( \(\backslash\)
        (uint16\_t)(Value))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel current major loop count when channel linking is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & 9-\/bit D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel major loop count. This parameter is a 9-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ad471db6d0537c5e7e6400f89199ee258}{DMA\_PDD\_SetCurrentMajorLoopCount9}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad7ff05329d9f2d8ec5fa1955ced7dec9}\label{_d_m_a___p_d_d_8h_ad7ff05329d9f2d8ec5fa1955ced7dec9}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Minor\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Minor\+Link\+Channel}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Minor\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Minor\+Link\+Channel}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Minor\+Link\+Channel}{DMA\_PDD\_SetCurrentMinorLinkChannel}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Current\+Minor\+Link\+Channel(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CITER\_ELINKYES\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CITER\_ELINKYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CITER\_ELINKYES\_LINKCH\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(Value) << DMA\_CITER\_ELINKYES\_LINKCH\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel current link number when channel linking is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ad7ff05329d9f2d8ec5fa1955ced7dec9}{DMA\_PDD\_SetCurrentMinorLinkChannel}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ac3ed228b4b0c6c374ee820ddb6065258}\label{_d_m_a___p_d_d_8h_ac3ed228b4b0c6c374ee820ddb6065258}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address}{DMA\_PDD\_SetDestinationAddress}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_DADDR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint32\_t)(Address) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel destination address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Address} & D\+MA channel destination address. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+A\+D\+DR\mbox{[}Channel\mbox{]}, D\+AR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ac3ed228b4b0c6c374ee820ddb6065258}{DMA\_PDD\_SetDestinationAddress}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aba57b511de8099344c57960ce2095cc2}\label{_d_m_a___p_d_d_8h_aba57b511de8099344c57960ce2095cc2}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Modulo@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Modulo}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Modulo@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Modulo}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Modulo}{DMA\_PDD\_SetDestinationAddressModulo}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Modulo(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Modulo }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_ATTR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_ATTR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_ATTR\_DMOD\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(Modulo) << DMA\_ATTR\_DMOD\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel destination address modulo. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Modulo} & D\+MA channel destination address modulo. This parameter is a 5-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aba57b511de8099344c57960ce2095cc2}{DMA\_PDD\_SetDestinationAddressModulo}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab8930147b9b7882693d7008f49d5a314}\label{_d_m_a___p_d_d_8h_ab8930147b9b7882693d7008f49d5a314}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Offset}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Offset}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Offset}{DMA\_PDD\_SetDestinationAddressOffset}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Address\+Offset(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Offset }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DOFF\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(Offset) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel destination address offset. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Offset} & D\+MA channel destination address offset. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+O\+FF\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ab8930147b9b7882693d7008f49d5a314}{DMA\_PDD\_SetDestinationAddressOffset}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a55735422619882be173db681b7282e89}\label{_d_m_a___p_d_d_8h_a55735422619882be173db681b7282e89}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Data\+Transfer\+Size@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Data\+Transfer\+Size}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Data\+Transfer\+Size@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Data\+Transfer\+Size}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Data\+Transfer\+Size}{DMA\_PDD\_SetDestinationDataTransferSize}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Destination\+Data\+Transfer\+Size(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Size }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_ATTR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_ATTR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_ATTR\_DSIZE\_MASK)))) | ( \(\backslash\)
        (uint16\_t)(Size))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel destination data tranfer size. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Size} & D\+MA channel destination data tranfer block size. This parameter is of \char`\"{}\+D\+M\+A data transfer block size.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a55735422619882be173db681b7282e89}{DMA\_PDD\_SetDestinationDataTransferSize}(<peripheral>\_BASE\_PTR, 
      periphID,
\hyperlink{_d_m_a___p_d_d_8h_a8a1187c312d696b2e3911858c7212813}{DMA\_PDD\_8\_BIT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aeabc9b3d964827954c420ecaa4aebf04}\label{_d_m_a___p_d_d_8h_aeabc9b3d964827954c420ecaa4aebf04}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable}{DMA\_PDD\_SetErrorInterruptEnable}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{All\+Channels,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_SEEI\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)((uint8\_t)(AllChannels) | (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel error interrupt. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all interrupts are enabled regardless of Channel parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em All\+Channels} & Enable all D\+MA error interrupts. This parameter is of "Set all or only one D\+MA channel. Used in Set/\+Clear macros to distinct between setting/clearing attribute of one specified channel or of all channels." type. \\
\hline
{\em Channel} & D\+MA error interrupt channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+S\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aeabc9b3d964827954c420ecaa4aebf04}{DMA\_PDD\_SetErrorInterruptEnable}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{DMA\_PDD\_ONE\_CHANNEL}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_abec7ad2788322b018d7536e8bf195b62}\label{_d_m_a___p_d_d_8h_abec7ad2788322b018d7536e8bf195b62}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable\+Mask}{DMA\_PDD\_SetErrorInterruptEnableMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Error\+Interrupt\+Enable\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EEI\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channels error interrupts. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA error interrupts to be enabled. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_abec7ad2788322b018d7536e8bf195b62}{DMA\_PDD\_SetErrorInterruptEnableMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a26f87f677d8b11afd862c56ca5317757}\label{_d_m_a___p_d_d_8h_a26f87f677d8b11afd862c56ca5317757}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather}{DMA\_PDD\_SetLastDestinationAddressAdjustment\_ScatterGather}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Destination\+Address\+Adjustment\+\_\+\+Scatter\+Gather(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DLAST\_SGA\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel last destination address adjustment or address for next T\+CD to be loaded into this channel. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel last destination address adjustment or T\+CD address. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+L\+A\+S\+T\+\_\+\+S\+GA\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a26f87f677d8b11afd862c56ca5317757}{DMA\_PDD\_SetLastDestinationAddressAdjustment\_ScatterGather}
      (<peripheral>\_BASE\_PTR,
periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2c3163db763512282ece390c8cf37a66}\label{_d_m_a___p_d_d_8h_a2c3163db763512282ece390c8cf37a66}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Source\+Address\+Adjustment@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Source\+Address\+Adjustment}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Source\+Address\+Adjustment@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Source\+Address\+Adjustment}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Source\+Address\+Adjustment}{DMA\_PDD\_SetLastSourceAddressAdjustment}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Last\+Source\+Address\+Adjustment(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SLAST\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel last source address adjustment. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel last source address adjustment. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+L\+A\+ST\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a2c3163db763512282ece390c8cf37a66}{DMA\_PDD\_SetLastSourceAddressAdjustment}(<peripheral>\_BASE\_PTR, 
      periphID,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a6bcd3178063679b281216c8e32101a07}\label{_d_m_a___p_d_d_8h_a6bcd3178063679b281216c8e32101a07}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel1}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel1@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel1}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel1}{DMA\_PDD\_SetLinkChannel1}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_ga8d1ad8ec1d2dbb188583222b1a4d0442}{DMA\_DCR\_LCH1\_MASK})))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Value) << \hyperlink{group___d_m_a___register___masks_ga7794ccc91b5f4ebe6e45a26f6dacb13b}{DMA\_DCR\_LCH1\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel link 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Value} & Linked D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a6bcd3178063679b281216c8e32101a07}{DMA\_PDD\_SetLinkChannel1}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8dc4c8d5b27bb056e2a23990d7a3625c}\label{_d_m_a___p_d_d_8h_a8dc4c8d5b27bb056e2a23990d7a3625c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel2}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel2@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel2}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel2}{DMA\_PDD\_SetLinkChannel2}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Link\+Channel2(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___d_m_a___register___accessor___macros_gae8a6edbedff5e645a72bea01af62b38b}{DMA\_DCR\_REG}(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___d_m_a___register___masks_ga1e5f344c33c6cb40d3c1e0761a18569f}{DMA\_DCR\_LCH2\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Value))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel link 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Value} & Linked D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is a 2-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a8dc4c8d5b27bb056e2a23990d7a3625c}{DMA\_PDD\_SetLinkChannel2}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a78417bb1db5c681391c6a197a80527d5}\label{_d_m_a___p_d_d_8h_a78417bb1db5c681391c6a197a80527d5}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Major\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Major\+Link\+Channel}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Major\+Link\+Channel@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Major\+Link\+Channel}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Major\+Link\+Channel}{DMA\_PDD\_SetMajorLinkChannel}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Major\+Link\+Channel(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CSR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CSR\_MAJORLINKCH\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(Value) << DMA\_CSR\_MAJORLINKCH\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel major link number. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a78417bb1db5c681391c6a197a80527d5}{DMA\_PDD\_SetMajorLinkChannel}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_af881f3f367f5c4e0a45f3f88a969f0ed}\label{_d_m_a___p_d_d_8h_af881f3f367f5c4e0a45f3f88a969f0ed}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Minor\+Loop\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Minor\+Loop\+Offset}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Minor\+Loop\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Minor\+Loop\+Offset}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Minor\+Loop\+Offset}{DMA\_PDD\_SetMinorLoopOffset}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Minor\+Loop\+Offset(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Address\+Offset }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       DMA\_NBYTES\_MLOFFYES\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)DMA\_NBYTES\_MLOFFYES\_MLOFF\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(AddressOffset) << DMA\_NBYTES\_MLOFFYES\_MLOFF\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel minor loop offset. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Address\+Offset} & Address offset added to source and/or destination address. This parameter is a 20-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+O\+F\+F\+Y\+ES\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_af881f3f367f5c4e0a45f3f88a969f0ed}{DMA\_PDD\_SetMinorLoopOffset}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a29e12e08dc44058b2b12d0ca0b721fca}\label{_d_m_a___p_d_d_8h_a29e12e08dc44058b2b12d0ca0b721fca}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable}{DMA\_PDD\_SetRequestEnable}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{All\+Channels,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_SERQ\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)((uint8\_t)(AllChannels) | (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel request. If All\+Channels = \textquotesingle{}1\textquotesingle{} then all requests are enabled regardless of Channel parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em All\+Channels} & Enable all D\+MA channel requests. This parameter is of "Set all or only one D\+MA channel. Used in Set/\+Clear macros to distinct between setting/clearing attribute of one specified channel or of all channels." type. \\
\hline
{\em Channel} & D\+MA channel request number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+S\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a29e12e08dc44058b2b12d0ca0b721fca}{DMA\_PDD\_SetRequestEnable}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{DMA\_PDD\_ONE\_CHANNEL}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aeceacaccb4860bf9f57bc85a00238f51}\label{_d_m_a___p_d_d_8h_aeceacaccb4860bf9f57bc85a00238f51}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable\+Mask}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable\+Mask@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable\+Mask}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable\+Mask}{DMA\_PDD\_SetRequestEnableMask}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Request\+Enable\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERQ\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Mask) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channels requests. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Mask of D\+MA requests to be enabled. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aeceacaccb4860bf9f57bc85a00238f51}{DMA\_PDD\_SetRequestEnableMask}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_af5356122a995ffd51e2cd3caefef918f}\label{_d_m_a___p_d_d_8h_af5356122a995ffd51e2cd3caefef918f}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address}{DMA\_PDD\_SetSourceAddress}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Address }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_SADDR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint32\_t)(Address) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel source address. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Address} & D\+MA channel source address. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+A\+D\+DR\mbox{[}Channel\mbox{]}, S\+AR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_af5356122a995ffd51e2cd3caefef918f}{DMA\_PDD\_SetSourceAddress}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8be196846e3bcdeb597631d90be85aea}\label{_d_m_a___p_d_d_8h_a8be196846e3bcdeb597631d90be85aea}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Modulo@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Modulo}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Modulo@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Modulo}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Modulo}{DMA\_PDD\_SetSourceAddressModulo}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Modulo(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Modulo }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_ATTR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_ATTR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_ATTR\_SMOD\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(Modulo) << DMA\_ATTR\_SMOD\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel source address modulo. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Modulo} & D\+MA channel source address modulo. This parameter is a 5-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a8be196846e3bcdeb597631d90be85aea}{DMA\_PDD\_SetSourceAddressModulo}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ac65d0774c6da2402227586bc585eac96}\label{_d_m_a___p_d_d_8h_ac65d0774c6da2402227586bc585eac96}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Offset}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Offset@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Offset}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Offset}{DMA\_PDD\_SetSourceAddressOffset}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Address\+Offset(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Offset }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SOFF\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(Offset) \(\backslash\)
  )
\end{DoxyCode}


Sets D\+MA channel source address offset. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Offset} & D\+MA channel source address offset. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+O\+FF\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ac65d0774c6da2402227586bc585eac96}{DMA\_PDD\_SetSourceAddressOffset}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a77fea6de9c7c217d98a4b38cbe29781c}\label{_d_m_a___p_d_d_8h_a77fea6de9c7c217d98a4b38cbe29781c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Data\+Transfer\+Size@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Data\+Transfer\+Size}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Data\+Transfer\+Size@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Data\+Transfer\+Size}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Data\+Transfer\+Size}{DMA\_PDD\_SetSourceDataTransferSize}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Source\+Data\+Transfer\+Size(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Size }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_ATTR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_ATTR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_ATTR\_SSIZE\_MASK)))) | ( \(\backslash\)
        (uint16\_t)((uint16\_t)(Size) << DMA\_ATTR\_SSIZE\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets D\+MA channel source data tranfer size. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Size} & D\+MA channel source data tranfer block size. This parameter is of \char`\"{}\+D\+M\+A data transfer block size.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a77fea6de9c7c217d98a4b38cbe29781c}{DMA\_PDD\_SetSourceDataTransferSize}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_d_m_a___p_d_d_8h_a8a1187c312d696b2e3911858c7212813}{DMA\_PDD\_8\_BIT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae78e46d88d25becd6fe6023dfa07e5c6}\label{_d_m_a___p_d_d_8h_ae78e46d88d25becd6fe6023dfa07e5c6}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Stall\+Time@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Stall\+Time}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Stall\+Time@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Stall\+Time}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Stall\+Time}{DMA\_PDD\_SetStallTime}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Set\+Stall\+Time(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Stall\+Time }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
       (uint16\_t)(( \(\backslash\)
        (uint16\_t)(( \(\backslash\)
         DMA\_CSR\_REG(PeripheralBase,(Channel))) & ( \(\backslash\)
         (uint16\_t)(~(uint16\_t)DMA\_CSR\_BWC\_MASK)))) | ( \(\backslash\)
        (uint16\_t)(StallTime))) \(\backslash\)
    )
\end{DoxyCode}


Bandwidth control -\/ forces D\+MA to stall after each r/w operation for selected period of time. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Stall\+Time} & Selects one of stall time values. This parameter is of \char`\"{}\+D\+M\+A
       stall time value.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ae78e46d88d25becd6fe6023dfa07e5c6}{DMA\_PDD\_SetStallTime}(<peripheral>\_BASE\_PTR, periphID, 
      \hyperlink{_d_m_a___p_d_d_8h_a28a9311c141d1bae3bd95878a89026d3}{DMA\_PDD\_NO\_STALL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae3b13f995550dbc4474a2e70ee6c66a7}\label{_d_m_a___p_d_d_8h_ae3b13f995550dbc4474a2e70ee6c66a7}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+4\+\_\+\+C\+Y\+C\+L\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+4\+\_\+\+C\+Y\+C\+L\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+4\+\_\+\+C\+Y\+C\+L\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+4\+\_\+\+C\+Y\+C\+L\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+4\+\_\+\+C\+Y\+C\+L\+ES}{DMA\_PDD\_STALL\_4\_CYCLES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+4\+\_\+\+C\+Y\+C\+L\+ES~0x8000U}

Stall 4 cycles. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a25c127cb092b98a64a5aca65a5ee37ea}\label{_d_m_a___p_d_d_8h_a25c127cb092b98a64a5aca65a5ee37ea}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+8\+\_\+\+C\+Y\+C\+L\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+8\+\_\+\+C\+Y\+C\+L\+ES}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+8\+\_\+\+C\+Y\+C\+L\+ES@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+8\+\_\+\+C\+Y\+C\+L\+ES}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+8\+\_\+\+C\+Y\+C\+L\+ES}{DMA\_PDD\_STALL\_8\_CYCLES}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+S\+T\+A\+L\+L\+\_\+8\+\_\+\+C\+Y\+C\+L\+ES~0x\+C000U}

Stall 8 cycles. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa7ac1df5993c21ef5967425cfebabcf9}\label{_d_m_a___p_d_d_8h_aa7ac1df5993c21ef5967425cfebabcf9}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Start\+Transfer@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Start\+Transfer}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Start\+Transfer@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Start\+Transfer}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Start\+Transfer}{DMA\_PDD\_StartTransfer}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Start\+Transfer(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{All\+Channels,  }\item[{}]{Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_SSRT\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)((uint8\_t)(AllChannels) | (uint8\_t)(Channel)) \(\backslash\)
    )
\end{DoxyCode}


Starts D\+MA channel transfer request via a software initiated service request. If All\+Channels = \textquotesingle{}1\textquotesingle{} then transfer start is requested for all channels regardless of Channel parameter. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em All\+Channels} & Request transfer start for all channels. This parameter is of "Set all or only one D\+MA channel. Used in Set/\+Clear macros to distinct between setting/clearing attribute of one specified channel or of all channels." type. \\
\hline
{\em Channel} & D\+MA channel number. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+S\+S\+RT, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aa7ac1df5993c21ef5967425cfebabcf9}{DMA\_PDD\_StartTransfer}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a454f95196bac62280d60515e1e963260}{DMA\_PDD\_ONE\_CHANNEL}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a42528bab9fb18d2d42a30352f7762208}\label{_d_m_a___p_d_d_8h_a42528bab9fb18d2d42a30352f7762208}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG}{DMA\_PDD\_TRANSFER\_ACTIVE\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+M\+A\+SK}

Transfer in progress flag. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a23aae8a934f5b8a3c1a4448556c647ed}\label{_d_m_a___p_d_d_8h_a23aae8a934f5b8a3c1a4448556c647ed}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}{DMA\_PDD\_TRANSFER\_COMPLETE\_DISABLE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE~0U}

Transfer complete interrupt disabled. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_ae5852e59b44ef2b8ff45c3cfe6c75f5b}\label{_d_m_a___p_d_d_8h_ae5852e59b44ef2b8ff45c3cfe6c75f5b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+E\+N\+A\+B\+LE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+E\+N\+A\+B\+LE}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+E\+N\+A\+B\+LE@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+E\+N\+A\+B\+LE}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+E\+N\+A\+B\+LE}{DMA\_PDD\_TRANSFER\_COMPLETE\_ENABLE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+E\+N\+A\+B\+LE~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+I\+N\+T\+M\+A\+J\+O\+R\+\_\+\+M\+A\+SK}

Transfer complete interrupt enabled. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a16f66d17070678f9aff4530b8fdd8f91}\label{_d_m_a___p_d_d_8h_a16f66d17070678f9aff4530b8fdd8f91}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+F\+L\+AG}{DMA\_PDD\_TRANSFER\_COMPLETE\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+F\+L\+AG~\hyperlink{group___d_m_a___register___masks_gaaa733d9c65fb074a9e836b8abaa8173f}{D\+M\+A\+\_\+\+D\+S\+R\+\_\+\+B\+C\+R\+\_\+\+D\+O\+N\+E\+\_\+\+M\+A\+SK}}

Transfer complete flag. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_af27ba7f974a0253fee7952777fc93b50}\label{_d_m_a___p_d_d_8h_af27ba7f974a0253fee7952777fc93b50}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}{DMA\_PDD\_TRANSFER\_COMPLETE\_INTERRUPT}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT~\hyperlink{group___d_m_a___register___masks_gac5427564104425fdb45a492386cf05e7}{D\+M\+A\+\_\+\+D\+C\+R\+\_\+\+E\+I\+N\+T\+\_\+\+M\+A\+SK}}

Transfer complete interrupt mask. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4283d8a53783eac8eba686e97758d82d}\label{_d_m_a___p_d_d_8h_a4283d8a53783eac8eba686e97758d82d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG}{DMA\_PDD\_TRANSFER\_COMPLETE\_LINKING}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+L\+I\+N\+K\+I\+NG~0x30U}

Channel linked only after transfer complete. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2fc252f483ca98473e52ca459cdb39c4}\label{_d_m_a___p_d_d_8h_a2fc252f483ca98473e52ca459cdb39c4}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+O\+N\+E\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+O\+N\+E\+\_\+\+F\+L\+AG}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+O\+N\+E\+\_\+\+F\+L\+AG@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+O\+N\+E\+\_\+\+F\+L\+AG}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+O\+N\+E\+\_\+\+F\+L\+AG}{DMA\_PDD\_TRANSFER\_DONE\_FLAG}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+O\+N\+E\+\_\+\+F\+L\+AG~D\+M\+A\+\_\+\+C\+S\+R\+\_\+\+D\+O\+N\+E\+\_\+\+M\+A\+SK}

Transfer done flag. \mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa6e7a8fa7dfbc0438369390390e88a43}\label{_d_m_a___p_d_d_8h_aa6e7a8fa7dfbc0438369390390e88a43}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Beginning\+Major\+Loop\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Beginning\+Major\+Loop\+Count\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Beginning\+Major\+Loop\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Beginning\+Major\+Loop\+Count\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Beginning\+Major\+Loop\+Count\+Reg}{DMA\_PDD\_WriteBeginningMajorLoopCountReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Beginning\+Major\+Loop\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_BITER\_ELINKNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA channel beginning minor loop link major loop count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel minor loop link major loop count register value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: B\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aa6e7a8fa7dfbc0438369390390e88a43}{DMA\_PDD\_WriteBeginningMajorLoopCountReg}(<peripheral>\_BASE\_PTR,
periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a7564410c6586b8259e7fcb1e775fb250}\label{_d_m_a___p_d_d_8h_a7564410c6586b8259e7fcb1e775fb250}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Priority\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Priority\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Priority\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Priority\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Priority\+Reg}{DMA\_PDD\_WriteChannelPriorityReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Priority\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{_d_m_a___p_d_d_8h_a49350406cec3d97f9d2a994bd5c2dae7}{DMA\_PDD\_DCHPRI\_REG}(PeripheralBase, Channel) = (uint8\_t)(Value)) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA channel priority register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel index. This parameter is of index type. \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a7564410c6586b8259e7fcb1e775fb250}{DMA\_PDD\_WriteChannelPriorityReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a2909c041041a0f91a563395a5e3d088d}\label{_d_m_a___p_d_d_8h_a2909c041041a0f91a563395a5e3d088d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Done\+Bit\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Done\+Bit\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Done\+Bit\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Done\+Bit\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Done\+Bit\+Reg}{DMA\_PDD\_WriteClearDoneBitReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Done\+Bit\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CDNE\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA clear D\+O\+NE status bit register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+D\+NE. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a2909c041041a0f91a563395a5e3d088d}{DMA\_PDD\_WriteClearDoneBitReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a63aebc79253c922ca3097495ce581d65}\label{_d_m_a___p_d_d_8h_a63aebc79253c922ca3097495ce581d65}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Error\+Interrupt\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Error\+Interrupt\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Error\+Interrupt\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Error\+Interrupt\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Error\+Interrupt\+Reg}{DMA\_PDD\_WriteClearEnableErrorInterruptReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Error\+Interrupt\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CEEI\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA clear enable error interrupt register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a63aebc79253c922ca3097495ce581d65}{DMA\_PDD\_WriteClearEnableErrorInterruptReg}(<peripheral>\_BASE\_PTR, 1
      );
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a287075bfbffa743dd726b70fa8431a81}\label{_d_m_a___p_d_d_8h_a287075bfbffa743dd726b70fa8431a81}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Request\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Request\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Request\+Reg}{DMA\_PDD\_WriteClearEnableRequestReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Enable\+Request\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CERQ\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA clear enable request register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a287075bfbffa743dd726b70fa8431a81}{DMA\_PDD\_WriteClearEnableRequestReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a70e044f437e00a410120c9bf981d2070}\label{_d_m_a___p_d_d_8h_a70e044f437e00a410120c9bf981d2070}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Error\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Error\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Error\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Error\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Error\+Reg}{DMA\_PDD\_WriteClearErrorReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Error\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CERR\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA clear error register register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+E\+RR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a70e044f437e00a410120c9bf981d2070}{DMA\_PDD\_WriteClearErrorReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a04217ceecfe76ba035258b7544af40cc}\label{_d_m_a___p_d_d_8h_a04217ceecfe76ba035258b7544af40cc}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Request\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Request\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Request\+Reg}{DMA\_PDD\_WriteClearInterruptRequestReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Clear\+Interrupt\+Request\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CINT\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA clear interrupt request register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+C\+I\+NT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a04217ceecfe76ba035258b7544af40cc}{DMA\_PDD\_WriteClearInterruptRequestReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_af2344bfbeb02a434e8e617b1fd38f11c}\label{_d_m_a___p_d_d_8h_af2344bfbeb02a434e8e617b1fd38f11c}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Reg}{DMA\_PDD\_WriteControlReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      DMA\_CR\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes to D\+MA control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & D\+MA control register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+CR, D\+CR\mbox{[}Channel\mbox{]} (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_af2344bfbeb02a434e8e617b1fd38f11c}{DMA\_PDD\_WriteControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a71547a8cfa618d15e7958796692953ca}\label{_d_m_a___p_d_d_8h_a71547a8cfa618d15e7958796692953ca}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Status\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Status\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Status\+Reg}{DMA\_PDD\_WriteControlStatusReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Control\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA channel control status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & Channel control status register value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a71547a8cfa618d15e7958796692953ca}{DMA\_PDD\_WriteControlStatusReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_afa674a9d662916151391e234166244de}\label{_d_m_a___p_d_d_8h_afa674a9d662916151391e234166244de}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Current\+Major\+Loop\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Current\+Major\+Loop\+Count\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Current\+Major\+Loop\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Current\+Major\+Loop\+Count\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Current\+Major\+Loop\+Count\+Reg}{DMA\_PDD\_WriteCurrentMajorLoopCountReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Current\+Major\+Loop\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CITER\_ELINKNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA channel current minor loop link major loop count register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel minor loop link major loop count register value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: C\+I\+T\+E\+R\+\_\+\+E\+L\+I\+N\+K\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_afa674a9d662916151391e234166244de}{DMA\_PDD\_WriteCurrentMajorLoopCountReg}(<peripheral>\_BASE\_PTR, periphID,
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a4d300a400bbf23d0e2da46cdf1b43d7a}\label{_d_m_a___p_d_d_8h_a4d300a400bbf23d0e2da46cdf1b43d7a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Offset\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Offset\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Offset\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Offset\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Offset\+Reg}{DMA\_PDD\_WriteDestinationAddressOffsetReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Offset\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DOFF\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA T\+CD destination address offset register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & Register value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+O\+FF\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a4d300a400bbf23d0e2da46cdf1b43d7a}{DMA\_PDD\_WriteDestinationAddressOffsetReg}(<peripheral>\_BASE\_PTR,
periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa32dcf7a02196fa42aa5cfa36c8eb12a}\label{_d_m_a___p_d_d_8h_aa32dcf7a02196fa42aa5cfa36c8eb12a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Reg}{DMA\_PDD\_WriteDestinationAddressReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Destination\+Address\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DADDR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA T\+CD destination address register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+A\+D\+DR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aa32dcf7a02196fa42aa5cfa36c8eb12a}{DMA\_PDD\_WriteDestinationAddressReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a231059b4843b979f1a078bb6b96815d6}\label{_d_m_a___p_d_d_8h_a231059b4843b979f1a078bb6b96815d6}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Async\+Request\+In\+Stop\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Async\+Request\+In\+Stop\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Async\+Request\+In\+Stop\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Async\+Request\+In\+Stop\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Async\+Request\+In\+Stop\+Reg}{DMA\_PDD\_WriteEnableAsyncRequestInStopReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Async\+Request\+In\+Stop\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EARS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA enable asynchronous request in S\+T\+OP register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+A\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a231059b4843b979f1a078bb6b96815d6}{DMA\_PDD\_WriteEnableAsyncRequestInStopReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a32cc8141ec31a96a2f1e6d843dea9d22}\label{_d_m_a___p_d_d_8h_a32cc8141ec31a96a2f1e6d843dea9d22}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Error\+Interrupt\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Error\+Interrupt\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Error\+Interrupt\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Error\+Interrupt\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Error\+Interrupt\+Reg}{DMA\_PDD\_WriteEnableErrorInterruptReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Error\+Interrupt\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_EEI\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA enable error interrupt register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a32cc8141ec31a96a2f1e6d843dea9d22}{DMA\_PDD\_WriteEnableErrorInterruptReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa188c90a483880f166bd4387ce3273bc}\label{_d_m_a___p_d_d_8h_aa188c90a483880f166bd4387ce3273bc}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Regs@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Regs}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Regs@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Regs}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Regs}{DMA\_PDD\_WriteEnableRegs}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Regs(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CEEI\_REG(PeripheralBase) = (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA set/clear error interrupts and channel requests enable registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & D\+MA control registers value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aa188c90a483880f166bd4387ce3273bc}{DMA\_PDD\_WriteEnableRegs}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a380311d3152008d2bc70f8eb097aa4ff}\label{_d_m_a___p_d_d_8h_a380311d3152008d2bc70f8eb097aa4ff}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Request\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Request\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Request\+Reg}{DMA\_PDD\_WriteEnableRequestReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Enable\+Request\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERQ\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA enable request register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a380311d3152008d2bc70f8eb097aa4ff}{DMA\_PDD\_WriteEnableRequestReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a8d452a38f4897c685ec6d3de6057b0a5}\label{_d_m_a___p_d_d_8h_a8d452a38f4897c685ec6d3de6057b0a5}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Error\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Error\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Error\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Error\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Error\+Reg}{DMA\_PDD\_WriteErrorReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Error\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ERR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA error register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+E\+RR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a8d452a38f4897c685ec6d3de6057b0a5}{DMA\_PDD\_WriteErrorReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a308843399cae3161af71002e9236b37d}\label{_d_m_a___p_d_d_8h_a308843399cae3161af71002e9236b37d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Flag\+Regs@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Flag\+Regs}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Flag\+Regs@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Flag\+Regs}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Flag\+Regs}{DMA\_PDD\_WriteFlagRegs}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Flag\+Regs(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_CDNE\_REG(PeripheralBase) = (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA clear done status, clear error and interrupt flags and set start channel request registers. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & D\+MA flag registers value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a308843399cae3161af71002e9236b37d}{DMA\_PDD\_WriteFlagRegs}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a3cf53ef151268b05de9172cdec32c25b}\label{_d_m_a___p_d_d_8h_a3cf53ef151268b05de9172cdec32c25b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Hw\+Request\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Hw\+Request\+Status\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Hw\+Request\+Status\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Hw\+Request\+Status\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Hw\+Request\+Status\+Reg}{DMA\_PDD\_WriteHwRequestStatusReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Hw\+Request\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_HRS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA hardware request status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+H\+RS. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a3cf53ef151268b05de9172cdec32c25b}{DMA\_PDD\_WriteHwRequestStatusReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ab0c37a3124fa99504ffb2808124883e3}\label{_d_m_a___p_d_d_8h_ab0c37a3124fa99504ffb2808124883e3}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Interrupt\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Interrupt\+Request\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Interrupt\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Interrupt\+Request\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Interrupt\+Request\+Reg}{DMA\_PDD\_WriteInterruptRequestReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Interrupt\+Request\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_INT\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA interrupt request register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+I\+NT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ab0c37a3124fa99504ffb2808124883e3}{DMA\_PDD\_WriteInterruptRequestReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a0e77056ecc2d781a461d960fea2ab79d}\label{_d_m_a___p_d_d_8h_a0e77056ecc2d781a461d960fea2ab79d}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Destination\+Address\+Adjustment\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Destination\+Address\+Adjustment\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Destination\+Address\+Adjustment\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Destination\+Address\+Adjustment\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Destination\+Address\+Adjustment\+Reg}{DMA\_PDD\_WriteLastDestinationAddressAdjustmentReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Destination\+Address\+Adjustment\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DLAST\_SGA\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA T\+CD last destination address adjustment register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+L\+A\+S\+T\+\_\+\+S\+GA\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a0e77056ecc2d781a461d960fea2ab79d}{DMA\_PDD\_WriteLastDestinationAddressAdjustmentReg}(<
      peripheral>\_BASE\_PTR,
periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a17a42b03c2cabe7e51b9c108f2f8693a}\label{_d_m_a___p_d_d_8h_a17a42b03c2cabe7e51b9c108f2f8693a}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Source\+Address\+Adjustment\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Source\+Address\+Adjustment\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Source\+Address\+Adjustment\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Source\+Address\+Adjustment\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Source\+Address\+Adjustment\+Reg}{DMA\_PDD\_WriteLastSourceAddressAdjustmentReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Last\+Source\+Address\+Adjustment\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SLAST\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA T\+CD last source address adjustment register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+L\+A\+ST\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a17a42b03c2cabe7e51b9c108f2f8693a}{DMA\_PDD\_WriteLastSourceAddressAdjustmentReg}(<peripheral>
      \_BASE\_PTR,
periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_aa69ed94c61bbd573670233529f914a4e}\label{_d_m_a___p_d_d_8h_aa69ed94c61bbd573670233529f914a4e}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Minor\+Loop\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Minor\+Loop\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Minor\+Loop\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Minor\+Loop\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Minor\+Loop\+Reg}{DMA\_PDD\_WriteMinorLoopReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Minor\+Loop\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_NBYTES\_MLNO\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA channel minor loop register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & D\+MA channel minor loop register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: N\+B\+Y\+T\+E\+S\+\_\+\+M\+L\+NO\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_aa69ed94c61bbd573670233529f914a4e}{DMA\_PDD\_WriteMinorLoopReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_ad877e6a5a866487f0bb2c27dc42d9dd1}\label{_d_m_a___p_d_d_8h_ad877e6a5a866487f0bb2c27dc42d9dd1}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Error\+Interrupt\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Error\+Interrupt\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Error\+Interrupt\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Error\+Interrupt\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Error\+Interrupt\+Reg}{DMA\_PDD\_WriteSetEnableErrorInterruptReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Error\+Interrupt\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SEEI\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA set enable error interrupt register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+S\+E\+EI. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_ad877e6a5a866487f0bb2c27dc42d9dd1}{DMA\_PDD\_WriteSetEnableErrorInterruptReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_acef39345b714400c1807b35b20496b6b}\label{_d_m_a___p_d_d_8h_acef39345b714400c1807b35b20496b6b}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Request\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Request\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Request\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Request\+Reg}{DMA\_PDD\_WriteSetEnableRequestReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Enable\+Request\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SERQ\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA set enable request register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+S\+E\+RQ. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_acef39345b714400c1807b35b20496b6b}{DMA\_PDD\_WriteSetEnableRequestReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a16d422c345ddf724f3ed9afb8b8d8620}\label{_d_m_a___p_d_d_8h_a16d422c345ddf724f3ed9afb8b8d8620}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Start\+Bit\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Start\+Bit\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Start\+Bit\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Start\+Bit\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Start\+Bit\+Reg}{DMA\_PDD\_WriteSetStartBitReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Set\+Start\+Bit\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SSRT\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA set S\+T\+A\+RT bit register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+M\+A\+\_\+\+S\+S\+RT. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a16d422c345ddf724f3ed9afb8b8d8620}{DMA\_PDD\_WriteSetStartBitReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a96b075556a7a517cc3f9884a3fe91226}\label{_d_m_a___p_d_d_8h_a96b075556a7a517cc3f9884a3fe91226}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Offset\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Offset\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Offset\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Offset\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Offset\+Reg}{DMA\_PDD\_WriteSourceAddressOffsetReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Offset\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SOFF\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA T\+CD source address offset register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & Register value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+O\+FF\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a96b075556a7a517cc3f9884a3fe91226}{DMA\_PDD\_WriteSourceAddressOffsetReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a098bdb619227a18e4446450690840a90}\label{_d_m_a___p_d_d_8h_a098bdb619227a18e4446450690840a90}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Reg}{DMA\_PDD\_WriteSourceAddressReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Source\+Address\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_SADDR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA T\+CD source address register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & Register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+A\+D\+DR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a098bdb619227a18e4446450690840a90}{DMA\_PDD\_WriteSourceAddressReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_af627749bf7d38b5196f0e190b681a465}\label{_d_m_a___p_d_d_8h_af627749bf7d38b5196f0e190b681a465}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Reg}{DMA\_PDD\_WriteStatusByteCountReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DSR\_BCR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA channel status and byte count control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Value} & D\+MA channel request control register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+S\+R\+\_\+\+B\+CR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_af627749bf7d38b5196f0e190b681a465}{DMA\_PDD\_WriteStatusByteCountReg}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_af9e916f2f806fcc1df5845a31629bdb8}\label{_d_m_a___p_d_d_8h_af9e916f2f806fcc1df5845a31629bdb8}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Register}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Register}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Register}{DMA\_PDD\_WriteStatusByteCountRegister}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Byte\+Count\+Register(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_PDD\_WriteStatusByteCountReg(PeripheralBase, (Channel), (uint32\_t)(Value)) \(\backslash\)
  )
\end{DoxyCode}


Deprecated. Use Write\+Status\+Byte\+Count\+Reg P\+DD macro instead. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Value} & D\+MA channel request control register value. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_af9e916f2f806fcc1df5845a31629bdb8}{DMA\_PDD\_WriteStatusByteCountRegister}(<peripheral>\_BASE\_PTR,
\hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0}, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a442b5f896737d479de9b64e630a9ce00}\label{_d_m_a___p_d_d_8h_a442b5f896737d479de9b64e630a9ce00}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Register}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Register@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Register}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Register}{DMA\_PDD\_WriteStatusRegister}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Register(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_DSR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA channel status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. Use constants from group \char`\"{}\+D\+M\+A channel
       constants\char`\"{}. This parameter is 2 bits wide. \\
\hline
{\em Value} & D\+MA channel request control register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: D\+SR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a442b5f896737d479de9b64e630a9ce00}{DMA\_PDD\_WriteStatusRegister}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_d_m_a___p_d_d_8h_a0adebe034ccc4666a4568a8fe894f982}{DMA\_PDD\_CHANNEL\_0},
1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_d_m_a___p_d_d_8h_a5b7815be2426b3ba14d61acc6e3278c0}\label{_d_m_a___p_d_d_8h_a5b7815be2426b3ba14d61acc6e3278c0}} 
\index{D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}!D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Attributes\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Attributes\+Reg}}
\index{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Attributes\+Reg@{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Attributes\+Reg}!D\+M\+A\+\_\+\+P\+D\+D.\+h@{D\+M\+A\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Attributes\+Reg}{DMA\_PDD\_WriteTransferAttributesReg}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+P\+D\+D\+\_\+\+Write\+Transfer\+Attributes\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    DMA\_ATTR\_REG(PeripheralBase,(Channel)) = \(\backslash\)
     (uint16\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes to D\+MA channel transfer attributes register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel} & D\+MA channel number. This parameter is of index type. \\
\hline
{\em Value} & Transfer attributes register value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: A\+T\+TR\mbox{[}Channel\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_d_m_a___p_d_d_8h_a5b7815be2426b3ba14d61acc6e3278c0}{DMA\_PDD\_WriteTransferAttributesReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
