/usr/bin/env time -v /mnt/c/Users/musta/Documents/vtr-verilog-to-routing/ODIN_II/odin_II --adder_type default --elaborator odin -U0 -c odin_config.xml
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+980b450b0
	Revision: v8.0.0-5307-g980b450b0
	Compiled: 2022-03-28T07:11:06
	Compiler: GNU 9.4.0 on Linux-4.4.0-19041-Microsoft x86_64
	Build Info: release IPO VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Reading Configuration file
Architecture: EArch.xml
Reading FPGA Architecture file
Using Lut input width of: 4
--------------------------------------------------------------------
High-level Synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file counter.v to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	up_counter
==========================

Elaboration Time: 4.9ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Optimization Time: 2.2ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 0.1ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II
Outputting the netlist to the specified output format

Hard Multiplier Distribution
============================


Total # of multipliers = 0

Hard adder Distribution
============================


Total # of chains = 1

Hard adder chain Details
============================


The Number of Hard Block adders in the Longest Chain: 5


The Total Number of Hard Block adders: 5


Geometric mean adder/subtractor chain length: 5.00

Hard MINUS Distribution
============================


Total # of chains = 0

Hard sub chain Details
============================


The Number of Hard Block subs in the Longest Chain: 0


The Total Number of Hard Block subs: 0

	==== Stats ====
Number of <FF_NODE> node:                 4
Number of <INPUT_NODE> node:              2
Number of <OUTPUT_NODE> node:             4
Number of <CLOCK_NODE> node:              1
Number of <ADD> node:                     5
Number of <LOGICAL_NOT> node:             2
Number of <MUX_2> node:                   8
Number of <GENERIC> node:                 10
Total estimated number of lut:            10
Total number of node:                     20
Longest path:                             10
Average path:                             4

	BLIF file available at counter.odin.blif

Total Synthesis Time: 7.2ms
--------------------------------------------------------------------
Odin_II synthesis has finished with code: 0

--------------------------------------------------------------------
Total time: 32.1ms
Odin ran with exit status: 0
Odin II took 0.03 seconds (max_rss 3.7 MiB)
	Command being timed: "/mnt/c/Users/musta/Documents/vtr-verilog-to-routing/ODIN_II/odin_II --adder_type default --elaborator odin -U0 -c odin_config.xml"
	User time (seconds): 0.01
	System time (seconds): 0.01
	Percent of CPU this job got: 37%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.08
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 3864
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 1016
	Voluntary context switches: 0
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 0
	File system outputs: 0
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
