Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Aug 11 20:27:50 2024
| Host         : WhiteRabbit running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             115 |           43 |
| Yes          | No                    | No                     |             229 |           78 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             274 |           93 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                             Enable Signal                             |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/pll_0/inst/clk_out1 |                                                                       | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |         1.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_3/buf_1/E[0]                                  | system_i/hub_0/inst/buf_3/buf_1/SR[0]                                  |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_1/buf_1/int_valid_reg_reg_1[0]                | system_i/hub_0/inst/buf_1/buf_1/SR[0]                                  |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_4/int_rready_wire                             | system_i/hub_0/inst/buf_3/buf_1/int_valid_reg_reg_1                    |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                       | system_i/rst_0/U0/EXT_LPF/lpf_int                                      |                4 |              5 |         1.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/rst_0/U0/SEQ/seq_cnt_en                                      | system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                     |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                       | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              6 |         1.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE029_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                       | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE034_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE036_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE038_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE0                                   | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE016_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE019_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE023_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE032_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[33]_0                | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE027_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_2/int_bready_wire                             |                                                                        |                3 |             12 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/reader_0/inst/int_addr_reg02_out                             | system_i/reader_0/inst/int_addr_reg[13]_i_1_n_0                        |                5 |             14 |         2.80 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_4/int_rready_wire                             |                                                                        |                5 |             15 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                       | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0] |                4 |             15 |         3.75 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/b02_bram_en                           | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_1/CE025_out                             | system_i/hub_0/inst/buf_3/buf_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                7 |             16 |         2.29 |
|  system_i/pll_0/inst/clk_out1 |                                                                       | system_i/reader_0/inst/buf_2/SR[0]                                     |                4 |             17 |         4.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                       | system_i/dac_0/inst/int_rst_reg[0]_i_1_n_0                             |               14 |             28 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i   | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                8 |             29 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | system_i/fifo_0/inst/fifo_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                8 |             29 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_1/buf_1/E[0]                                  |                                                                        |               11 |             30 |         2.73 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_0/buf_0/int_ready_reg_reg_0                   |                                                                        |                9 |             30 |         3.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/xadc_0/inst/int_we_wire                                      |                                                                        |                4 |             32 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cntr_0/inst/int_cntr_reg02_out                               | system_i/cntr_0/inst/int_cntr_reg[31]_i_1_n_0                          |                9 |             32 |         3.56 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_4/int_rready_wire                             | system_i/hub_0/inst/buf_4/int_data_reg[31]_i_1_n_0                     |               14 |             32 |         2.29 |
|  system_i/pll_0/inst/clk_out1 |                                                                       | system_i/cntr_0/inst/p_0_in                                            |                7 |             33 |         4.71 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_3/buf_0/int_ready_reg_reg_0                   |                                                                        |               13 |             34 |         2.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_3/buf_1/int_ready_wire                        |                                                                        |               15 |             34 |         2.27 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_2/PS7_i[0]                                    |                                                                        |               13 |             37 |         2.85 |
|  system_i/pll_0/inst/clk_out1 | system_i/hub_0/inst/buf_1/buf_0/int_ready_reg_reg_0                   |                                                                        |                9 |             37 |         4.11 |
|  system_i/pll_0/inst/clk_out1 |                                                                       |                                                                        |               25 |             58 |         2.32 |
+-------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+


