// Seed: 3568721185
module module_0 (
    input wor  id_0
    , id_3,
    input tri1 id_1
);
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    input supply1 id_0,
    output wire id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7
);
  logic id_9 = id_6;
  logic id_10;
  wire  id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign id_10 = -1 | -1;
endmodule
