Info: Generated by version: 19.2 build 57
Info: Starting: Create simulation model
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: top_onchip_memory2_0: "Transforming system: top_onchip_memory2_0"
Info: top_onchip_memory2_0: "Naming system components in system: top_onchip_memory2_0"
Info: top_onchip_memory2_0: "Processing generation queue"
Info: top_onchip_memory2_0: "Generating: top_onchip_memory2_0"
Info: top_onchip_memory2_0: "Generating: top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa"
Info: onchip_memory2_0: Starting RTL generation for module 'top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa'
Info: onchip_memory2_0:   Generation command is [exec /home/ebots/intelFPGA_pro/19.2/quartus/linux64/perl/bin/perl -I /home/ebots/intelFPGA_pro/19.2/quartus/linux64/perl/lib -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin/europa -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin/perl_lib -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin -I /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/common -I /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa --dir=/tmp/alt8121_2278594967041612157.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/ebots/intelFPGA_pro/19.2/quartus --verilog --config=/tmp/alt8121_2278594967041612157.dir/0002_onchip_memory2_0_gen//top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8121_2278594967041612157.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa'
Info: top_onchip_memory2_0: Done "top_onchip_memory2_0" with 2 modules, 3 files
Info: Generating the following file(s) for MODELSIM simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0.ip --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0.ip --block-symbol-file --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0.ip --synthesis=VERILOG --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_onchip_memory2_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: top_onchip_memory2_0: "Transforming system: top_onchip_memory2_0"
Info: top_onchip_memory2_0: "Naming system components in system: top_onchip_memory2_0"
Info: top_onchip_memory2_0: "Processing generation queue"
Info: top_onchip_memory2_0: "Generating: top_onchip_memory2_0"
Info: top_onchip_memory2_0: "Generating: top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa"
Info: onchip_memory2_0: Starting RTL generation for module 'top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa'
Info: onchip_memory2_0:   Generation command is [exec /home/ebots/intelFPGA_pro/19.2/quartus/linux64/perl/bin/perl -I /home/ebots/intelFPGA_pro/19.2/quartus/linux64/perl/lib -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin/europa -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin/perl_lib -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin -I /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/common -I /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa --dir=/tmp/alt8121_2278594967041612157.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/ebots/intelFPGA_pro/19.2/quartus --verilog --config=/tmp/alt8121_2278594967041612157.dir/0004_onchip_memory2_0_gen//top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'top_onchip_memory2_0_altera_avalon_onchip_memory2_191_sdbcysa'
Info: top_onchip_memory2_0: Done "top_onchip_memory2_0" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
