# Build your own RISC-V Processor in a Day
## Workshop by Maktab e Digital Systems (MEDS)

---

### Overview
This workshop provides a comprehensive hands-on introduction to RISC-V processor design. By the end of the day, you will have implemented and verified a working RV32I single-cycle processor in SystemVerilog.

---

### Prerequisites
- Basic SystemVerilog syntax
- Digital logic fundamentals (datapath, control)
- Familiarity with simulation tools (ModelSim, Vivado, Icarus Verilog, or EDAPlayground)

---

### ğŸ§  Learning Objectives
By the end of this workshop, you will be able to:
- Understand the RISC-V ISA (RV32I subset)
- Convert C code to RISC-V assembly and machine code
- Build a single-cycle processor datapath and control logic
- Simulate and verify processor behavior
- Write SystemVerilog testbenches

---

### ğŸ—ï¸ Workshop Structure (10 Hours)

#### âŒ› Session Breakdown

| Time Slot        | Session                             | Content Summary                                      |
|------------------|-------------------------------------|------------------------------------------------------|
| 09:00 â€“ 10:00    | Session 1 â€“ RISC-V Introduction     | ISA basics, formats, instruction types               |
| 10:00 â€“ 10:15    | Break                               |                                                      |
| 10:15 â€“ 12:15    | Session 2 â€“ Assembly Programming    | C to ASM, machine code, instruction memory           |
| 12:15 â€“ 12:45    | Break                               |                                                      |
| 12:45 â€“ 13:45    | Session 3 â€“ Processor Architecture  | Datapath, control unit, signal flow                  |
| 13:45 â€“ 14:45    | Session 4 â€“ RTL Implementation      | RTL modules, integration, signal wiring              |
| 14:45 â€“ 15:00    | Break                               |                                                      |
| 15:00 â€“ 16:00    | Session 5 â€“ Verification & Testing  | Testbenches, module testing, debugging techniques    |

---


###  Repository Structure
```

rv-workshop/
â”œâ”€â”€ slides/
â”‚   â””â”€â”€ workshop\_slides.tex / .pdf
â”œâ”€â”€ project\_(student\_name)/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”‚   â”œâ”€â”€ riscv\_processor.sv
â”‚   â”‚   â”œâ”€â”€ alu.sv
â”‚   â”‚   â”œâ”€â”€ branch\_unit.sv
â”‚   â”‚   â”œâ”€â”€ control.sv
â”‚   â”‚   â”œâ”€â”€ immgen.sv
â”‚   â”‚   â”œâ”€â”€ imem.sv
â”‚   â”‚   â”œâ”€â”€ dmem.sv
â”‚   â”‚   â”œâ”€â”€ pc.sv
â”‚   â”‚   â””â”€â”€ register\_file.sv
â”‚   â””â”€â”€ testbenches/
â”‚       â”œâ”€â”€ tb\_alu.sv
â”‚       â”œâ”€â”€ tb\_register\_file.sv
â”‚       â”œâ”€â”€ tb\_control.sv
â”‚       â”œâ”€â”€ tb\_dmem.sv
â”‚       â”œâ”€â”€ tb\_imem.sv
â”‚       â””â”€â”€ tb\_processor.sv
â”œâ”€â”€ examples/
â”‚   â”œâ”€â”€ assembly\_examples/
â”‚   â”œâ”€â”€ c\_to\_assembly/
â”‚   â””â”€â”€ machine\_code/
â””â”€â”€ README.md

````
> ğŸ“ Each student should **rename** their folder to `project_<yourname>` before submission.

---

### Getting Started

#### Clone the repository
```bash
git clone https://github.com/meds-uet/rv-workshop.git
cd risc-v-workshop
````

---

### Running Simulations

#### ModelSim / QuestaSim

```tcl
vlog rtl/*.sv testbenches/tb_processor.sv
vsim tb_processor
run -all
```

#### ğŸ§ Icarus Verilog (iverilog)

```bash
iverilog -g2012 -o processor_tb rtl/*.sv testbenches/tb_processor.sv
vvp processor_tb
```

#### ğŸŒ EDAPlayground (Online)

To run on [EDAPlayground](https://www.edaplayground.com/):

1. Visit: [https://www.edaplayground.com/](https://www.edaplayground.com/)
2. Select **SystemVerilog (IEEE 1800-2012)** as language
3. Choose simulator: **Synopsys VCS**, **ModelSim**, or **Icarus Verilog**
4. Paste RTL code into the **left code editor** (create multiple tabs for each `.sv`)
5. Paste the corresponding testbench in the **right-hand testbench editor**
6. Click **"Run"**

> ğŸ’¡ You can also use EDAPlayground's "Add Design File" button to organize modules.

---

### Student Tasks

During the workshop, you will:

* Complete the **skeleton RTL modules**
* Fill in missing logic in `alu`, `immgen`, `control`, and more
* Write or modify testbenches to test individual modules
* Run simulations and validate outputs
* Debug and improve your design

---

### Submission Checklist

Ensure the following before submission:

* [ ] All RTL modules compile and simulate correctly
* [ ] Testbenches verify core instructions
* [ ] Register file and memory behaviors are tested
* [ ] Your project folder is renamed to `project_<yourname>`
* [ ] Youâ€™ve tested at least 5 instructions end-to-end

---

### Supported RV32I Instructions

#### R-type:

`add`, `sub`, `and`, `or`, `xor`, `sll`, `srl`, `sra`, `slt`, `sltu`

#### I-type:

`addi`, `andi`, `ori`, `xori`, `slli`, `srli`, `srai`, `slti`, `sltiu`, `lw`

#### S-type:

`sw`

#### B-type:

`beq`, `bne`, `blt`, `bge`, `bltu`, `bgeu`

#### U-type:

`lui`, `auipc`

#### J-type:

`jal`, `jalr`

---

### Tools Required

* SystemVerilog simulator (ModelSim, Vivado, Icarus Verilog, or EDAPlayground)
* Code editor or IDE (VSCode, Sublime, etc.)
* Git (optional but recommended)

---

### ğŸ“š Resources

* [RISC-V ISA Manual (Unprivileged)](https://riscv.org/technical/specifications/)
* [SystemVerilog Reference](https://www.systemverilog.io/)
* [EDAPlayground](https://www.edaplayground.com/)
* [Workshop Slides (PDF)](slides/workshop_slides.pdf)

---

### ğŸ§© Troubleshooting

| Issue                | Possible Cause        | Suggested Fix                            |
| -------------------- | --------------------- | ---------------------------------------- |
| âŒ Simulation error   | Missing wires/ports   | Double-check module interfaces           |
| âŒ Unexpected output  | Wrong control signals | Debug `control.sv`, verify testbench     |
| âŒ No register update | x0 register written   | Ensure `wa != 5'b00000` in register file |
| âŒ PC stuck           | PC not updating       | Verify reset & clock logic in `pc.sv`    |

---

### ğŸ¤ Contributing

Found a bug or want to improve?

1. Fork the repo
2. Create a branch (`feature/my-fix`)
3. Submit a pull request

---

### ğŸ“œ License

This project is licensed under the **Apache License 2.0**. See `LICENSE` file for details.

---

### ğŸ“¬ Contact

* **Instructor**: [Umer Shahid](mailto:umershahid@uet.edu.pk)
* **GitHub Issues**: Please raise questions or report issues on the workshop repo

---

### ğŸ™ Acknowledgments

* RISC-V International for the open architecture
* SystemVerilog and open-source tool communities
* Contributors and mentors who reviewed this material

---

*Workshop developed with â¤ï¸ by Maktab e Digital Systems (MEDS)*

