verilog xil_defaultlib --include "../../../../final_project.srcs/sources_1/bd/vector_add_1/ipshared/ec67/hdl" --include "../../../../final_project.srcs/sources_1/bd/vector_add_1/ipshared/2d50/hdl" --include "../../../../final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_processing_system7_0_0" --include "../../../../final_project.srcs/sources_1/bd/vector_add_1/ipshared/8713/hdl" \
"../../../bd/vector_add_1/ip/vector_add_1_processing_system7_0_0/sim/vector_add_1_processing_system7_0_0.v" \
"../../../../final_project.srcs/sources_1/bd/vector_add_1/ipshared/98f0/hdl/verilog/mult_constant_AXILiteS_s_axi.v" \
"../../../../final_project.srcs/sources_1/bd/vector_add_1/ipshared/98f0/hdl/verilog/regslice_core.v" \
"../../../../final_project.srcs/sources_1/bd/vector_add_1/ipshared/98f0/hdl/verilog/mult_constant.v" \
"../../../bd/vector_add_1/ip/vector_add_1_mult_constant_0_0/sim/vector_add_1_mult_constant_0_0.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/tdata_vector_add_1_axis_broadcaster_0_1.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/tuser_vector_add_1_axis_broadcaster_0_1.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/top_vector_add_1_axis_broadcaster_0_1.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/sim/vector_add_1_axis_broadcaster_0_1.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_broadcaster_A_0/hdl/tdata_vector_add_1_axis_broadcaster_A_0.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_broadcaster_A_0/hdl/tuser_vector_add_1_axis_broadcaster_A_0.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_broadcaster_A_0/hdl/top_vector_add_1_axis_broadcaster_A_0.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_broadcaster_A_0/sim/vector_add_1_axis_broadcaster_A_0.v" \
"../../../bd/vector_add_1/ip/vector_add_1_axis_combiner_0_0/sim/vector_add_1_axis_combiner_0_0.v" \
"../../../bd/vector_add_1/ip/vector_add_1_xbar_5/sim/vector_add_1_xbar_5.v" \
"../../../bd/vector_add_1/ip/vector_add_1_auto_ds_0/sim/vector_add_1_auto_ds_0.v" \
"../../../bd/vector_add_1/ip/vector_add_1_auto_pc_2/sim/vector_add_1_auto_pc_2.v" \
"../../../bd/vector_add_1/ip/vector_add_1_xbar_4/sim/vector_add_1_xbar_4.v" \
"../../../bd/vector_add_1/ip/vector_add_1_auto_pc_3/sim/vector_add_1_auto_pc_3.v" \
"../../../bd/vector_add_1/sim/vector_add_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
