// Code your testbench here
// or browse Examples

`timescale 1ns/1ps

module seq_detector_tb( );
  seq_detector uut(clk, rst_n, seq_i, detect_o);
  reg clk;
  wire detect_o;
  reg rst_n, seq_i;


initial begin
  clk=0;
  forever #5 clk = ~clk;
end
  
  
initial begin
  rst_n <=0;
  seq_i <=0;
  #10 rst_n<=1; seq_i<=1;
  #10 seq_i<=0;
  #15 seq_i<=1;
  
end
  
  initial begin
    $dumpfile("nazwa_pliku.vcd");
    $dumpvars(1);
    #100$finish;
  end
  
endmodule  
