# ğŸš€ 30 Days of Verilog

Welcome to the **30 Days of Verilog** challenge â€” a structured and hands-on journey into the world of **digital design and Verilog HDL**.

This repository documents my daily progress, learning, and implementation of 30 Verilog-based projects, each designed to deepen understanding of fundamental and advanced digital logic design concepts.

---

## ğŸ¯ Project Goals

- âœ… **Master Verilog HDL** through consistent daily practice.
- ğŸ§  **Design digital circuits** to understand their internal working.
- ğŸ§ª **Simulate and test** circuits using testbenches and waveforms.
- âœï¸ **Document insights** including problems faced and how I solved them.
- ğŸŒ **Share this journey** as a learning resource for others in the community.

---

## ğŸ“ Repository Structure

Each day's folder contains:

- `Verilog Code`: Main implementation in Verilog.
- `README.md`: Description of the circuit, logic, and design approach.
- `Testbench/Simulation`: Waveforms, testbenches, or logs (if applicable).
- `Reflections`: Notes on what I learned or found interesting.

---

## ğŸ“… Table of Contents

| Day | Topic | Access |
|-----|------------------------------|--------|
| 01  | Half Adder & Full Adder      | [Day 1](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%201) |
| 02  | Ripple Carry Adder           | [Day 2](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%202) |
| 03  | Code Conversion (Gray & Binary) | [Day 3](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%203) |
| 04  | Multiplexers                 | [Day 4](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%204) |
| 05  | Demultiplexers               | [Day 5](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%205) |
| 06  | Encoders                     | [Day 6](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%206) |
| 07  | Decoders                     | [Day 7](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%207) |
| 08  | Latches                      | [Day 8](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%208) |
| 09  | Flip-Flops                   | [Day 9](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%209) |
| 10  | Comparators                  | [Day 10](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2010) |
| 11  | Shift Registers (Part 1)     | [Day 11](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2011) |
| 12  | Shift Registers (Part 2)     | [Day 12](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2012) |
| 13  | Counters                     | [Day 13](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2013) |
| 14  | MOD-N Counter                | [Day 14](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2014) |
| 15  | Gray Counter                 | [Day 15](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2015) |
| 16  | Booth Multiplier             | [Day 16](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2016) |
| 17  | 1-bit RAM Cell               | [Day 17](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2017) |
| 18  | 4-Bit & 8-Bit RAM            | [Day 18](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2018) |
| 19  | 1, 4, 8-Bit ROM              | [Day 19](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2019) |
| 20  | 8-Bit ALU                    | [Day 20](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2020) |
| 21  | 1101 Moore Sequence Detector | [Day 21](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2021) |
| 22  | 1010 Mealy Sequence Detector | [Day 22](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2022) |
| 23  | PWM Generator                | [Day 23](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2023) |
| 24  | Fixed Priority Arbiter       | [Day 24](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2024) |
| 25  | Round-Robin Arbiter          | [Day 25](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2025) |
| 26  | Pseudorandom Number Generator| [Day 26](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2026) |
| 27  | Frequency Divider (Even)     | [Day 27](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2027) |
| 28  | Traffic Light Controller     | [Day 28](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2028) |
| 29  | Elevator Controller          | [Day 29](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2029) |
| 30  | Factorial                    | [Day 30](https://github.com/Mayuri-pawar21/30-days-of-verilog/tree/main/Day%2030) |

---

## ğŸ’¬ Let's Connect

- â­ **Star** this repository if you found it useful  
- ğŸ›  **Try the challenge** yourself by forking it  
- ğŸ¤ Suggestions, issues, and contributions are welcome  
- ğŸ“¬ [Reach out](https://github.com/Mayuri-pawar21) if you'd like to collaborate!

---

**Happy Coding!  
Letâ€™s learn, design, and grow together. ğŸ’¡**
