Beerel, P., Lines, A., and Davies, M.2009. Logic synthesis of multi-level domino asynchronous pipelines. Fulcrum Microsystems, U.S. Patent 7,584,449 B2, 2009.
Booth, A. D.1951. A signed binary multiplication technique.Quart. J. Mechanics Applied Math. 4,2, 236--240.
Practical Design and Performance Evaluation of Completion Detection Circuits, Proceedings of the International Conference on Computer Design, p.354, October 05-05, 1998
Cummings, U. V., Lines, A. M., and Martin, A. J.1994. An asynchronous pipeline lattice-structure filter. InProceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems.
William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998
Fang, D. and Manohar, R.2004. Non-uniform access asynchronous register files. InProceedings of the IEEE International Symposium on Asynchronous Circuits and Systems.
David Fang , John Teifel , Rajit Manohar, A High-Performance Asynchronous FPGA: Test Results, Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.271-272, April 18-20, 2005[doi>10.1109/FCCM.2005.9]
M. Ferretti , P. Beerel, Single-Track Asynchronous Pipeline Templates Using 1-of-N Encoding, Proceedings of the conference on Design, automation and test in Europe, p.1008, March 04-08, 2002
Mark Horowitz, Scaling, Power and the Future of CMOS, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.23, January 06-10, 2007[doi>10.1109/VLSID.2007.140]
Christopher LaFrieda , Rajit Manohar, Reducing Power Consumption with Relaxed Quasi Delay-Insensitive Circuits, Proceedings of the 2009 15th IEEE Symposium on Asynchronous Circuits and Systems (async 2009), p.217-226, May 17-20, 2009[doi>10.1109/ASYNC.2009.9]
Lines, A.1995. Pipelined asynchronous circuits. M.S. thesis, California Institute of Technology.
Martin, A. J.1990.Programming In VLSI: From Communicating Processes to Delay Insensitive Circuits.Addison-Wesley.
Alain J. Martin , Andrew Lines , Rajit Manohar , Mika Nystroem , Paul Penzes , Robert Southworth , Uri Cummings, The Design of an Asynchronous MIPS R3000 Microprocessor, Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97), p.164, September 15-16, 1997
M. S. Schmookler , M. Putrino , A. Mather , J. Tyler , H. V. Nguyen , C. Roth , M. Sharma , M. N. Pham , J. Lent, A Low-Power, High-Speed Implementation of a PowerPC(tm) Microprocessor Vector Extension, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, p.12, April 14-16, 1999
Schuster, S. and Cook, P.2003. Low-power synchronous-to-asynchronous interlocked pipelined CMOS circuits operating at 3.3--4.5 GHz.IEEE J. Solid-State Circuits 38,4, 622--630.
Seitz, C. L.1980. System timing. InIntroduction to VLSI Systems,C. A. Mead and L. A. Conway Eds., Addison-Wesley.
Basit Riaz Sheikh , Rajit Manohar, An Operand-Optimized Asynchronous IEEE 754 Double-Precision Floating-Point Adder, Proceedings of the 2010 IEEE Symposium on Asynchronous Circuits and Systems, p.151-162, May 03-06, 2010[doi>10.1109/ASYNC.2010.24]
Ivan Sutherland , Scott Fairbanks, GasP: A Minimal FIFO Control, Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems, p.46, March 11-14, 2001
Tian, Z., Yu, D., and Qiu, Y.2002. A highly effective algorithm of 32-bit multiply and MAC instructionsâ€™ VLSI implementation with 32x8 multiplier-accumulator in DSP applications. InProceedings of the International Conference on Signal Processing.
Son Dao Trong , Martin Schmookler , Eric. M. Schwarz , Michael Kroener, P6 Binary Floating-Point Unit, Proceedings of the 18th IEEE Symposium on Computer Arithmetic, p.77-86, June 25-27, 2007[doi>10.1109/ARITH.2007.26]
Kees van Berkel , Arjan Bink, Single-Track Handshake Signaling with Application to Micropipelines and Handshake Circuits, Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.122, March 18-21, 1996
Weste, N. and Harris, D.2004.CMOS VLSI Design: A Circuits and Systems Perspective.Addison-Wesley.
Ted Eugene Williams, Self-timed rings and their application to division, Stanford University, Stanford, CA, 1992
