
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001059                       # Number of seconds simulated
sim_ticks                                  1059202935                       # Number of ticks simulated
final_tick                               400555917333                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196459                       # Simulator instruction rate (inst/s)
host_op_rate                                   253325                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34966                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341376                       # Number of bytes of host memory used
host_seconds                                 30292.42                       # Real time elapsed on the host
sim_insts                                  5951206390                       # Number of instructions simulated
sim_ops                                    7673840068                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        21120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        24704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        63488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        15360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        24448                       # Number of bytes read from this memory
system.physmem.bytes_read::total               205952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        85120                       # Number of bytes written to this memory
system.physmem.bytes_written::total             85120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          496                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          120                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1609                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             665                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  665                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3262831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11722022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1812684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19939522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1691838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     23323198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3021140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10151029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3262831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12326250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3021140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     59939411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1691838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     14501470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1691838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     23081507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               194440549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3262831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1812684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1691838                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3021140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3262831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3021140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1691838                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1691838                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19456139                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80362315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80362315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80362315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3262831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11722022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1812684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19939522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1691838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     23323198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3021140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10151029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3262831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12326250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3021140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     59939411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1691838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     14501470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1691838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     23081507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              274802864                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2540056                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210491                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172384                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22219                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86616                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80865                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21271                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1021                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2018170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1177627                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210491                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102136                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61457                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         40809                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124972                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2342758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2097939     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11369      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17964      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23805      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25101      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21224      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11584      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17685      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116087      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2342758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082869                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463622                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1997862                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        61577                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244180                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          386                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38751                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34305                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1443872                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38751                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2003852                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12492                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36238                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238580                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12841                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1442238                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1562                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5716                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2013085                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6706405                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6706405                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          297851                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40553                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136196                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72213                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          798                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27279                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1438839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356928                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          341                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       176019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       429042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2342758                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579201                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1761156     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245672     10.49%     85.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122497      5.23%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86346      3.69%     94.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69205      2.95%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28887      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18265      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9461      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1269      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2342758                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            311     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           927     37.45%     50.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1237     49.98%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141451     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20212      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123236      9.08%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71861      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356928                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534212                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2475                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001824                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5059429                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1615221                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359403                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2793                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24745                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1317                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38751                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           9709                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1152                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439194                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          644                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136196                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72213                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12258                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25253                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1336696                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115688                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20231                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187533                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189511                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71845                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526247                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1334573                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334482                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767366                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2068364                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525375                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371001                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       208752                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22275                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2304007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369669                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1792015     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257420     11.17%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93938      4.08%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44567      1.93%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42281      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22132      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16525      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8521      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26608      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2304007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26608                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3716580                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2917152                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 197298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.540056                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.540056                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393692                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393692                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6014610                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1860626                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1337290                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2540056                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          195786                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       173937                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        16961                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       128187                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          123077                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           11820                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          559                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2038866                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1109066                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             195786                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       134897                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               246396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          55216                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         31420                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           124464                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16529                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2354849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.530908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.783817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2108453     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           37026      1.57%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19132      0.81%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           36052      1.53%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11759      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           33352      1.42%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5305      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9023      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           94747      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2354849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077079                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.436631                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1962250                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       108735                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           245771                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          271                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37821                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        19296                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1246121                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37821                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1970721                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          72218                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        13304                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           239334                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        21450                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1243458                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           957                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        19706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1637679                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5640013                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5640013                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1303097                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          334562                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37740                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       218929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        36633                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          225                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8309                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1235124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1147751                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1103                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       236952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       498813                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2354849                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.487399                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.102133                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1848889     78.51%     78.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       168200      7.14%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       159606      6.78%     92.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        98375      4.18%     96.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        50681      2.15%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        13050      0.55%     99.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        15391      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          362      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2354849                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2092     58.45%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           825     23.05%     81.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          662     18.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       903910     78.75%     78.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9237      0.80%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       198263     17.27%     96.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        36258      3.16%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1147751                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451861                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3579                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003118                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4655031                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1472248                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1116925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1151330                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          944                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        46517                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1059                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37821                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          34238                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2761                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1235289                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           68                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       218929                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        36633                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10262                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7650                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        17912                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1131230                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       194990                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        16519                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              231244                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          171595                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             36254                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445356                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1117285                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1116925                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           675795                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1489259                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439725                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.453779                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       881835                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       995856                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       239485                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        16698                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2317028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.429799                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297936                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1944711     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       147264      6.36%     90.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        94001      4.06%     94.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        29135      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        48714      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         9715      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6304      0.27%     98.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5542      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31642      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2317028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       881835                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        995856                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                207981                       # Number of memory references committed
system.switch_cpus1.commit.loads               172407                       # Number of loads committed
system.switch_cpus1.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            152887                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           870680                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12659                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        31642                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3520727                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2508544                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 185207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             881835                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               995856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       881835                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.880421                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.880421                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347171                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347171                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5247411                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1461786                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1312164                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2540056                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          199835                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       179953                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        12267                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        76068                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           69345                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10898                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          546                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2099593                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1256439                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             199835                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        80243                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               247620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          38707                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         39867                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           122166                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        12144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2413253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.946369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2165633     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8547      0.35%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18276      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            7264      0.30%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           40356      1.67%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           36212      1.50%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7024      0.29%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           14786      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          115155      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2413253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078673                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.494650                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2088170                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        51711                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           246613                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          759                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         25994                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17703                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          179                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1473280                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1080                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         25994                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2090899                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          33418                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        11062                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           244696                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7178                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1471493                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2604                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1736891                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6925646                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6925646                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1504786                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          232105                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20521                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       343562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       172538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1591                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8461                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1466412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1399121                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          900                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       132747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       324683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2413253                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579766                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.377498                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1916596     79.42%     79.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       148127      6.14%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       122454      5.07%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        52728      2.18%     92.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        67159      2.78%     95.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        64526      2.67%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        36855      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2958      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1850      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2413253                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3514     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         27358     86.32%     97.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          821      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       882120     63.05%     63.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        12233      0.87%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       332670     23.78%     87.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       172014     12.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1399121                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.550823                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              31693                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5244088                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1599379                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1385462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1430814                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2489                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        16477                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1472                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         25994                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          29878                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1713                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1466585                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       343562                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       172538                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        14010                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1387960                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       331382                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11161                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              503362                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          181468                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            171980                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.546429                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1385575                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1385462                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           749623                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1482229                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545445                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.505740                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1116301                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1311868                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       154843                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        12321                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2387259                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.549529                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372695                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1911249     80.06%     80.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       173967      7.29%     87.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        81532      3.42%     90.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        80422      3.37%     94.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        21772      0.91%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        93521      3.92%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7169      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5152      0.22%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        12475      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2387259                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1116301                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1311868                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                498151                       # Number of memory references committed
system.switch_cpus2.commit.loads               327085                       # Number of loads committed
system.switch_cpus2.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173238                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1166619                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12733                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        12475                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3841495                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2959426                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 126803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1116301                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1311868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1116301                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.275422                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.275422                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.439479                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.439479                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6852984                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1614850                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1744731                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2540056                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          230430                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       192027                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22638                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        89676                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           82046                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24256                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1016                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1995550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1263803                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             230430                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       106302                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               262392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          64119                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         61549                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           125559                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2360758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.658429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.038123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2098366     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           15789      0.67%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20083      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           32118      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           13121      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           17102      0.72%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           19971      0.85%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9402      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          134806      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2360758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090718                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.497549                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1983821                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        74614                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           261107                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          160                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         41050                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34734                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1544167                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         41050                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1986297                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           6306                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        62293                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           258765                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6041                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1534385                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           839                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2144103                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7131049                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7131049                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1758080                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          386023                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          366                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          191                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22311                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       145303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74032                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          861                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16805                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1496001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          368                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1423179                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1986                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       203230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       431551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2360758                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.602848                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.325351                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1759136     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       273540     11.59%     86.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111928      4.74%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        63543      2.69%     93.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        84670      3.59%     97.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27018      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        26189      1.11%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        13622      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1112      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2360758                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          10031     78.83%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1402     11.02%     89.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1292     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1199060     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19261      1.35%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130981      9.20%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73703      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1423179                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.560294                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              12725                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008941                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5221827                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1699619                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1383918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1435904                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1104                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        31038                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1450                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         41050                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4733                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          652                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1496370                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       145303                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74032                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          192                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           579                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25756                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1396950                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       128236                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        26229                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              201913                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          196850                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73677                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549968                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1383955                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1383918                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           828918                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2229591                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544838                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371780                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1022640                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1260033                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       236342                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22621                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2319708                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543186                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.362941                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1786081     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       270759     11.67%     88.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        98220      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        48580      2.09%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44611      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        18881      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        18731      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8901      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24944      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2319708                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1022640                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1260033                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                186847                       # Number of memory references committed
system.switch_cpus3.commit.loads               114265                       # Number of loads committed
system.switch_cpus3.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            182595                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1134450                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        26000                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24944                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3791126                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3033806                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 179298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1022640                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1260033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1022640                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.483822                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.483822                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.402605                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.402605                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6283286                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1936209                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1425998                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2540056                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          210660                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       172404                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22100                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86912                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           80927                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21240                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1007                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2017505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1178461                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             210660                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       102167                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               244908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61249                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         40984                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           124858                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2342266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.618328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.966225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2097358     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11337      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17881      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           23849      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           25061      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           21298      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11627      0.50%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           17694      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          116161      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2342266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082935                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463951                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1997133                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        61806                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           244286                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          379                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38660                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34464                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1444962                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38660                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2003142                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          12313                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        36620                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           238660                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12867                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1443374                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1557                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2013867                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6712131                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6712131                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1716120                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          297743                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            40385                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       136272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        72328                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          778                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        27364                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1439998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1357675                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          329                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       176821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       430830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2342266                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579642                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.266982                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1760465     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       245630     10.49%     85.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       122514      5.23%     90.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        86442      3.69%     94.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        69291      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        29007      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18175      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9494      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1248      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2342266                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            315     12.79%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           911     36.99%     49.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1237     50.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1142096     84.12%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20234      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       123207      9.07%     94.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        71970      5.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1357675                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534506                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2463                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001814                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5060408                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1617184                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1335378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1360138                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2783                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        24766                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1403                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38660                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9609                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1185                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1440353                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       136272                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        72328                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1004                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12104                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25042                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1337531                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       115671                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20144                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              187625                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          189608                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             71954                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526575                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1335467                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1335378                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           767663                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2070001                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525728                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370852                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1000512                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1231077                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       209281                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22157                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2303606                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534413                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.370132                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1791383     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       257575     11.18%     88.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        93859      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        44590      1.94%     94.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        42464      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22082      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        16462      0.71%     98.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8552      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        26639      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2303606                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1000512                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1231077                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                182431                       # Number of memory references committed
system.switch_cpus4.commit.loads               111506                       # Number of loads committed
system.switch_cpus4.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            177489                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1109190                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25345                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        26639                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3717312                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2919384                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 197790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1000512                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1231077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1000512                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.538756                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.538756                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393894                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393894                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6018337                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1861266                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1338257                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2540051                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          199449                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       162553                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21300                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        80239                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           75624                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19852                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          932                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1933984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1179142                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             199449                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        95476                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               241616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          67080                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         58963                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           120967                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2279579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.628708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.996484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2037963     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12721      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20145      0.88%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           30412      1.33%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12688      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15005      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15411      0.68%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11172      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          124062      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2279579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078522                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.464220                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1909388                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        84319                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           239850                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1394                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44623                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32389                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1428733                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44623                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1914401                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          38609                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        30250                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           236337                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15354                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1425776                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          624                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2745                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1248                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1950279                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6645122                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6645122                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1600274                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          350005                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          313                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          166                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            44507                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       144785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        79638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4042                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16043                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1421097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1324925                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2161                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       223251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       512664                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2279579                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581215                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.265858                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1715366     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       228511     10.02%     85.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       126673      5.56%     90.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        83050      3.64%     94.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        76000      3.33%     97.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23374      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17006      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5780      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3819      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2279579                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            389     11.75%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1406     42.48%     54.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1515     45.77%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1090564     82.31%     82.31% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24395      1.84%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          146      0.01%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       131759      9.94%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        78061      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1324925                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.521614                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3310                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002498                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4934900                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1644738                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1299578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1328235                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6253                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31131                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5256                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1026                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44623                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          27683                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1766                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1421417                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           48                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       144785                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        79638                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          167                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24650                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1304802                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       124582                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20123                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              202484                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          177183                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             77902                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513691                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1299717                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1299578                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           769390                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1950612                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.511635                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394435                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       959433                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1170156                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       252250                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21666                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2234956                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.523570                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.373492                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1760606     78.78%     78.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       225979     10.11%     88.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        93730      4.19%     93.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48004      2.15%     95.23% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        35680      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20578      0.92%     97.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12697      0.57%     98.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10543      0.47%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27139      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2234956                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       959433                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1170156                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                188036                       # Number of memory references committed
system.switch_cpus5.commit.loads               113654                       # Number of loads committed
system.switch_cpus5.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            162621                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1057819                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22831                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27139                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3630210                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2889451                       # The number of ROB writes
system.switch_cpus5.timesIdled                  34841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 260472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             959433                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1170156                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       959433                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.647450                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.647450                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.377722                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.377722                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5922237                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1775410                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1354241                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           296                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2540056                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          207610                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       170197                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22176                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        84002                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           79036                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21020                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1987186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1186746                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             207610                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       100056                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               259620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          63781                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         53407                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           124042                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2341482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.620626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.977469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2081862     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           27611      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           32134      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17576      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           20022      0.86%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11339      0.48%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7717      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20276      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          122945      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2341482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081734                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.467213                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1971018                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        70162                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           257278                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2106                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40913                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33597                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          356                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1448637                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40913                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1974611                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          15663                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        45423                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           255841                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         9026                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1446774                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1764                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4479                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2013181                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6736402                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6736402                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1684850                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          328320                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          203                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            26398                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       138989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        74305                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1773                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16299                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1442872                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1353504                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1981                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       200761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       469328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2341482                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578054                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269877                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1772645     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       227932      9.73%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       123238      5.26%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        84829      3.62%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        74654      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        38140      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9502      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6055      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4487      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2341482                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            331     10.71%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1427     46.15%     56.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1334     43.14%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1133639     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21119      1.56%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       124984      9.23%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73598      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1353504                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532864                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3092                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002284                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5053562                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1644037                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1328593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1356596                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3261                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27543                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2215                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40913                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          11397                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1075                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1443240                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       138989                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        74305                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          203                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25111                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1331441                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       116808                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        22062                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              190365                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185268                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73557                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524178                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1328674                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1328593                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           790845                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2075211                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523057                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381091                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       989199                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1213394                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       229859                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22133                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2300569                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527432                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.345964                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1804742     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       230066     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96796      4.21%     92.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        57181      2.49%     95.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        39949      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25975      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13814      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10730      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        21316      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2300569                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       989199                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1213394                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                183536                       # Number of memory references committed
system.switch_cpus6.commit.loads               111446                       # Number of loads committed
system.switch_cpus6.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            173616                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1093935                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24667                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        21316                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3722506                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2927428                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 198574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             989199                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1213394                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       989199                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.567791                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.567791                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.389440                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.389440                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6004355                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1847555                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1349272                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2540056                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          200288                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       180347                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        12274                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        76201                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           69555                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10826                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          508                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2099035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1258704                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             200288                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        80381                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               248028                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          38787                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         39945                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           122162                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        12150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2413251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.948093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2165223     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8571      0.36%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18334      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            7193      0.30%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           40542      1.68%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           36202      1.50%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6853      0.28%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           14912      0.62%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          115421      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2413251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078852                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.495542                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2087779                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        51628                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           246991                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          782                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         26065                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        17782                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1475884                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         26065                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2090568                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          33386                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        10937                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           245032                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7257                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1473838                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2596                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         2896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1739914                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6936542                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6936542                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1506808                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          233106                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            20912                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       343759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       172625                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1572                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8456                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1468306                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          174                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1400952                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          911                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       132897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       325319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2413251                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580525                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378287                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1916156     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       148009      6.13%     85.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122572      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        52955      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        67215      2.79%     95.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        64588      2.68%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        36987      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         2940      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1829      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2413251                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3590     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         27376     86.14%     97.44% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          814      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       883641     63.07%     63.07% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        12267      0.88%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       332899     23.76%     87.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       172061     12.28%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1400952                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.551544                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              31780                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022685                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5247846                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1601424                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1387072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1432732                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2443                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        16538                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1487                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         26065                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          29753                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1747                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1468480                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       343759                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       172625                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           90                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         6348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        14075                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1389619                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       331602                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        11333                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              503631                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          181780                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            172029                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.547082                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1387193                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1387072                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           750976                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1485549                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.546079                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.505521                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1117454                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1313296                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       155325                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        12332                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2387186                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.550144                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.373560                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1910744     80.04%     80.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       174127      7.29%     87.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        81552      3.42%     90.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        80546      3.37%     94.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        21733      0.91%     95.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        93603      3.92%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7205      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5158      0.22%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        12518      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2387186                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1117454                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1313296                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                498359                       # Number of memory references committed
system.switch_cpus7.commit.loads               327221                       # Number of loads committed
system.switch_cpus7.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            173454                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1167889                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12758                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        12518                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3843289                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2963323                       # The number of ROB writes
system.switch_cpus7.timesIdled                  47316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 126805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1117454                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1313296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1117454                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.273074                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.273074                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.439933                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.439933                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6860435                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1617142                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1747182                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           168                       # number of misc regfile writes
system.l2.replacements                           1610                       # number of replacements
system.l2.tagsinuse                      32756.818310                       # Cycle average of tags in use
system.l2.total_refs                          1032924                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34366                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.056568                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1437.975719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     21.796297                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     49.704722                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.999193                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     75.205424                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.274649                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     88.028390                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.685049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     42.686977                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     21.793767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     52.493809                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     17.975975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    220.213348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.773754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     50.808756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.386190                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     87.465917                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2770.442130                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4331.315433                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4731.446029                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2185.856409                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2769.445704                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           5599.687551                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3450.134807                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4685.222311                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.043884                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001517                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000405                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002686                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001602                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000549                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.006720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001551                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002669                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.084547                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.132181                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.144392                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.066707                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.084517                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.170889                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.105290                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.142982                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999659                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          301                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          548                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          296                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          642                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          370                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          554                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3372                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1509                       # number of Writeback hits
system.l2.Writeback_hits::total                  1509                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          548                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          645                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          370                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          554                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3384                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          304                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          350                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          548                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          307                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          299                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          645                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          370                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          554                       # number of overall hits
system.l2.overall_hits::total                    3384                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           97                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          165                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           84                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          437                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          191                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1550                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  59                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           97                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           84                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          496                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          191                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1609                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           97                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          165                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          193                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           84                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          102                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          496                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          120                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          191                       # number of overall misses
system.l2.overall_misses::total                  1609                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4229822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     14425558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2283685                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     25159685                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2114925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     29320237                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3913483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     12639924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3903295                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     15565077                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3688022                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     65691052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2068901                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     17830001                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2088334                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     29001881                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       233923882                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      8687658                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8687658                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4229822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     14425558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2283685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     25159685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2114925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     29320237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3913483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     12639924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3903295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     15565077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3688022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     74378710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2068901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     17830001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2088334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     29001881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        242611540                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4229822                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     14425558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2283685                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     25159685                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2114925                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     29320237                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3913483                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     12639924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3903295                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     15565077                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3688022                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     74378710                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2068901                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     17830001                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2088334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     29001881                       # number of overall miss cycles
system.l2.overall_miss_latency::total       242611540                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1079                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4922                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1509                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1509                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                71                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          741                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1141                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          490                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4993                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          741                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1141                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          490                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4993                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.243719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.320388                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.260459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.925926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.216495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.256281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.405005                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.244898                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.256376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.314913                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.951613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.830986                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.241895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.320388                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.260459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.925926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.214834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.254364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.434706                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.244898                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.256376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322251                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.241895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.320388                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.260459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.925926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.214834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.254364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.434706                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.244898                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.256376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322251                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 156660.074074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 148717.092784                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152245.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152482.939394                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151066.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151918.326425                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 156539.320000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150475.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 144566.481481                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152598.794118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 147520.880000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150322.773455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147778.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 148583.341667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149166.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151842.308901                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150918.633548                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 147248.440678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147248.440678                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 156660.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 148717.092784                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152245.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152482.939394                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151066.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151918.326425                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 156539.320000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150475.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 144566.481481                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152598.794118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 147520.880000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149957.076613                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147778.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 148583.341667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149166.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151842.308901                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150784.052206                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 156660.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 148717.092784                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152245.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152482.939394                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151066.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151918.326425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 156539.320000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150475.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 144566.481481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152598.794118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 147520.880000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149957.076613                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147778.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 148583.341667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149166.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151842.308901                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150784.052206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  665                       # number of writebacks
system.l2.writebacks::total                       665                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           97                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          437                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1550                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             59                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1609                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1609                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2659811                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      8780380                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1410406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     15540541                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     18082287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2457283                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      7751072                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2331599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      9620104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2230346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     40237308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1252469                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     10835625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1272127                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     17886861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    143649281                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      5249712                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5249712                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2659811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      8780380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1410406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     15540541                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1301062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     18082287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2457283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      7751072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2331599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      9620104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2230346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     45487020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1252469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     10835625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1272127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     17886861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    148898993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2659811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      8780380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1410406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     15540541                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1301062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     18082287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2457283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      7751072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2331599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      9620104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2230346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     45487020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1252469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     10835625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1272127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     17886861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    148898993                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.243719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.320388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.260459                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.925926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.216495                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.256281                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.405005                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.244898                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.256376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.314913                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.951613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830986                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.241895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.320388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.260459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.925926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.214834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.254364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.434706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.244898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.256376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322251                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.241895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.320388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.260459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.925926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.214834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.254364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.434706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.244898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.256376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322251                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98511.518519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90519.381443                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94027.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94185.096970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        92933                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93690.606218                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98291.320000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92274.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 86355.518519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94314.745098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 89213.840000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92076.219680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89462.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90296.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90866.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93648.486911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92676.955484                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 88978.169492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88978.169492                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 98511.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 90519.381443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94027.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94185.096970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        92933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93690.606218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98291.320000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92274.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 86355.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94314.745098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 89213.840000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91707.701613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89462.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 90296.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90866.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93648.486911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92541.325668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 98511.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 90519.381443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94027.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94185.096970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        92933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93690.606218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98291.320000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92274.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 86355.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94314.745098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 89213.840000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91707.701613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89462.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 90296.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90866.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93648.486911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92541.325668                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               498.054772                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132898                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488358.924603                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.054772                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036947                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798165                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124934                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124934                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124934                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124934                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124934                       # number of overall hits
system.cpu0.icache.overall_hits::total         124934                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5855688                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5855688                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5855688                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5855688                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5855688                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5855688                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124972                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124972                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124972                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124972                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000304                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000304                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154097.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154097.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154097.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154097.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154097.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154097.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4786897                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4786897                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4786897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4786897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4786897                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4786897                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165065.413793                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165065.413793                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165065.413793                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165065.413793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165065.413793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165065.413793                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322606                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.940639                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.325702                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.674298                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.559866                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.440134                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84892                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84892                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70556                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155448                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155448                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155448                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155448                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1247                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           14                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1261                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1261                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1261                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    135384984                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    135384984                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1158334                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1158334                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    136543318                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    136543318                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    136543318                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    136543318                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86139                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86139                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156709                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156709                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156709                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156709                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014477                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014477                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008047                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008047                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008047                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008047                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108568.551724                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108568.551724                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82738.142857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82738.142857                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108281.774782                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108281.774782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108281.774782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108281.774782                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu0.dcache.writebacks::total               94                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          849                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          849                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           11                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          860                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          860                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          860                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     35537253                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     35537253                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     35729553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35729553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     35729553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35729553                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002559                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002559                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002559                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002559                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89289.580402                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89289.580402                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89101.129676                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89101.129676                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89101.129676                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89101.129676                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               539.998352                       # Cycle average of tags in use
system.cpu1.icache.total_refs               647141519                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1196195.044362                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.998352                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          526                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022433                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.865382                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124447                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124447                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124447                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124447                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124447                       # number of overall hits
system.cpu1.icache.overall_hits::total         124447                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2783343                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2783343                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2783343                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2783343                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2783343                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2783343                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124464                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124464                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124464                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124464                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000137                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000137                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163726.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163726.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163726.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163726.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163726.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163726.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2425839                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2425839                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2425839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2425839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2425839                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2425839                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000121                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000121                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161722.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161722.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161722.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161722.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161722.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161722.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   515                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               151389732                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   771                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              196355.035019                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   131.952004                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   124.047996                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.515438                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.484562                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       177535                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         177535                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        35409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         35409                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           83                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           82                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       212944                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          212944                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       212944                       # number of overall hits
system.cpu1.dcache.overall_hits::total         212944                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1802                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1802                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1802                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1802                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1802                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1802                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    187208694                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    187208694                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    187208694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    187208694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    187208694                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    187208694                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       179337                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       179337                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        35409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        35409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       214746                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       214746                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       214746                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       214746                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010048                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010048                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008391                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008391                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008391                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008391                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103889.397336                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103889.397336                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103889.397336                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103889.397336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103889.397336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103889.397336                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           76                       # number of writebacks
system.cpu1.dcache.writebacks::total               76                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1287                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1287                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1287                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1287                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          515                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          515                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     50106148                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     50106148                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     50106148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     50106148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     50106148                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     50106148                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002872                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002872                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002398                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002398                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002398                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002398                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97293.491262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97293.491262                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97293.491262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97293.491262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97293.491262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97293.491262                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               556.273868                       # Cycle average of tags in use
system.cpu2.icache.total_refs               769306866                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1381161.339318                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.273868                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021272                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.891465                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       122149                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         122149                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       122149                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          122149                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       122149                       # number of overall hits
system.cpu2.icache.overall_hits::total         122149                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2771772                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2771772                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2771772                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2771772                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2771772                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2771772                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       122166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       122166                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       122166                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       122166                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       122166                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       122166                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000139                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000139                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163045.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163045.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163045.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163045.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163045.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163045.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2246786                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2246786                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2246786                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2246786                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2246786                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2246786                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160484.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160484.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160484.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160484.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160484.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160484.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   741                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               289563318                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   997                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              290434.621866                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   100.763760                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   155.236240                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.393608                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.606392                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       312968                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         312968                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       170898                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        170898                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           85                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           84                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       483866                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          483866                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       483866                       # number of overall hits
system.cpu2.dcache.overall_hits::total         483866                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2608                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2608                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2608                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2608                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2608                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2608                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    267677059                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    267677059                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    267677059                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    267677059                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    267677059                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    267677059                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       315576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       315576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       170898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       170898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       486474                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       486474                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       486474                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       486474                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008264                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008264                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005361                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005361                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005361                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005361                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102636.909126                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102636.909126                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102636.909126                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102636.909126                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102636.909126                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102636.909126                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          182                       # number of writebacks
system.cpu2.dcache.writebacks::total              182                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1867                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1867                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1867                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1867                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1867                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1867                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          741                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          741                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          741                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          741                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     69237421                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     69237421                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     69237421                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     69237421                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     69237421                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     69237421                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002348                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002348                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001523                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001523                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001523                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001523                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93437.815115                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93437.815115                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93437.815115                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93437.815115                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93437.815115                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93437.815115                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               466.929244                       # Cycle average of tags in use
system.cpu3.icache.total_refs               753574864                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   482                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1563433.327801                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.929244                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019117                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.748284                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       125523                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         125523                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       125523                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          125523                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       125523                       # number of overall hits
system.cpu3.icache.overall_hits::total         125523                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.cpu3.icache.overall_misses::total           36                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5584531                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5584531                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5584531                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5584531                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5584531                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5584531                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       125559                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       125559                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       125559                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       125559                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       125559                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       125559                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000287                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000287                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155125.861111                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155125.861111                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155125.861111                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155125.861111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155125.861111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155125.861111                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4270180                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4270180                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4270180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4270180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4270180                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4270180                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158154.814815                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158154.814815                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158154.814815                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158154.814815                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158154.814815                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158154.814815                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   391                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               109420639                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              169119.998454                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   141.437624                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   114.562376                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.552491                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.447509                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        98336                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          98336                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        72211                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         72211                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          182                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          176                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       170547                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          170547                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       170547                       # number of overall hits
system.cpu3.dcache.overall_hits::total         170547                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          995                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          995                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           12                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1007                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1007                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1007                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1007                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     95994269                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     95994269                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1055471                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1055471                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data     97049740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     97049740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data     97049740                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     97049740                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99331                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99331                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        72223                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        72223                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       171554                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       171554                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       171554                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       171554                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010017                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010017                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000166                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000166                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005870                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005870                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005870                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005870                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 96476.652261                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96476.652261                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87955.916667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87955.916667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 96375.114201                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96375.114201                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 96375.114201                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96375.114201                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu3.dcache.writebacks::total               96                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          607                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          607                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          616                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          616                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          616                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          616                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          388                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          391                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     33434622                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     33434622                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       208332                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       208332                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     33642954                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     33642954                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     33642954                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     33642954                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003906                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003906                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86171.706186                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86171.706186                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        69444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        69444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 86043.360614                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86043.360614                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 86043.360614                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86043.360614                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               498.051789                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750132784                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1488358.698413                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    23.051789                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.036942                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.798160                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       124820                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         124820                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       124820                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          124820                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       124820                       # number of overall hits
system.cpu4.icache.overall_hits::total         124820                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.cpu4.icache.overall_misses::total           38                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5348473                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5348473                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5348473                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5348473                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5348473                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5348473                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       124858                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       124858                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       124858                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       124858                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       124858                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       124858                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000304                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000304                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 140749.289474                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 140749.289474                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 140749.289474                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 140749.289474                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 140749.289474                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 140749.289474                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4418357                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4418357                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4418357                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4418357                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4418357                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4418357                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 152357.137931                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 152357.137931                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 152357.137931                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 152357.137931                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 152357.137931                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 152357.137931                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   401                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               113322609                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              172484.945205                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   143.322203                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   112.677797                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.559852                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.440148                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        84868                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          84868                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        70583                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         70583                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          171                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          170                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       155451                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          155451                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       155451                       # number of overall hits
system.cpu4.dcache.overall_hits::total         155451                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1246                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1262                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1262                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1262                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1262                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    137220383                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    137220383                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1266310                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1266310                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    138486693                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    138486693                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    138486693                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    138486693                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        86114                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        86114                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        70599                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        70599                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       156713                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       156713                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       156713                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       156713                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014469                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014469                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000227                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008053                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008053                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008053                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008053                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110128.718299                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110128.718299                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 79144.375000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79144.375000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109735.889857                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109735.889857                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109735.889857                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109735.889857                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           92                       # number of writebacks
system.cpu4.dcache.writebacks::total               92                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          848                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          861                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          861                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          861                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          861                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          401                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     36246496                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     36246496                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     36438796                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     36438796                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     36438796                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     36438796                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002559                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002559                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002559                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002559                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91071.597990                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91071.597990                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90869.815461                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90869.815461                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90869.815461                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90869.815461                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               508.431363                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753892072                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1461031.147287                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    18.431363                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.029537                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.814794                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       120935                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         120935                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       120935                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          120935                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       120935                       # number of overall hits
system.cpu5.icache.overall_hits::total         120935                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           32                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           32                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           32                       # number of overall misses
system.cpu5.icache.overall_misses::total           32                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4779014                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4779014                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4779014                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4779014                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4779014                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4779014                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       120967                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       120967                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       120967                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       120967                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       120967                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       120967                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000265                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000265                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000265                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000265                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000265                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000265                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 149344.187500                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 149344.187500                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 149344.187500                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 149344.187500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 149344.187500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 149344.187500                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      3999481                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      3999481                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      3999481                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      3999481                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      3999481                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      3999481                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 153826.192308                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 153826.192308                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 153826.192308                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 153826.192308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 153826.192308                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 153826.192308                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1141                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125626982                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1397                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              89926.257695                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   189.940894                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    66.059106                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.741957                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.258043                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        91596                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          91596                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        73507                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         73507                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          153                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          153                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          148                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       165103                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          165103                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       165103                       # number of overall hits
system.cpu5.dcache.overall_hits::total         165103                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2521                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2521                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          474                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          474                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2995                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2995                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2995                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2995                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    307842530                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    307842530                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     80342306                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     80342306                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    388184836                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    388184836                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    388184836                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    388184836                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        94117                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        94117                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        73981                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        73981                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       168098                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       168098                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       168098                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       168098                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026786                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026786                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006407                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006407                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017817                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017817                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017817                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017817                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 122111.277271                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 122111.277271                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 169498.535865                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 169498.535865                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 129610.963606                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 129610.963606                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 129610.963606                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 129610.963606                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          577                       # number of writebacks
system.cpu5.dcache.writebacks::total              577                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1442                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1442                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          412                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          412                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1854                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1854                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1854                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1854                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1079                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1079                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           62                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1141                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1141                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1141                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1141                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    113438412                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    113438412                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9378058                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9378058                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    122816470                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    122816470                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    122816470                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    122816470                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011464                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011464                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000838                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000838                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006788                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006788                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006788                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006788                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105132.911956                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 105132.911956                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data       151259                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total       151259                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 107639.325153                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 107639.325153                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 107639.325153                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 107639.325153                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.772971                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750707753                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1513523.695565                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.772971                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022072                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794508                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       124023                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         124023                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       124023                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          124023                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       124023                       # number of overall hits
system.cpu6.icache.overall_hits::total         124023                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2745390                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2745390                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2745390                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2745390                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2745390                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2745390                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       124042                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       124042                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       124042                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       124042                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       124042                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       124042                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000153                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 144494.210526                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 144494.210526                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 144494.210526                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 144494.210526                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 144494.210526                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 144494.210526                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2199347                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2199347                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2199347                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2199347                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2199347                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2199347                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157096.214286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157096.214286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157096.214286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157096.214286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157096.214286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157096.214286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   490                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               118289793                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   746                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158565.406166                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   160.604936                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    95.395064                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.627363                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.372637                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        85731                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          85731                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        71668                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         71668                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          168                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          164                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       157399                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          157399                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       157399                       # number of overall hits
system.cpu6.dcache.overall_hits::total         157399                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1676                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1676                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           68                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1744                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1744                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1744                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1744                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    186467243                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    186467243                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6972178                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6972178                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    193439421                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    193439421                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    193439421                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    193439421                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        87407                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        87407                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        71736                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        71736                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       159143                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       159143                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       159143                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       159143                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019175                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019175                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000948                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000948                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.010959                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.010959                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.010959                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.010959                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111257.304893                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111257.304893                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 102532.029412                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 102532.029412                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 110917.099197                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 110917.099197                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 110917.099197                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 110917.099197                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          210                       # number of writebacks
system.cpu6.dcache.writebacks::total              210                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1186                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1186                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1254                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1254                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1254                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1254                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          490                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          490                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          490                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          490                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     43322482                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     43322482                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     43322482                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     43322482                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     43322482                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     43322482                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005606                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005606                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003079                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003079                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003079                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003079                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88413.228571                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88413.228571                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88413.228571                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88413.228571                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88413.228571                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88413.228571                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               556.385402                       # Cycle average of tags in use
system.cpu7.icache.total_refs               769306862                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1381161.332136                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.385402                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          543                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021451                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.870192                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.891643                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122145                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122145                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122145                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122145                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122145                       # number of overall hits
system.cpu7.icache.overall_hits::total         122145                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2705904                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2705904                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2705904                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2705904                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2705904                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2705904                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122162                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122162                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122162                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122162                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122162                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122162                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000139                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000139                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 159170.823529                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 159170.823529                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 159170.823529                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 159170.823529                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 159170.823529                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 159170.823529                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2222934                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2222934                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2222934                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2222934                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2222934                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2222934                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       158781                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       158781                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       158781                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       158781                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       158781                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       158781                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   745                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               289563605                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1001                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              289274.330669                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   100.868179                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   155.131821                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.394016                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.605984                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       313183                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         313183                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       170970                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        170970                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           85                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           84                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       484153                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          484153                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       484153                       # number of overall hits
system.cpu7.dcache.overall_hits::total         484153                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2617                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2617                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2617                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2617                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2617                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2617                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    267953826                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    267953826                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    267953826                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    267953826                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    267953826                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    267953826                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       315800                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       315800                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       170970                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       170970                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       486770                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       486770                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       486770                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       486770                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008287                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008287                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005376                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005376                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005376                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005376                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 102389.692778                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 102389.692778                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 102389.692778                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 102389.692778                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 102389.692778                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 102389.692778                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          182                       # number of writebacks
system.cpu7.dcache.writebacks::total              182                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1872                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1872                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1872                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1872                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1872                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1872                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          745                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          745                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          745                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          745                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          745                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          745                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     69302249                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     69302249                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     69302249                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     69302249                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     69302249                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     69302249                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002359                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002359                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001530                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001530                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001530                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001530                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93023.153020                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93023.153020                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93023.153020                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93023.153020                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93023.153020                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93023.153020                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
