#ACE 9.0.1 IP Properties File, generated on:
#Wed May 03 14:15:30 CDT 2023
acxip_version=7
clkout0.clkout.port_name=eth_ref_clk
clkout0.int_ODN_output_divider=8
clkout0.int_ODN_static_phase_adj=0
clkout0.int_OSN_output_divider=1
clkout0.is_bypassing_pll_and_odn=No
clkout0.is_ODN_dynamic_phase_adjustment_enabled=No
clkout0.is_ODN_phase_adjustment_enabled=No
clkout0.is_OSN_enabled=No
clkout0.is_outer_bypass=No
clkout0.is_output_connected_to_core=No
clkout0.ODN_phase_adj.port_name=phase_incr0
clkout0.outer_bypass_clock_source_name=rx_clock_from_refio_p_0
clkout0.phase_shift=0
clkout1.clkout.port_name=eth_ff0_clk
clkout1.int_ODN_output_divider=12
clkout1.int_ODN_static_phase_adj=0
clkout1.int_OSN_output_divider=1
clkout1.int_out_dividers_combined=12
clkout1.is_bypassing_pll_and_odn=No
clkout1.is_ODN_dynamic_phase_adjustment_enabled=No
clkout1.is_ODN_phase_adjustment_enabled=No
clkout1.is_OSN_enabled=No
clkout1.is_outer_bypass=No
clkout1.is_output_connected_to_core=No
clkout1.ODN_phase_adj.port_name=phase_incr1
clkout1.outer_bypass_clock_source_name=rx_clock_from_refio_p_1
clkout1.phase_shift=0
clkout2.clkout.port_name=eth_ff1_clk
clkout2.int_ODN_output_divider=12
clkout2.int_ODN_static_phase_adj=0
clkout2.int_OSN_output_divider=1
clkout2.int_out_dividers_combined=12
clkout2.is_bypassing_pll_and_odn=No
clkout2.is_ODN_dynamic_phase_adjustment_enabled=No
clkout2.is_ODN_phase_adjustment_enabled=No
clkout2.is_OSN_enabled=No
clkout2.is_outer_bypass=No
clkout2.is_output_connected_to_core=No
clkout2.ODN_phase_adj.port_name=phase_incr2
clkout2.outer_bypass_clock_source_name=rx_clock_from_msio_p
clkout2.phase_shift=0
clkout3.clkout.port_name=eth_ff2_clk
clkout3.int_ODN_output_divider=8
clkout3.int_ODN_static_phase_adj=0
clkout3.int_OSN_output_divider=1
clkout3.int_out_dividers_combined=8
clkout3.is_bypassing_pll_and_odn=No
clkout3.is_ODN_dynamic_phase_adjustment_enabled=No
clkout3.is_ODN_phase_adjustment_enabled=No
clkout3.is_OSN_enabled=Yes
clkout3.is_outer_bypass=No
clkout3.is_output_connected_to_core=Yes
clkout3.ODN_phase_adj.port_name=phase_incr3
clkout3.outer_bypass_clock_source_name=single_ended_rx_clock_from_msio_n
clkout3.phase_shift=0
enable_spread_spectrum=No
external_feedback_clkout=0
external_feedback_clock_name=fbclk
feedback_divider=22
feedback_mode=Pure Internal
float_target_out0_frequency=880
int_OS_output_divider=1
is_forcing_integer_feedback=No
is_inner_bypass=No
is_pll_lock_exposed_to_core=Yes
is_ring_osc_overriding_clkout3=No
is_user_reset_enabled=Yes
library=Speedster7t
name=PLL
output.path_relative_to=ACXIP File
output_port_count=3
placement=PLL_NE_0
pll_lock.port_name=pll_eth_sys_ne_0_lock
ref_clock_name=fpga_fab_clk_2
reference_divider=5
reset_from_fabric.port_name=pll_eth_sys_ne_0_user_rstn
reset_source=Internal Reset from FCU
reset_source_name=pll_reset
ring_osc_divider=2
spread_spectrum_mod_depth=2.0
spread_spectrum_mod_div=340
target_device=AC7t1500
user_reset_name=rstn
