// Seed: 2285974816
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3
);
  assign id_5 = 1;
  reg id_6;
  always @(posedge (1) & 1) id_5 <= id_6;
  wire id_7;
  assign module_1.id_4 = 0;
  reg  id_8;
  wire id_9;
  assign id_8 = id_5;
  assign id_9 = id_7;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  uwire id_2
);
  wor id_4 = (1'h0);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign id_1 = 1'b0;
  always @(negedge {1, id_0}) force id_4 = 1;
  tri  id_5 = id_0;
  wire id_6;
endmodule
