# Reading D:/modelsim_ase/tcl/vsim/pref.tcl
# do processador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:25 on Jan 14,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity processador
# -- Compiling architecture behaviour of processador
# -- Compiling entity registrador1bit
# -- Compiling architecture Behavioral of registrador1bit
# -- Compiling entity registrador6bits
# -- Compiling architecture Behavioral of registrador6bits
# -- Compiling entity mult6
# -- Compiling architecture Behavioral of mult6
# -- Compiling entity mult2
# -- Compiling architecture Behavioral of mult2
# End time: 11:35:25 on Jan 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.processador(behaviour)
# vsim work.processador(behaviour) 
# Start time: 11:35:33 on Jan 14,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processador(behaviour)
# Loading work.registrador6bits(behavioral)
# Loading work.registrador1bit(behavioral)
# Loading work.mult6(behavioral)
# Loading work.mult2(behavioral)
add wave -position insertpoint  \
sim:/processador/clk \
sim:/processador/Din \
sim:/processador/estado_atual \
sim:/processador/estado_futuro \
sim:/processador/IRin \
sim:/processador/IRout \
sim:/processador/multiplexout \
sim:/processador/R0out \
sim:/processador/R1out \
sim:/processador/R2out \
sim:/processador/R3out \
sim:/processador/reset \
sim:/processador/run
force -freeze sim:/processador/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/processador/reset 1 0
force -freeze sim:/processador/run 0 0
run
force -freeze sim:/processador/reset 0 0
force -freeze sim:/processador/run 1 0
force -freeze sim:/processador/Din 010000 0
run
run
run
run
run
run
force -freeze sim:/processador/Din 010101 0
run
run
run
force -freeze sim:/processador/Din 100111 0
run
run
run
run
force -freeze sim:/processador/Din 010101 0
run
run
run
force -freeze sim:/processador/Din 110110 0
run
run
run
run
force -freeze sim:/processador/Din 000001 0
run
run
force -freeze sim:/processador/Din 100110 0
run
run
run
run
force -freeze sim:/processador/Din 111100 0
run
run
run
run
# End time: 11:46:40 on Jan 14,2021, Elapsed time: 0:11:07
# Errors: 0, Warnings: 0
