AMD PMU

Core Performance Legacy: 4 performance counters (PerfCtrn) and corresponding event-select registers (PerfEvtSeln)

Architectural extension: 2 extra processor counter/event-select pairs.

NB performance countrs: 4 pairs

L2I performance counters: 4 pairs


PerMonV2

AMD Performance Monitoring V2 has new "global" registers to allow
enabling/disabling multiple performance counters at the same time. With the AMD
Performance Monitoring up to this point, the different performance counter
controls all had to be set individually while now can be set easily in one go
using the global registers where present.

Core Performance Global Control Register: to mask Perfprmance Core
Core Performance Counter Status Registers: 3

------------------------

CPUID Fn8000_0001_ECX[PerfCtrExtCore] = 1

CPUID Fn8000_0001_ECX[PerfCtrExtNB] = 1

CPUID Fn8000_0001_ECX[PerfCtrExtL2I] = 1

CPUID Fn8000_0022_EBX[NumPerfCtrCore]

CPUID Fn8000_0022_EBX[NumPerfCtrNB]


CPUID Fn8000_0022_EAX[PerfMonV2] = 1 支持下面的:

- PerfCntGlobalCtl MSR
- PerfCntGlobalStatus MSR
- PerfCntGlobalStatusClr MSR
- PerfCntGlobalStatusSet MSR

CPUID Fn8000_0022_EAX[LbrAndPmcFreeze] = 1

indicates support for LBR Stack and Core Performance Counter Freeze on PMC
overflow.
