==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7z045ffg900-2'
@E [SIM-1] 'csim_design' failed: compilation error(s).
4
    while executing
"source D:/3DTV/Hardware/FPGA/PyramidCon_x/solution1/csim.tcl"
    invoked from within
"hls::main D:/3DTV/Hardware/FPGA/PyramidCon_x/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
