Analysis for QUEUE_SIZE = 16383, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 16m 6s -> 966s
Frequency: 100 MHz -> Implementation: 31m 13s -> 1873s
Frequency: 100 MHz -> Power: 22.438 W
Frequency: 100 MHz -> CLB LUTs Used: 639395
Frequency: 100 MHz -> CLB LUTs Util%: 15.65 %
Frequency: 100 MHz -> CLB Registers Used: 262207
Frequency: 100 MHz -> CLB Registers Util%: 3.21 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 0.476 ns
Frequency: 100 MHz -> Achieved Frequency: 104.998 MHz


Frequency: 150 MHz -> Synthesis: 17m 38s -> 1058s
Frequency: 150 MHz -> Implementation: 37m 20s -> 2240s
Frequency: 150 MHz -> Power: 31.024 W
Frequency: 150 MHz -> CLB LUTs Used: 639423
Frequency: 150 MHz -> CLB LUTs Util%: 15.65 %
Frequency: 150 MHz -> CLB Registers Used: 262205
Frequency: 150 MHz -> CLB Registers Util%: 3.21 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 0.099 ns
Frequency: 150 MHz -> Achieved Frequency: 152.261 MHz


Frequency: 200 MHz -> Synthesis: 16m 32s -> 992s
Frequency: 200 MHz -> Implementation: 39m 41s -> 2381s
Frequency: 200 MHz -> Power: 39.026 W
Frequency: 200 MHz -> CLB LUTs Used: 639419
Frequency: 200 MHz -> CLB LUTs Util%: 15.65 %
Frequency: 200 MHz -> CLB Registers Used: 262204
Frequency: 200 MHz -> CLB Registers Util%: 3.21 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 0.041 ns
Frequency: 200 MHz -> Achieved Frequency: 201.654 MHz


Frequency: 250 MHz -> Synthesis: 16m 6s -> 966s
Frequency: 250 MHz -> Implementation: 50m 55s -> 3055s
Frequency: 250 MHz -> Power: 46.758 W
Frequency: 250 MHz -> CLB LUTs Used: 639420
Frequency: 250 MHz -> CLB LUTs Util%: 15.65 %
Frequency: 250 MHz -> CLB Registers Used: 262129
Frequency: 250 MHz -> CLB Registers Util%: 3.21 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.002 ns
Frequency: 250 MHz -> Achieved Frequency: 250.125 MHz


Frequency: 300 MHz -> Synthesis: 15m 54s -> 954s
Frequency: 300 MHz -> Implementation: 41m 25s -> 2485s
Frequency: 300 MHz -> Power: 56.253 W
Frequency: 300 MHz -> CLB LUTs Used: 639423
Frequency: 300 MHz -> CLB LUTs Util%: 15.65 %
Frequency: 300 MHz -> CLB Registers Used: 262212
Frequency: 300 MHz -> CLB Registers Util%: 3.21 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: -0.300 ns
Frequency: 300 MHz -> Achieved Frequency: 275.229 MHz


Frequency: 350 MHz -> Synthesis: 16m 26s -> 986s
Frequency: 350 MHz -> Implementation: 61m 18s -> 3678s
Frequency: 350 MHz -> Power: 66.379 W
Frequency: 350 MHz -> CLB LUTs Used: 639426
Frequency: 350 MHz -> CLB LUTs Util%: 15.65 %
Frequency: 350 MHz -> CLB Registers Used: 262224
Frequency: 350 MHz -> CLB Registers Util%: 3.21 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: -0.831 ns
Frequency: 350 MHz -> Achieved Frequency: 271.139 MHz


Frequency: 400 MHz -> Synthesis: 16m 9s -> 969s
Frequency: 400 MHz -> Implementation: 46m 14s -> 2774s
Frequency: 400 MHz -> Power: 74.174 W
Frequency: 400 MHz -> CLB LUTs Used: 639526
Frequency: 400 MHz -> CLB LUTs Util%: 15.65 %
Frequency: 400 MHz -> CLB Registers Used: 262207
Frequency: 400 MHz -> CLB Registers Util%: 3.21 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.978 ns
Frequency: 400 MHz -> Achieved Frequency: 287.522 MHz


Frequency: 450 MHz -> Synthesis: 16m 21s -> 981s
Frequency: 450 MHz -> Implementation: 48m 11s -> 2891s
Frequency: 450 MHz -> Power: 83.941 W
Frequency: 450 MHz -> CLB LUTs Used: 639594
Frequency: 450 MHz -> CLB LUTs Util%: 15.65 %
Frequency: 450 MHz -> CLB Registers Used: 262223
Frequency: 450 MHz -> CLB Registers Util%: 3.21 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -1.276 ns
Frequency: 450 MHz -> Achieved Frequency: 285.859 MHz


WNS exceeded -1 ns, finished

