
`timescale 1ns / 1ns

module test;


wire  Cout;

reg  Cin, Clock;

wire [7:0]  sum;

reg [7:0]  Y;
reg [7:0]  X;



Design_8bitAdder_schematic top(Cout, sum, Cin, Clock, X, Y); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/ugrads/h/hbritton/ecen454_714/8bitAdder_run1/testfixture.verilog file
`include "/home/ugrads/h/hbritton/ecen454_714/8bitAdder_run1/testfixture.verilog"

`endif

endmodule 
