{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698434292308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698434292308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 00:48:12 2023 " "Processing started: Sat Oct 28 00:48:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698434292308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434292308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434292308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698434292531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698434292532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X-MUX_BEH " "Found design unit 1: MUX4X-MUX_BEH" {  } { { "GenMux.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/GenMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297806 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X " "Found entity 1: MUX4X" {  } { { "GenMux.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/GenMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_Comparator-bhv " "Found design unit 1: Binary_Comparator-bhv" {  } { { "comparator.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297807 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_Comparator " "Found entity 1: Binary_Comparator" {  } { { "comparator.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add32 " "Found entity 1: Add32" {  } { { "Add32.bdf" "" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/Add32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8 " "Found entity 1: Add8" {  } { { "Add8.bdf" "" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/Add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipemult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult " "Found entity 1: pipemult" {  } { { "pipemult.bdf" "" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/pipemult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297809 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/mult.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297810 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add1 " "Found entity 1: Add1" {  } { { "Add1.bdf" "" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/Add1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297811 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipemult " "Elaborating entity \"pipemult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698434297850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add32 Add32:inst3 " "Elaborating entity \"Add32\" for hierarchy \"Add32:inst3\"" {  } { { "pipemult.bdf" "inst3" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/pipemult.bdf" { { 408 448 616 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add8 Add32:inst3\|Add8:inst4 " "Elaborating entity \"Add8\" for hierarchy \"Add32:inst3\|Add8:inst4\"" {  } { { "Add32.bdf" "inst4" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/Add32.bdf" { { 408 520 672 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add1 Add32:inst3\|Add8:inst4\|Add1:inst7 " "Elaborating entity \"Add1\" for hierarchy \"Add32:inst3\|Add8:inst4\|Add1:inst7\"" {  } { { "Add8.bdf" "inst7" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/Add8.bdf" { { 872 576 696 968 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4X MUX4X:inst9 " "Elaborating entity \"MUX4X\" for hierarchy \"MUX4X:inst9\"" {  } { { "pipemult.bdf" "inst9" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/pipemult.bdf" { { 520 952 1160 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst1 " "Elaborating entity \"ram\" for hierarchy \"ram:inst1\"" {  } { { "pipemult.bdf" "inst1" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/pipemult.bdf" { { 192 432 624 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst " "Elaborating entity \"mult\" for hierarchy \"mult:inst\"" {  } { { "pipemult.bdf" "inst" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/pipemult.bdf" { { 56 184 360 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "lpm_mult_component" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297881 ""}  } { { "mult.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698434297881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_blo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_blo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_blo " "Found entity 1: mult_blo" {  } { { "db/mult_blo.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/mult_blo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_blo mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated " "Elaborating entity \"mult_blo\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT SQRT:inst4 " "Elaborating entity \"SQRT\" for hierarchy \"SQRT:inst4\"" {  } { { "pipemult.bdf" "inst4" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/pipemult.bdf" { { 568 424 704 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.vhd" "ALTSQRT_component" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT:inst4\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"SQRT:inst4\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 8 " "Parameter \"pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434297926 ""}  } { { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698434297926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_l5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_k5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434297999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434297999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434297999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_j5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298033 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_i5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_h5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_g5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298127 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_f5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_e5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_d5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298224 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_54c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_44c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_34c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_24c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298355 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_14c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_04c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:a_delay SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298462 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298475 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298479 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298485 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298494 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298522 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298532 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\"" {  } { { "altsqrt.tdf" "q_final_dff" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff SQRT:inst4\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\", which is child of megafunction instantiation \"SQRT:inst4\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } } { "SQRT.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_Comparator Binary_Comparator:inst5 " "Elaborating entity \"Binary_Comparator\" for hierarchy \"Binary_Comparator:inst5\"" {  } { { "pipemult.bdf" "inst5" { Schematic "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/pipemult.bdf" { { 720 432 640 864 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298547 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1698434298710 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1698434298710 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst1\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst1\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698434298797 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698434298797 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698434298797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram:inst1\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434298825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram:inst1\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698434298825 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698434298825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/Schematic/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698434298855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434298855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698434299099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698434299466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698434299466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "951 " "Implemented 951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698434299516 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698434299516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "767 " "Implemented 767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698434299516 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698434299516 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1698434299516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698434299516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698434299530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 00:48:19 2023 " "Processing ended: Sat Oct 28 00:48:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698434299530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698434299530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698434299530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698434299530 ""}
