# N-channel 60 V, $2.4 \mathrm{~m} \Omega$ typ., 140 A, STripFET F7 Power MOSFET in a PowerFLAT $5 \times 6$ package 

![img-0.jpeg](img-0.jpeg)

PowerFLAT ${ }^{\text {TM }} 5 \times 6$
![img-1.jpeg](img-1.jpeg)

| 60 V | $2.8 \mathrm{~m} \Omega$ | 140 A | 125 W |
| :--: | :--: | :--: | :--: |

- Among the lowest $R_{D S(\text { on })}$ on the market
- Excellent FoM (figure of merit)
- Low $\mathrm{C}_{\text {ISS }} / \mathrm{C}_{\text {ISS }}$ ratio for EMI immunity
- High avalanche ruggedness
- Logic level $\mathrm{V}_{\mathrm{GS}(\mathrm{th})}$


## Applications

- Switching applications


## Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

## Product status

STL140N6F7

| Product summary |
| :--: |
| Order code $\quad$ STL140N6F7 |
| Marking $\quad 140 \mathrm{~N} 6 \mathrm{~F} 7$ |
| Package $\quad$ PowerFLAT $5 \times 6$ |
| Packing $\quad$ Tape and reel |# 1 Electrical ratings 

Table 1. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
| :--: | :--: | :--: | :--: |
| $\mathrm{V}_{\mathrm{DS}}$ | Drain-source voltage | 60 | V |
| $\mathrm{V}_{\mathrm{GS}}$ | Gate-source voltage | $\pm 20$ | V |
| $\mathrm{I}_{\mathrm{D}}{ }^{(1)}$ | Drain current (continuous) at $\mathrm{T}_{\text {case }}=25^{\circ} \mathrm{C}$ | 140 | A |
|  | Drain current (continuous) at $\mathrm{T}_{\text {case }}=100^{\circ} \mathrm{C}$ | 107 |  |
| $\mathrm{I}_{\mathrm{DM}}{ }^{(1)(2)}$ | Drain current (pulsed) | 560 | A |
| $\mathrm{I}_{\mathrm{D}}{ }^{(3)}$ | Drain current (continuous) at $\mathrm{T}_{\text {pcb }}=25^{\circ} \mathrm{C}$ | 30 | A |
|  | Drain current (continuous) at $\mathrm{T}_{\text {pcb }}=100^{\circ} \mathrm{C}$ | 21 |  |
| $\mathrm{I}_{\mathrm{DM}}{ }^{(2)(3)}$ | Drain current (pulsed) | 116 | A |
| $\mathrm{P}_{\text {TOT }}{ }^{(1)}$ | Total power dissipation at $\mathrm{T}_{\text {case }}=25^{\circ} \mathrm{C}$ | 125 | W |
| $\mathrm{P}_{\text {TOT }}{ }^{(3)}$ | Total power dissipation at $\mathrm{T}_{\text {pcb }}=25^{\circ} \mathrm{C}$ | 4.8 | W |
| $\mathrm{E}_{\mathrm{AS}}{ }^{(4)}$ | Single pulse avalanche energy | 38 | mJ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -55 to 175 | ${ }^{\circ} \mathrm{C}$ |
| $T_{j}$ | Operating junction temperature range |  |  |

1. This value is rated according to $R_{\text {Bij-c }}$.
2. Pulse width is limited by safe operating area.
3. This value is rated according to $R_{\text {Bij-pcb }}$
4. Starting $T_{j}=25^{\circ} \mathrm{C}, I_{D}=16 \mathrm{~A}, V_{D D}=40 \mathrm{~V}$

Table 2. Thermal data

| Symbol | Parameter | Value | Unit |
| :--: | :-- | :--: | :--: |
| $\mathrm{R}_{\text {Bij-pcb }}{ }^{(1)}$ | Thermal resistance junction-pcb | 31.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {Bij-case }}$ | Thermal resistance junction-case | 1.2 |  |

1. When mounted on a 1-inchÂ² FR-4 board, $20 z \mathrm{Cu}, t<10 \mathrm{~s}$# 2 Electrical characteristics 

( $T_{\text {case }}=25^{\circ} \mathrm{C}$ unless otherwise specified)

Table 3. Static

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :--: | :-- | :-- | :--: | :--: | :--: | :--: |
| $V_{(\mathrm{BR}) \mathrm{DSS}}$ | Drain-source breakdown <br> voltage | $V_{G S}=0 \mathrm{~V}, I_{D}=1 \mathrm{~mA}$ | 60 |  |  | V |
| $I_{D S S}$ | Zero gate voltage drain current | $V_{G S}=0 \mathrm{~V}, V_{D S}=60 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $I_{G S S}$ | Gate-body leakage current | $V_{D S}=0 \mathrm{~V}, V_{G S}= \pm 20 \mathrm{~V}$ |  |  | 100 | nA |
| $V_{G S(I R)}$ | Gate threshold voltage | $V_{D S}=V_{G S}, I_{D}=250 \mu \mathrm{~A}$ | 2 |  | 4 | V |
| $R_{D S(\text { on })}$ | Static drain-source <br> on-resistance | $V_{G S}=10 \mathrm{~V}, I_{D}=15 \mathrm{~A}$ |  | 2.4 | 2.8 | m $\Omega$ |

Table 4. Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :--: | :-- | :-- | :--: | :--: | :--: | :--: |
| $\mathrm{C}_{\text {iss }}$ | Input capacitance |  | - | 3110 | - |  |
| $\mathrm{C}_{\text {oss }}$ | Output capacitance | $V_{D S}=25 \mathrm{~V}, f=1 \mathrm{MHz}, V_{G S}=0 \mathrm{~V}$ | - | 1520 | - | pF |
| $\mathrm{C}_{\text {rss }}$ | Reverse transfer capacitance |  | - | 193 | - |  |
| $\mathrm{Q}_{\mathrm{g}}$ | Total gate charge |  | - | 55 | - |  |
| $\mathrm{Q}_{\mathrm{gs}}$ | Gate-source charge | $V_{D D}=30 \mathrm{~V}, I_{D}=30 \mathrm{~A}, V_{G S}=0$ to 10 V <br> (see Figure 13. Test circuit for gate <br> charge behavior) | - | 19 | - | nC |
| $\mathrm{Q}_{\mathrm{gd}}$ | Gate-drain charge |  | - | 18 | - |  |

Table 5. Switching times

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :--: | :-- | :-- | :--: | :--: | :--: | :--: |
| $t_{d(o n)}$ | Turn-on delay time |  | - | 24 | - |  |
| $t_{r}$ | Rise time | $V_{D D}=30 \mathrm{~V}, I_{D}=15 \mathrm{AR}_{G}=4.7 \Omega$, <br> $V_{G S}=10 \mathrm{~V}$ (see Figure 12. Test circuit <br> for resistive load switching times and <br> Figure 17. Switching time waveform) | - | 68 | - | ns |
| $t_{d(o f f)}$ | Turn-off delay time |  | - | 39 | - |  |
| $t_{f}$ | Fall time |  | - | 20 | - |  |

Table 6. Source-drain diode

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :--: | :--: | :--: | :--: | :--: | :--: | :--: |
| $V_{S D}{ }^{(1)}$ | Forward on voltage | $V_{G S}=0 \mathrm{~V}, I_{S D}=30 \mathrm{~A}$ | - |  | 1.2 | V |
| $t_{r r}$ | Reverse recovery time | $I_{S D}=30 \mathrm{~A}, d i / d t=100 \mathrm{~A} / \mu \mathrm{s}, V_{D D}=48 \mathrm{~V}$ <br> (see Figure 14. Test circuit for inductive <br> load switching and diode recovery times) | - | 42.4 |  | ns |
| $Q_{r r}$ | Reverse recovery charge |  | - | 38.2 |  | nC |
| $I_{R R M}$ | Reverse recovery current |  | - | 1.8 |  | A |

1. Pulse test: pulse duration $=300 \mu \mathrm{~s}$, duty cycle $1.5 \%$.# 2.1 Electrical characteristics (curves) 

![img-2.jpeg](img-2.jpeg)

Figure 5. Gate charge vs gate-source voltage
![img-3.jpeg](img-3.jpeg)

Figure 6. Static drain-source on-resistance
![img-4.jpeg](img-4.jpeg)Figure 7. Capacitance variations
![img-5.jpeg](img-5.jpeg)

Figure 8. Normalized gate threshold voltage vs temperature
![img-6.jpeg](img-6.jpeg)

Figure 9. Normalized on-resistance vs temperature
![img-7.jpeg](img-7.jpeg)

Figure 10. Normalized $V_{(B R) D S S}$ vs temperature
![img-8.jpeg](img-8.jpeg)

Figure 11. Source-drain diode forward characteristics
![img-9.jpeg](img-9.jpeg)Figure 12. Test circuit for resistive load switching times
![img-10.jpeg](img-10.jpeg)

Figure 13. Test circuit for gate charge behavior
![img-11.jpeg](img-11.jpeg)

Figure 14. Test circuit for inductive load switching and diode recovery times
![img-12.jpeg](img-12.jpeg)

Figure 15. Unclamped inductive load test circuit
![img-13.jpeg](img-13.jpeg)

Figure 16. Unclamped inductive waveform
![img-14.jpeg](img-14.jpeg)

Figure 17. Switching time waveform
![img-15.jpeg](img-15.jpeg)# Package information 

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.# 4.1 PowerFLAT 5x6 type C package information 

Figure 18. PowerFLAT 5x6 type C package outline
![img-16.jpeg](img-16.jpeg)Table 7. PowerFLAT 5x6 type C package mechanical data

|  Dim. | mm |  |   |
| --- | --- | --- | --- |
|   | Min. | Typ. | Max.  |
|  A | 0.80 |  | 1.00  |
|  A1 | 0.02 |  | 0.05  |
|  A2 |  | 0.25 |   |
|  b | 0.30 |  | 0.50  |
|  C | 5.80 | 6.00 | 6.20  |
|  D | 5.00 | 5.20 | 5.40  |
|  D2 | 4.15 |  | 4.45  |
|  D3 | 4.05 | 4.20 | 4.35  |
|  D4 | 4.80 | 5.00 | 5.20  |
|  D5 | 0.25 | 0.40 | 0.55  |
|  D6 | 0.15 | 0.30 | 0.45  |
|  e |  | 1.27 |   |
|  E | 5.95 | 6.15 | 6.35  |
|  E2 | 3.50 |  | 3.70  |
|  E3 | 2.35 |  | 2.55  |
|  E4 | 0.40 |  | 0.60  |
|  E5 | 0.08 |  | 0.28  |
|  E6 | 0.20 | 0.325 | 0.45  |
|  E7 | 0.75 | 0.90 | 1.05  |
|  K | 1.05 |  | 1.35  |
|  L | 0.725 |  | 1.025  |
|  L1 | 0.05 | 0.15 | 0.25  |
|  $\theta$ | $0^{\circ}$ |  | $12^{\circ}$  |# 4.2 PowerFLAT 5x6 type SUBCON package information 

Figure 19. PowerFLAT 5x6 type SUBCON package outline
![img-17.jpeg](img-17.jpeg)Table 8. PowerFLAT 5x6 type SUBCON package mechanical data

|  Dim. | mm |  |   |
| --- | --- | --- | --- |
|   | Min. | Typ. | Max.  |
|  A | 0.90 | 0.95 | 1.00  |
|  A1 |  | 0.02 |   |
|  b | 0.35 | 0.40 | 0.45  |
|  b1 |  | 0.30 |   |
|  c | 0.21 | 0.25 | 0.34  |
|  D | 4.80 |  | 5.10  |
|  D1 | 4.80 | 4.90 | 5.00  |
|  D2 | 4.01 | 4.21 | 4.31  |
|  e | 1.17 | 1.27 | 1.37  |
|  E | 5.90 | 6.00 | 6.10  |
|  E1 | 5.70 | 5.75 | 5.80  |
|  E2 | 3.54 | 3.64 | 3.74  |
|  E4 | 0.15 | 0.25 | 0.35  |
|  E5 | 0.26 | 0.36 | 0.46  |
|  H | 0.51 | 0.61 | 0.71  |
|  K | 0.95 |  |   |
|  L | 0.51 | 0.61 | 0.71  |
|  L1 | 0.06 | 0.13 | 0.20  |
|  L2 |  |  | 0.10  |
|  P | 1.00 | 1.10 | 1.20  |
|  $\theta$ | $8^{\circ}$ | $10^{\circ}$ | $12^{\circ}$  |Figure 20. PowerFLAT $5 \times 6$ recommended footprint (dimensions are in mm )
![img-18.jpeg](img-18.jpeg)# 4.3 PowerFLAT 5x6 packing information 

Figure 21. PowerFLAT 5x6 tape (dimensions are in mm)
![img-19.jpeg](img-19.jpeg)

Figure 22. PowerFLAT 5x6 package orientation in carrier tape
![img-20.jpeg](img-20.jpeg)Figure 23. PowerFLAT $5 \times 6$ reel
![img-21.jpeg](img-21.jpeg)
![img-22.jpeg](img-22.jpeg)

CORE DETAIL
All dimensions are in millimeters# Contents 

1 Electrical ratings ..... 2
2 Electrical characteristics ..... 3
2.1 Electrical characteristics (curves) ..... 3
3 Test circuits ..... 6
4 Package information ..... 7
4.1 PowerFLAT $5 \times 6$ type C package information ..... 8
4.2 PowerFLAT $5 \times 6$ type SUBCON package information ..... 9
4.3 PowerFLAT ${ }^{\text {TM }} 5 \times 6$ packing information ..... 13
Revision history ..... 16# Revision history 

Table 9. Document revision history

| Date | Revision | Changes |
| :--: | :--: | :--: |
| 02-Aug-2013 | 1 | First release. |
| 18-Mar-2014 | 2 | Updated $\mathrm{V}_{\mathrm{DS}}$ value in Table 2: Absolute maximum ratings and Table 4: On /off states. <br> Updated Section 4: Package mechanical data. <br> Minor text changes. |
| 09-Apr-2015 | 3 | Text edits and formatting changes throughout document <br> On cover page: <br> -updated title description <br> -updated device 'Features' and 'Description' <br> Updated section 1 Electrical ratings <br> Updated section 2 Electrical characteristics <br> Added section 2.1 Electrical characteristics (curves) <br> Updated and renamed Section 4 Package information (was Package mechanical data) <br> Updated and renamed Section 4.2 Packing information (was Section 5 Packaging mechanical data) |
| 19-May-2015 | 4 | In Section 2.1 Electrical characteristics (curves): <br> - Updated Figure 24: Capacitance variations |
| 21-Apr-2017 | 5 | Added $\mathrm{E}_{\mathrm{AS}}$ in Table 2: "Absolute maximum ratings" <br> Updated Section 4.1: "PowerFLAT ${ }^{\text {TM }}$ 5x6 type C package information" <br> Minor text changes. |
| 10-Sep-2019 | 6 | Added: Section 4.2 PowerFLAT 5x6 type SUBCON package information. <br> Minor text changes. |
| 01-Oct-2019 | 7 | Updated Section 4.2 PowerFLAT 5x6 type SUBCON package information. <br> Minor text changes |# IMPORTANT NOTICE - PLEASE READ CAREFULLY 

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
(c) 2019 STMicroelectronics - All rights reserved