# Loading project dec_7seg_sim
vsim work.dec_7seg_sim
# vsim work.dec_7seg_sim 
# Start time: 18:29:24 on Aug 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dec_7seg_sim(sim)
# Loading work.dec_7seg(rtl)
add wave -position end  sim:/dec_7seg_sim/DIN
add wave -position end  sim:/dec_7seg_sim/SEG7
run
run -all
# End time: 18:32:22 on Aug 05,2020, Elapsed time: 0:02:58
# Errors: 0, Warnings: 1
