# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../edit_UART_LITE_TX_v1_0.srcs/sources_1/imports/Desktop/uart_tx.v"
verilog xil_defaultlib  "../../../edit_UART_LITE_TX_v1_0.srcs/sim_1/imports/Desktop/tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
