{"vcs1":{"timestamp_begin":1709283611.611862250, "rt":1.16, "ut":0.26, "st":0.19}}
{"vcselab":{"timestamp_begin":1709283612.844068577, "rt":0.74, "ut":0.28, "st":0.10}}
{"link":{"timestamp_begin":1709283613.638394310, "rt":0.30, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709283611.068270765}
{"VCS_COMP_START_TIME": 1709283611.068270765}
{"VCS_COMP_END_TIME": 1709283615.037125409}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330184}}
{"stitch_vcselab": {"peak_mem": 231548}}
