verilog work ../../bus_clk_gen.v
verilog work ../example_design/bus_clk_gen_exdes.v
