$date
	Wed Jan 11 16:47:29 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JohnsonSynchronousDownCounterTestBench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 4 " out [3:0] $end
$var wire 1 # rst $end
$var reg 4 $ ns [3:0] $end
$var reg 4 % ps [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
bx "
0!
$end
#10
1!
#20
b1000 $
b0 "
b0 %
0!
0#
#30
b1100 $
b1000 "
b1000 %
1!
1#
#40
0!
#50
b1110 $
b1100 "
b1100 %
1!
#60
0!
#70
b1111 $
b1110 "
b1110 %
1!
#80
0!
#90
b111 $
b1111 "
b1111 %
1!
#100
0!
#110
b11 $
b111 "
b111 %
1!
#120
0!
#130
b1 $
b11 "
b11 %
1!
#140
0!
#150
b0 $
b1 "
b1 %
1!
#160
0!
#170
b1000 $
b0 "
b0 %
1!
#180
0!
#190
b1100 $
b1000 "
b1000 %
1!
#200
0!
#210
b1110 $
b1100 "
b1100 %
1!
#220
0!
#230
b1111 $
b1110 "
b1110 %
1!
#240
0!
#250
b111 $
b1111 "
b1111 %
1!
#260
0!
#270
b11 $
b111 "
b111 %
1!
#280
0!
#290
b1 $
b11 "
b11 %
1!
#300
0!
#310
b0 $
b1 "
b1 %
1!
#320
0!
#330
b1000 $
b0 "
b0 %
1!
#340
0!
#350
b1100 $
b1000 "
b1000 %
1!
#360
0!
#370
b1110 $
b1100 "
b1100 %
1!
#380
0!
#390
b1111 $
b1110 "
b1110 %
1!
#400
b1000 $
b0 "
b0 %
0!
0#
#410
1!
#420
0!
