{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572385164129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572385164155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 17:39:23 2019 " "Processing started: Tue Oct 29 17:39:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572385164155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385164155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6part1a -c lab6part1a " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6part1a -c lab6part1a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385164155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572385165823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572385165823 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/d_ff_low_async.v " "Can't analyze file -- file //SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/d_ff_low_async.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572385175002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part1a.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6part1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6part1a " "Found entity 1: lab6part1a" {  } { { "lab6part1a.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/lab6part1a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385175115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385175115 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" FSM.v(10) " "Verilog HDL syntax error at FSM.v(10) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/FSM.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572385175187 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"<=\", or \"=\" FSM.v(10) " "Verilog HDL syntax error at FSM.v(10) near text: \")\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FSM.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/FSM.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572385175199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y FSM.v(4) " "Verilog HDL Declaration information at FSM.v(4): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "FSM.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/FSM.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385175203 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FSM FSM.v(1) " "Ignored design unit \"FSM\" at FSM.v(1) due to previous errors" {  } { { "FSM.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/FSM.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572385175203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 0 0 " "Found 0 design units, including 0 entities, in source file fsm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385175217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/ff.v " "Can't analyze file -- file //SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/ff.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572385175219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y ff_reset0.v(2) " "Verilog HDL Declaration information at ff_reset0.v(2): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "ff_reset0.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/ff_reset0.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385175282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_reset0.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_reset0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_reset0 " "Found entity 1: ff_reset0" {  } { { "ff_reset0.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/ff_reset0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385175350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385175350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y ff_reset1.v(2) " "Verilog HDL Declaration information at ff_reset1.v(2): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "ff_reset1.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/ff_reset1.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385175410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_reset1.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_reset1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_reset1 " "Found entity 1: ff_reset1" {  } { { "ff_reset1.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/ff_reset1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385175480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385175480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/output_files/lab6part1a.map.smsg " "Generated suppressed messages file //SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 1a/output_files/lab6part1a.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385175569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572385176001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 29 17:39:36 2019 " "Processing ended: Tue Oct 29 17:39:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572385176001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572385176001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572385176001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385176001 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385177148 ""}
