;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME:   ADCINCVR_mes.inc
;;  Version: 3.1, Updated on 2009/10/15 at 17:11:37
;;  Generated by PSoC Designer 5.0.1127.0
;;
;;  DESCRIPTION:  Assembler declarations for the ADCINCVR user module interface.
;;
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************


;--------------------------------------------------
; Register Address Constants for ADCINCVR_mes
;--------------------------------------------------

; Counter Constants
ADCINCVR_mes_bfCounter_Mask:           equ   01h
ADCINCVR_mes_bfCounter_INT_REG:        equ   0e1h

; PWM Constants
ADCINCVR_mes_bfPWM16_Mask:             equ   04h
ADCINCVR_mes_bfPWM16_INT_REG:          equ   0e1h

; Power Settings
ADCINCVR_mes_bfPOWERMASK:              equ   03h
ADCINCVR_mes_OFF:                      equ   00h
ADCINCVR_mes_LOWPOWER:                 equ   01h
ADCINCVR_mes_MEDPOWER:                 equ   02h
ADCINCVR_mes_HIGHPOWER:                equ   03h

; Parameter Settings
ADCINCVR_mes_bNUMBITS:                 equ   ah
ADCINCVR_mes_bCALCTIME:                equ   24h
ADCINCVR_mes_bMAXRES:                  equ   0Dh      ; Max resolution 13 bits
ADCINCVR_mes_bMINRES:                  equ   07h      ; Min resolution 7 bits
ADCINCVR_mes_fCOMPARE_TRUE:            equ   08h      ; Bit to enable compare True interrupts

; Functionality constants
ADCINCVR_mes_fFSW0:                    equ   10h      ; Switch Cap FSW0 switch enable
ADCINCVR_mes_NoAZ:                     equ   01h      ; Set if AutoZero is not enabled
ADCINCVR_mes_fAutoZero:                equ   20h      ; Switch Cap AutoZero switch enable
ADCINCVR_mes_fDBLK_ENABLE:             equ   01h      ; Digital block enable bit
ADCINCVR_mes_fPULSE_WIDE:              equ   04h      ; Enable wide terminal count pulse.

; fStatus definitions
ADCINCVR_mes_fDATA_READY:              equ   10h      ; This bit is set when data is available
ADCINCVR_mes_bRES_MASK:                equ   0Fh      ; This bit while in integrate cycle

; Data Format
ADCINCVR_mes_DATA_FORMAT:              equ   1

; Flag in CR2 register mask
ADCINCVR_mes_fRES_SET:                 equ   01h

;--------------------------------------------------
; Registers used by ADCINCVR_mes
;--------------------------------------------------
; ADCINCVR PSoC Block register Definitions
; Integrator Block Register Definitions
ADCINCVR_mes_bfAtoDcr0: equ 8ch
ADCINCVR_mes_bfAtoDcr1: equ 8dh
ADCINCVR_mes_bfAtoDcr2: equ 8eh
ADCINCVR_mes_bfAtoDcr3: equ 8fh

; Counter Block Register Definitions
ADCINCVR_mes_fCounterFN:    equ 20h
ADCINCVR_mes_fCounterSL:    equ 21h
ADCINCVR_mes_fCounterOS:    equ 22h
ADCINCVR_mes_bCount:    equ 20h
ADCINCVR_mes_bPeriod:   equ 21h
ADCINCVR_mes_bCompare:  equ 22h
ADCINCVR_mes_bCounter_CR0:  equ 23h

; PWM16 Block Register Definitions
ADCINCVR_mes_bfPWM_LSB_FN:  equ 24h
ADCINCVR_mes_bfPWM_MSB_FN:  equ 28h
ADCINCVR_mes_fPWM_LSB_CR0:  equ 27h
ADCINCVR_mes_fPWM_MSB_CR0:  equ 2bh
ADCINCVR_mes_bPWM_Count_MSB:    equ 28h
ADCINCVR_mes_bPWM_Count_LSB:    equ 24h
ADCINCVR_mes_bPWM_Period_MSB:   equ 29h
ADCINCVR_mes_bPWM_Period_LSB:   equ 25h
ADCINCVR_mes_bPWM_IntTime_MSB:  equ 2ah
ADCINCVR_mes_bPWM_IntTime_LSB:  equ 26h
ADCINCVR_mes_bfPWM_LSB_FN:  equ 24h
ADCINCVR_mes_bfPWM_MSB_FN:  equ 28h


; End of File ADCINCVR_mes.inc


