
    The software accessible registers of the core are described in the following
    tables. The tables give information on the name, read/write capability, address, width in bits, and a textual description.

    \begin{table}[H]
      \centering
      \begin{tabularx}{\textwidth}{|l|c|c|c|c|X|}
        
        \hline
        \rowcolor{iob-green}
        {\bf Name} & {\bf R/W} & {\bf Addr} & {\bf Width} & {\bf Default} & {\bf Description} \\ \hline

        \input cache_csrs_tab
     
      \end{tabularx}
      \caption{CACHE software accessible registers.}
      \label{cache_csrs_tab:is}
    \end{table}

    \begin{table}[H]
      \centering
      \begin{tabularx}{\textwidth}{|l|c|c|c|c|X|}
        
        \hline
        \rowcolor{iob-green}
        {\bf Name} & {\bf R/W} & {\bf Addr} & {\bf Width} & {\bf Default} & {\bf Description} \\ \hline

        \input general_operation_csrs_tab
     
      \end{tabularx}
      \caption{General Registers.}
      \label{general_operation_csrs_tab:is}
    \end{table}
\clearpage