// Seed: 2260821429
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_2 = -1'b0;
  wire id_5, id_6;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  supply0 id_1;
  always
    case (1)
      id_1: begin : LABEL_0
        begin : LABEL_0
          id_2 <= -1;
        end
        id_1 = -1 - 1;
      end
    endcase
  assign id_1 = id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  id_4(
      -1
  );
endmodule
