0:	input_addr
4:	output_addr
8:	n
12:	result
16:	const_1
20:	_start
30:	factorial_begin
45:	factorial_while
85:	factorial_end
---
mem[0..19]: 	80 00 00 00 84 00 00 00 00 00 00 00 01 00 00 00 01 00 00 00
mem[20..24]: 	LoadInd 0 	@_start
mem[25..29]: 	StoreAddr 8
mem[30..34]: 	LoadAddr 16 	@factorial_begin
mem[35..39]: 	StoreAddr 12
mem[40..44]: 	LoadAddr 8
mem[45..49]: 	Beqz 85 	@factorial_while
mem[50..54]: 	LoadAddr 12
mem[55..59]: 	Mul 8
mem[60..64]: 	StoreAddr 12
mem[65..69]: 	LoadAddr 8
mem[70..74]: 	Sub 16
mem[75..79]: 	StoreAddr 8
mem[80..84]: 	Jmp 45
mem[85..89]: 	LoadAddr 12 	@factorial_end
mem[90..94]: 	StoreInd 4
mem[95..99]: 	Halt
---
