T_1 F_1 (\r\nT_2 * V_1 )\r\n{\r\nconst T_3 * V_2 = NULL ;\r\nT_1 V_3 = 0 ;\r\nT_1 V_4 = 0 ;\r\nif( ( V_1 -> V_5 . type != F_2 () ) ||\r\n( V_1 -> V_6 . type != F_2 () ) ) {\r\nreturn V_3 ; }\r\nif( ( V_1 -> V_5 . V_7 != 20 ) ||\r\n( V_1 -> V_6 . V_7 != 20 ) ) {\r\nreturn V_3 ; }\r\nV_2 = ( const T_3 * ) V_1 -> V_5 . V_8 ;\r\nV_4 =\r\n( ( V_2 [ 0 ] << 24 ) |\r\n( V_2 [ 1 ] << 16 ) |\r\n( V_2 [ 2 ] << 8 ) |\r\nV_2 [ 3 ] ) ;\r\nif( ( V_4 == 0x470027c1 ) ||\r\n( V_4 == 0x47002741 ) ) {\r\nV_3 = ( ( V_2 [ 8 ] ) << 16 ) |\r\n( ( V_2 [ 9 ] ) << 8 ) |\r\n( V_2 [ 10 ] ) ;\r\n}\r\nV_2 = ( const T_3 * ) V_1 -> V_6 . V_8 ;\r\nV_4 = ( ( V_2 [ 0 ] << 24 ) |\r\n( V_2 [ 1 ] << 16 ) |\r\n( V_2 [ 2 ] << 8 ) |\r\nV_2 [ 3 ] ) ;\r\nif( ( V_4 == 0x470027c1 ) ||\r\n( V_4 == 0x47002741 ) ) {\r\nV_3 = ( ( V_2 [ 8 ] ) << 16 ) |\r\n( ( V_2 [ 9 ] ) << 8 ) |\r\n( V_2 [ 10 ] ) ;\r\n}\r\nreturn V_3 ;\r\n}\r\nint F_3 ( T_2 * V_1 V_9 )\r\n{\r\nint V_10 = V_11 ;\r\nconst T_3 * V_2 = NULL ;\r\nT_1 V_4 = 0 ;\r\nif( ( V_1 -> V_5 . type != F_2 () ) || ( V_1 -> V_6 . type != F_2 () ) ) {\r\nreturn V_10 ; }\r\nif( ( V_1 -> V_5 . V_7 != 20 ) || ( V_1 -> V_6 . V_7 != 20 ) ) {\r\nreturn V_10 ; }\r\nV_2 = ( const T_3 * ) V_1 -> V_5 . V_8 ;\r\nV_4 = ( ( V_2 [ 0 ] << 24 ) | ( V_2 [ 1 ] << 16 ) | ( V_2 [ 2 ] << 8 ) | V_2 [ 3 ] ) ;\r\nif( ( V_4 == 0x470027c1 ) || ( V_4 == 0x47002741 ) ) {\r\nV_10 = V_12 ;\r\n}\r\nV_2 = ( const T_3 * ) V_1 -> V_6 . V_8 ;\r\nV_4 = ( ( V_2 [ 0 ] << 24 ) | ( V_2 [ 1 ] << 16 ) | ( V_2 [ 2 ] << 8 ) | V_2 [ 3 ] ) ;\r\nif( ( V_4 == 0x470027c1 ) || ( V_4 == 0x47002741 ) ) {\r\nV_10 = V_13 ;\r\n}\r\nreturn V_10 ;\r\n}\r\nT_4 * F_4 ( void ) {\r\nreturn V_14 ;\r\n}\r\nT_5 * F_5 (\r\nT_6 * V_15 ,\r\nT_7 V_16 ,\r\nT_6 * V_17 )\r\n{\r\nT_5 * V_18 = NULL ;\r\nT_1 V_19 = 0 ;\r\nT_1 V_20 = 0 ;\r\nV_20 = F_6 ( V_20 , V_15 ) ;\r\nV_19 = ( V_20 << 16 ) | V_16 ;\r\nV_20 = F_6 ( V_20 , V_17 ) ;\r\nV_19 = ( V_20 << 24 ) | V_19 ;\r\nV_18 = ( T_5 * )\r\nF_7 ( F_4 () , V_19 ) ;\r\nreturn V_18 ;\r\n}\r\nT_5 * F_8 (\r\nT_6 * V_15 ,\r\nT_7 V_16 ,\r\nT_6 * V_17 ,\r\nT_5 * V_21 )\r\n{\r\nT_5 * V_18 = NULL ;\r\nT_1 V_19 = 0 ;\r\nT_1 V_20 = 0 ;\r\nV_20 = F_6 ( V_20 , V_15 ) ;\r\nV_19 = ( V_20 << 16 ) | V_16 ;\r\nV_20 = F_6 ( V_20 , V_17 ) ;\r\nV_19 = ( V_20 << 24 ) | V_19 ;\r\nV_18 = ( T_5 * )\r\nF_7 (\r\nF_4 () ,\r\nV_19 ) ;\r\nif( V_18 ) {\r\nreturn NULL ; }\r\nF_9 (\r\nF_4 () ,\r\nV_19 ,\r\n( void * ) V_21 ) ;\r\nreturn V_21 ;\r\n}\r\nstatic int\r\nF_10 (\r\nT_8 * V_22 ,\r\nT_2 * V_1 ,\r\nT_9 * V_23 ,\r\nvoid * V_8 V_9 )\r\n{\r\nint V_24 = 0 ;\r\nT_10 * V_25 = NULL ;\r\nT_9 * V_26 = NULL ;\r\nT_3 V_27 = 0 ;\r\nT_3 V_28 = 0 ;\r\nT_7 V_29 = 0 ;\r\nV_30 = V_23 ;\r\nif ( ( int ) ( V_31 ) V_8 == FALSE )\r\n{\r\nV_25 = F_11 (\r\nV_23 ,\r\nV_32 ,\r\nV_22 ,\r\n0 ,\r\n0 ,\r\nV_33 ) ;\r\nV_26 = F_12 (\r\nV_25 ,\r\nV_34 ) ;\r\nF_13 (\r\nV_22 ,\r\nV_1 ,\r\nV_26 , NULL ) ;\r\nreturn V_24 +\r\nF_14 ( V_22 , V_24 ) ;\r\n}\r\nif ( ( int ) ( V_31 ) V_8 == TRUE )\r\n{\r\nV_29 = F_15 ( V_22 , V_24 ) ;\r\nV_26 = F_16 (\r\nV_23 , V_22 , V_24 , 0 ,\r\nV_35 , NULL , V_36 ) ;\r\nV_28 = F_17 ( V_22 , V_24 ) ;\r\nF_11 ( V_26 ,\r\nV_37 ,\r\nV_22 ,\r\nV_24 ,\r\n1 ,\r\nV_38 ) ;\r\nswitch( V_28 & V_39 ) {\r\ncase V_40 :\r\ncase V_41 :\r\nF_11 ( V_26 ,\r\nV_42 ,\r\nV_22 ,\r\nV_24 ,\r\n1 ,\r\nV_38 ) ;\r\nF_11 ( V_26 ,\r\nV_43 ,\r\nV_22 ,\r\nV_24 ,\r\n1 ,\r\nV_38 ) ;\r\nF_11 ( V_26 ,\r\nV_44 ,\r\nV_22 ,\r\nV_24 ,\r\n1 ,\r\nV_38 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_24 ++ ;\r\nV_26 = F_16 (\r\nV_23 , V_22 , V_24 , 0 ,\r\nV_45 , NULL , V_46 ) ;\r\nV_27 = F_17 ( V_22 , V_24 ) ;\r\nF_18 ( V_26 , V_47 ,\r\nV_22 ,\r\nV_24 ,\r\n1 ,\r\nV_29 ,\r\nL_1 ,\r\nF_19 ( V_29 & V_48 , V_49 , L_2 ) ,\r\nV_27 ) ;\r\nswitch( V_28 & V_39 ) {\r\ncase V_40 :\r\ncase V_41 :\r\nF_11 (\r\nV_26 ,\r\nV_50 ,\r\nV_22 ,\r\nV_24 ,\r\n1 ,\r\nV_38 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_24 ++ ;\r\nV_26 = F_16 (\r\nV_23 , V_22 , V_24 , 0 ,\r\nV_51 , NULL , V_52 ) ;\r\nF_20 (\r\nF_21 ( V_22 , V_24 ) ,\r\nV_1 ,\r\nV_26 , NULL ) ;\r\nreturn V_24 +\r\nF_14 ( V_22 , V_24 ) ;\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic T_11 F_22 (\r\nT_8 * V_22 ,\r\nT_2 * V_1 ,\r\nT_9 * V_23 ,\r\nvoid * V_8 V_9 )\r\n{\r\nif ( F_23 ( V_22 ) < 2 ) {\r\nreturn FALSE ; }\r\nswitch( F_15 ( V_22 , 0 ) & 0xf8ff ) {\r\ncase 0xe802 :\r\ncase 0xf802 :\r\ncase 0xf002 :\r\ncase 0xd802 :\r\ncase 0xe002 :\r\ncase 0xe012 :\r\ncase 0xe022 :\r\ncase 0xe032 :\r\ncase 0xe042 :\r\ncase 0xe052 :\r\ncase 0xe062 :\r\ncase 0xe072 :\r\ncase 0xa002 :\r\ncase 0xa012 :\r\ncase 0xa022 :\r\ncase 0xa032 :\r\ncase 0xa042 :\r\ncase 0xa052 :\r\ncase 0xa062 :\r\ncase 0xa072 :\r\nF_10 (\r\nV_22 ,\r\nV_1 ,\r\nV_23 ,\r\n( void * ) TRUE ) ;\r\nreturn TRUE ;\r\ndefault:\r\nbreak;\r\n}\r\nswitch( F_15 ( V_22 , 0 ) & 0xfff0 ) {\r\ncase 0x0020 :\r\ncase 0x00a0 :\r\nF_10 ( V_22 , V_1 , V_23 , ( void * ) FALSE ) ;\r\nreturn TRUE ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn FALSE ;\r\n}\r\nvoid F_24 ( void )\r\n{\r\nstatic T_12 V_53 [] = {\r\n#include "packet-atn-ulcs-hfarr.c"\r\n{ & V_37 ,\r\n{ L_3 ,\r\nL_4 ,\r\nV_54 ,\r\nV_55 ,\r\nF_25 ( V_56 ) ,\r\n0xf8 ,\r\nL_5 ,\r\nV_57 } } ,\r\n{ & V_42 ,\r\n{ L_6 ,\r\nL_7 ,\r\nV_54 ,\r\nV_55 ,\r\nF_25 ( V_58 ) ,\r\nV_59 ,\r\nL_5 ,\r\nV_57 } } ,\r\n{ & V_44 ,\r\n{ L_8 ,\r\nL_9 ,\r\nV_54 ,\r\nV_55 ,\r\nF_25 ( V_60 ) ,\r\n0x01 ,\r\nL_10 ,\r\nV_57 } } ,\r\n{ & V_43 ,\r\n{ L_11 ,\r\nL_12 ,\r\nV_54 ,\r\nV_55 ,\r\nF_25 ( V_61 ) ,\r\n0x02 ,\r\nL_13 ,\r\nV_57 } } ,\r\n{ & V_50 ,\r\n{ L_14 , L_15 ,\r\nV_54 ,\r\nV_55 ,\r\nF_25 ( V_62 ) ,\r\nV_63 ,\r\nNULL ,\r\nV_57 } } ,\r\n{ & V_47 ,\r\n{ L_16 , L_17 ,\r\nV_54 ,\r\nV_55 ,\r\nNULL ,\r\nV_48 ,\r\nNULL ,\r\nV_57 } } ,\r\n} ;\r\nstatic T_13 * V_64 [] = {\r\n#include "packet-atn-ulcs-ettarr.c"\r\n& V_35 ,\r\n& V_45 ,\r\n& V_51 ,\r\n& V_34\r\n} ;\r\nV_32 = F_26 (\r\nV_65 ,\r\nL_18 ,\r\nL_19 ) ;\r\nF_27 (\r\nV_32 ,\r\nV_53 ,\r\nF_28 ( V_53 ) ) ;\r\nF_29 (\r\nV_64 ,\r\nF_28 ( V_64 ) ) ;\r\nF_30 (\r\nL_19 ,\r\nF_10 ,\r\nV_32 ) ;\r\nV_66 = F_31 ( L_19 , V_32 ) ;\r\nV_67 = F_32 ( F_33 () , F_34 () ) ;\r\nV_14 = F_32 ( F_33 () , F_34 () ) ;\r\n}\r\nvoid F_35 ( void )\r\n{\r\nV_68 = F_36 ( L_20 , V_32 ) ;\r\nV_69 = F_36 ( L_21 , V_32 ) ;\r\nF_37 (\r\nL_22 ,\r\nF_22 ,\r\nL_23 ,\r\nL_24 ,\r\nV_32 , V_70 ) ;\r\n}
