$date
	Fri Nov 17 11:22:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module twisted_johnson_counter_testbench $end
$var wire 4 ! count_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ count_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#5
1"
#10
0"
#15
b1000 !
b1000 $
1"
0#
#20
0"
#25
b1100 !
b1100 $
1"
#30
0"
#35
b1110 !
b1110 $
1"
#40
0"
#45
b1111 !
b1111 $
1"
#50
0"
#55
b111 !
b111 $
1"
#60
0"
#65
b11 !
b11 $
1"
#70
0"
#75
b1 !
b1 $
1"
#80
0"
#85
b0 !
b0 $
1"
#90
0"
#95
b1000 !
b1000 $
1"
#100
0"
#105
b1100 !
b1100 $
1"
#110
0"
#115
b1110 !
b1110 $
1"
#120
0"
#125
b1111 !
b1111 $
1"
#130
0"
#135
b111 !
b111 $
1"
#140
0"
#145
b11 !
b11 $
1"
#150
0"
#155
b1 !
b1 $
1"
#160
0"
#165
b0 !
b0 $
1"
#170
0"
#175
b1000 !
b1000 $
1"
#180
0"
#185
b1100 !
b1100 $
1"
#190
0"
#195
b1110 !
b1110 $
1"
#200
0"
#205
b1111 !
b1111 $
1"
#210
0"
#215
b111 !
b111 $
1"
