
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v
# synth_design -part xc7z020clg484-3 -top LU -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top LU -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 156763 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.535 ; gain = 28.895 ; free physical = 246869 ; free virtual = 314628
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LU' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:187]
INFO: [Synth 8-6157] synthesizing module 'LUControl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2822]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3488]
WARNING: [Synth 8-6014] Unused sequential element topWriteCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3454]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay31_reg[6:0]' into 'curReadAddrDelay11_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3666]
INFO: [Synth 8-4471] merging register 'leftWriteAddr_reg[6:0]' into 'curWriteAddr_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3976]
INFO: [Synth 8-4471] merging register 'leftWriteByteEn_reg[127:0]' into 'curWriteByteEn_reg[127:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3977]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3666]
WARNING: [Synth 8-6014] Unused sequential element leftWriteAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3976]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3977]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay30_reg[6:0]' into 'curReadAddrDelay10_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3665]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay29_reg[6:0]' into 'curReadAddrDelay9_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3664]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay28_reg[6:0]' into 'curReadAddrDelay8_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3663]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay27_reg[6:0]' into 'curReadAddrDelay7_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3662]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay26_reg[6:0]' into 'curReadAddrDelay6_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3661]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay25_reg[6:0]' into 'curReadAddrDelay5_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3660]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay24_reg[6:0]' into 'curReadAddrDelay4_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3659]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay23_reg[6:0]' into 'curReadAddrDelay3_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3658]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay22_reg[6:0]' into 'curReadAddrDelay2_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3657]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay21_reg[6:0]' into 'curReadAddrDelay1_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3656]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay20_reg[6:0]' into 'curReadAddrDelay0_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3655]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3655]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay21_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3656]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay22_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3657]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay23_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3658]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay24_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3659]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay25_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3660]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3661]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay27_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3662]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3663]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3664]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:3665]
INFO: [Synth 8-6155] done synthesizing module 'LUControl' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2822]
INFO: [Synth 8-6157] synthesizing module 'fpu_div' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2435]
INFO: [Synth 8-6157] synthesizing module 'div_24b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2586]
INFO: [Synth 8-6155] done synthesizing module 'div_24b' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2586]
INFO: [Synth 8-6155] done synthesizing module 'fpu_div' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2435]
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2392]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4008]
	Parameter DATA_WIDTH bound to: 12'b010000000000 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4008]
INFO: [Synth 8-6155] done synthesizing module 'ram' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2392]
INFO: [Synth 8-6157] synthesizing module 'ram1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2349]
INFO: [Synth 8-6155] done synthesizing module 'ram1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2349]
INFO: [Synth 8-6157] synthesizing module 'ram2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2306]
INFO: [Synth 8-6155] done synthesizing module 'ram2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2306]
INFO: [Synth 8-6157] synthesizing module 'ram3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2264]
INFO: [Synth 8-6155] done synthesizing module 'ram3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2264]
INFO: [Synth 8-6157] synthesizing module 'top_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2225]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4008]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:4008]
INFO: [Synth 8-6155] done synthesizing module 'top_ram' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2225]
INFO: [Synth 8-6157] synthesizing module 'mult_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:893]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1280]
INFO: [Synth 8-6157] synthesizing module 'preprocess' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2155]
INFO: [Synth 8-6155] done synthesizing module 'preprocess' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2155]
INFO: [Synth 8-6157] synthesizing module 'special' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2101]
INFO: [Synth 8-6155] done synthesizing module 'special' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:2101]
INFO: [Synth 8-6157] synthesizing module 'prenorm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1811]
INFO: [Synth 8-6155] done synthesizing module 'prenorm' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1811]
INFO: [Synth 8-6157] synthesizing module 'multiply_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1795]
INFO: [Synth 8-6155] done synthesizing module 'multiply_a' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1795]
INFO: [Synth 8-6157] synthesizing module 'exponent' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1773]
INFO: [Synth 8-6155] done synthesizing module 'exponent' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1773]
INFO: [Synth 8-6157] synthesizing module 'normalize' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1753]
INFO: [Synth 8-6155] done synthesizing module 'normalize' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1753]
INFO: [Synth 8-6157] synthesizing module 'shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1567]
INFO: [Synth 8-6155] done synthesizing module 'shift' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1567]
INFO: [Synth 8-6157] synthesizing module 'round' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1461]
INFO: [Synth 8-6155] done synthesizing module 'round' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1461]
INFO: [Synth 8-6157] synthesizing module 'flag' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1441]
INFO: [Synth 8-6155] done synthesizing module 'flag' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1441]
INFO: [Synth 8-6157] synthesizing module 'assemble' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1394]
INFO: [Synth 8-6155] done synthesizing module 'assemble' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1394]
INFO: [Synth 8-6155] done synthesizing module 'fpmul' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1280]
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:915]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:915]
INFO: [Synth 8-6155] done synthesizing module 'mult_add' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:893]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:569]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:638]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg0_reg[6:0]' into 'leftReadAddr0Reg0_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:514]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:514]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg1_reg[6:0]' into 'leftReadAddr0Reg1_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:522]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:522]
INFO: [Synth 8-6155] done synthesizing module 'LU' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:187]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[11]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[10]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[9]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[8]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[11]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[10]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[9]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[8]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[127]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[126]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[125]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[124]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[123]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[122]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[121]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[120]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[119]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[118]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[117]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[116]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[115]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[114]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[113]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[112]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[111]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[110]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[109]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[108]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[107]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[106]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[105]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[104]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[103]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[102]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[101]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[100]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[99]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[98]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[97]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[96]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[95]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[94]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[93]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[92]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[91]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[90]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[89]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[88]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[87]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[86]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[85]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[84]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[83]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[82]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[81]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[80]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[79]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[78]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[77]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[76]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[75]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[74]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[73]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[72]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[71]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[70]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[69]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[68]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[67]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[66]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[65]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[64]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[63]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[62]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[61]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[60]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[59]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[58]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[57]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[56]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[55]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[54]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[53]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[52]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1574.301 ; gain = 100.660 ; free physical = 246738 ; free virtual = 314497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1574.301 ; gain = 100.660 ; free physical = 246787 ; free virtual = 314546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.297 ; gain = 108.656 ; free physical = 246787 ; free virtual = 314546
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'LUControl'
INFO: [Synth 8-802] inferred FSM for state register 'currentRowState_reg' in module 'LUControl'
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waitCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i1modkByteEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1805]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:1151]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               01 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentRowState_reg' using encoding 'sequential' in module 'LUControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000001000000 |                             0000
                 iSTATE6 |                  000100000000000 |                             0001
                iSTATE11 |                  000010000000000 |                             0110
                 iSTATE8 |                  010000000000000 |                             0111
                iSTATE10 |                  100000000000000 |                             1000
                 iSTATE9 |                  001000000000000 |                             1001
                 iSTATE5 |                  000001000000000 |                             1010
                 iSTATE3 |                  000000010000000 |                             1011
                 iSTATE4 |                  000000100000000 |                             1100
                 iSTATE2 |                  000000000100000 |                             0010
                  iSTATE |                  000000000000001 |                             0011
                iSTATE12 |                  000000000000010 |                             1110
                 iSTATE0 |                  000000000000100 |                             0100
                 iSTATE1 |                  000000000010000 |                             1101
                iSTATE13 |                  000000000001000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'LUControl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1677.020 ; gain = 203.379 ; free physical = 246513 ; free virtual = 314277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          32|     10604|
|2     |LU__GCB0      |           1|     44922|
|3     |LU__GCB1      |           1|      9404|
|4     |fpu_div       |           1|     11113|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 33    
	   2 Input     25 Bit       Adders := 32    
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 128   
	   4 Input     10 Bit       Adders := 32    
	   3 Input      8 Bit       Adders := 66    
	   2 Input      8 Bit       Adders := 793   
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 129   
+---Registers : 
	             1024 Bit    Registers := 20    
	              128 Bit    Registers := 43    
	               32 Bit    Registers := 171   
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 43    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 66    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 37    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---RAMs : 
	               7K Bit         RAMs := 4     
	              384 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 6     
	  32 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 32    
	   2 Input     48 Bit        Muxes := 64    
	   2 Input     47 Bit        Muxes := 23    
	   2 Input     32 Bit        Muxes := 34    
	   4 Input     31 Bit        Muxes := 32    
	   2 Input     31 Bit        Muxes := 64    
	   5 Input     31 Bit        Muxes := 32    
	   2 Input     25 Bit        Muxes := 96    
	   2 Input     24 Bit        Muxes := 256   
	   2 Input     23 Bit        Muxes := 64    
	  41 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 96    
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      7 Bit        Muxes := 25    
	   3 Input      7 Bit        Muxes := 3     
	  23 Input      5 Bit        Muxes := 64    
	   2 Input      5 Bit        Muxes := 35    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 182   
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LU 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 12    
	              128 Bit    Registers := 8     
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 6     
	                7 Bit    Registers := 14    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 34    
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module div_24b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 23    
Module fpu_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module preprocess 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module special 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module prenorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 2     
Module exponent 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
Module normalize 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
Module shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
Module assemble 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpmul 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fpu_add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mult_add 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module LUControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 35    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 37    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 37    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  32 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	  41 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 19    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:870]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:846]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:869]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:845]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:865]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:841]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:864]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:840]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:521]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:498]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:516]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:494]
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg2_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:719]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:715]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:711]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg2_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:720]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:716]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU.v:712]
WARNING: [Synth 8-6014] Unused sequential element currentBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element currentBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element topBlock/inst2/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'rec/d_man_reg[23]' (FD) to 'rec/n_man_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rec/\n_man_reg[23] )
INFO: [Synth 8-3886] merging instance 'mult_add:/ADD/b_reg[30]' (FD) to 'mult_add:/ADD/b_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_add:/ADD/\b_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[74] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[77] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[80] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[81] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[82] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[83] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[84] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[85] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[86] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[87] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[88] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[89] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[90] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[91] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[92] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[93] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[94] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[96] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conBlock/i1modkByteEn_reg[97] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[100]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[101]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[101]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[102]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[102]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[103]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[104]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[105]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[105]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[106]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[106]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[107]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[108]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[109]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[109]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[110]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[110]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[111]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[112]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[113]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[113]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[114]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[114]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[115]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[116]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[117]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[117]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[118]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[118]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[119]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[120]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[121]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[121]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[122]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[122]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[123]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[124]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[125]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[125]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[126]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/i1modkByteEn_reg[126]' (FD) to 'i_1/conBlock/i1modkByteEn_reg[127]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[0]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[1]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[2]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[3]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[4]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[5]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[6]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[7]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[8]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[9]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[10]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[11]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[12]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[13]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[14]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[15]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[16]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[17]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[18]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[19]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[20]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[21]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[22]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[23]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[24]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[25]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[26]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[27]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[28]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[29]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[30]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[31]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[32]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[33]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[34]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[35]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[36]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[37]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[38]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[39]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[40]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[41]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[42]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[43]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[44]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[45]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[46]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[47]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[48]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[49]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[50]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[51]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[52]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[53]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[54]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[55]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[56]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[57]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[58]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[59]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[60]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[61]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[62]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[63]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[64]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[65]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[66]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[67]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[68]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[69]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[70]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[71]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[72]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[73]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[74]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[75]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Synth 8-3886] merging instance 'i_1/conBlock/byteEn_reg[76]' (FDS) to 'i_1/conBlock/byteEn_reg[99]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1980.703 ; gain = 507.062 ; free physical = 246344 ; free virtual = 314126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU          | currentBlock0/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | currentBlock1/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | leftBlock0/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | leftBlock1/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU          | topBlock/inst2/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_a  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_a  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          32|      5063|
|2     |LU__GCB0      |           1|     42186|
|3     |LU__GCB1      |           1|      2147|
|4     |fpu_div       |           1|      6874|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 246300 ; free virtual = 314082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU          | currentBlock0/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | currentBlock1/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | leftBlock0/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU          | leftBlock1/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU          | topBlock/inst2/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |          32|      5063|
|2     |LU__GCB0      |           1|     42186|
|3     |LU__GCB1      |           1|      2147|
|4     |fpu_div       |           1|      6874|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 245666 ; free virtual = 313448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net leftWriteEn1 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net leftWriteEn0 is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1_reg_rep_n_0 is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1_reg_rep_n_0 is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 245010 ; free virtual = 312792
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 245012 ; free virtual = 312794
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 246098 ; free virtual = 313954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 246051 ; free virtual = 313921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 246071 ; free virtual = 313941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 246064 ; free virtual = 313934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LU          | conBlock/start_reg                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curReadAddrDelay0_reg[2]   | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddrDelay16_reg[2] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddrDelay5_reg[2]  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddr_reg[2]        | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteEnDelay_reg[16]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteEn_reg             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteSel_reg            | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEnDelay_reg[16]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEnDelay_reg[5]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEn_reg            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteSel_reg           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/topWriteAddrDelay5_reg[3]  | 27     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|LU          | conBlock/topWriteEnDelay_reg[5]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LU          | conBlock/topWriteSelDelay5_reg[4]   | 27     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|LU          | conBlock/topWriteSel_reg[4]         | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LU          | conBlock/topSourceSel_reg           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/diagEn_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/MOEnDelay_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | leftReadAddr0Reg1_reg[2]            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | topWriteDataReg2_reg[31]            | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LU          | topReadAddrReg2_reg[3]              | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LU          | topWriteAddrReg2_reg[3]             | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LU          | topWriteEnReg2_reg                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1476|
|2     |DSP48E1  |    64|
|3     |LUT1     |   164|
|4     |LUT2     |  3570|
|5     |LUT3     |  8611|
|6     |LUT4     |  4303|
|7     |LUT5     | 12886|
|8     |LUT6     | 24519|
|9     |MUXF7    |   417|
|10    |MUXF8    |    64|
|11    |RAM32M   |     6|
|12    |RAMB18E1 |     4|
|13    |RAMB36E1 |    56|
|14    |SRL16E   |    72|
|15    |SRLC32E  |    10|
|16    |FDRE     | 12627|
|17    |FDSE     |   260|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+------------------------------+------+
|      |Instance         |Module                        |Cells |
+------+-----------------+------------------------------+------+
|1     |top              |                              | 69109|
|2     |  PE0            |mult_add                      |  1237|
|3     |    ADD          |fpu_add_244                   |   781|
|4     |    MUL          |fpmul_245                     |   232|
|5     |      exponenter |exponent_246                  |     8|
|6     |      multiplier |multiply_a_247                |    81|
|7     |      rounder    |round_248                     |     6|
|8     |      shifter    |shift_249                     |    96|
|9     |      specialer  |special_250                   |     3|
|10    |  PE1            |mult_add_0                    |  1212|
|11    |    ADD          |fpu_add_237                   |   781|
|12    |    MUL          |fpmul_238                     |   207|
|13    |      exponenter |exponent_239                  |     8|
|14    |      multiplier |multiply_a_240                |    62|
|15    |      rounder    |round_241                     |     6|
|16    |      shifter    |shift_242                     |    96|
|17    |      specialer  |special_243                   |     3|
|18    |  PE10           |mult_add_1                    |  1212|
|19    |    ADD          |fpu_add_230                   |   781|
|20    |    MUL          |fpmul_231                     |   207|
|21    |      exponenter |exponent_232                  |     8|
|22    |      multiplier |multiply_a_233                |    62|
|23    |      rounder    |round_234                     |     6|
|24    |      shifter    |shift_235                     |    96|
|25    |      specialer  |special_236                   |     3|
|26    |  PE11           |mult_add_2                    |  1212|
|27    |    ADD          |fpu_add_223                   |   781|
|28    |    MUL          |fpmul_224                     |   207|
|29    |      exponenter |exponent_225                  |     8|
|30    |      multiplier |multiply_a_226                |    62|
|31    |      rounder    |round_227                     |     6|
|32    |      shifter    |shift_228                     |    96|
|33    |      specialer  |special_229                   |     3|
|34    |  PE12           |mult_add_3                    |  1213|
|35    |    ADD          |fpu_add_216                   |   781|
|36    |    MUL          |fpmul_217                     |   208|
|37    |      exponenter |exponent_218                  |     8|
|38    |      multiplier |multiply_a_219                |    62|
|39    |      rounder    |round_220                     |     6|
|40    |      shifter    |shift_221                     |    96|
|41    |      specialer  |special_222                   |     3|
|42    |  PE13           |mult_add_4                    |  1212|
|43    |    ADD          |fpu_add_209                   |   781|
|44    |    MUL          |fpmul_210                     |   207|
|45    |      exponenter |exponent_211                  |     8|
|46    |      multiplier |multiply_a_212                |    62|
|47    |      rounder    |round_213                     |     6|
|48    |      shifter    |shift_214                     |    96|
|49    |      specialer  |special_215                   |     3|
|50    |  PE14           |mult_add_5                    |  1212|
|51    |    ADD          |fpu_add_202                   |   781|
|52    |    MUL          |fpmul_203                     |   207|
|53    |      exponenter |exponent_204                  |     8|
|54    |      multiplier |multiply_a_205                |    62|
|55    |      rounder    |round_206                     |     6|
|56    |      shifter    |shift_207                     |    96|
|57    |      specialer  |special_208                   |     3|
|58    |  PE15           |mult_add_6                    |  1212|
|59    |    ADD          |fpu_add_195                   |   781|
|60    |    MUL          |fpmul_196                     |   207|
|61    |      exponenter |exponent_197                  |     8|
|62    |      multiplier |multiply_a_198                |    62|
|63    |      rounder    |round_199                     |     6|
|64    |      shifter    |shift_200                     |    96|
|65    |      specialer  |special_201                   |     3|
|66    |  PE16           |mult_add_7                    |  1212|
|67    |    ADD          |fpu_add_188                   |   781|
|68    |    MUL          |fpmul_189                     |   207|
|69    |      exponenter |exponent_190                  |     8|
|70    |      multiplier |multiply_a_191                |    62|
|71    |      rounder    |round_192                     |     6|
|72    |      shifter    |shift_193                     |    96|
|73    |      specialer  |special_194                   |     3|
|74    |  PE17           |mult_add_8                    |  1213|
|75    |    ADD          |fpu_add_181                   |   781|
|76    |    MUL          |fpmul_182                     |   208|
|77    |      exponenter |exponent_183                  |     8|
|78    |      multiplier |multiply_a_184                |    62|
|79    |      rounder    |round_185                     |     6|
|80    |      shifter    |shift_186                     |    96|
|81    |      specialer  |special_187                   |     3|
|82    |  PE18           |mult_add_9                    |  1212|
|83    |    ADD          |fpu_add_174                   |   781|
|84    |    MUL          |fpmul_175                     |   207|
|85    |      exponenter |exponent_176                  |     8|
|86    |      multiplier |multiply_a_177                |    62|
|87    |      rounder    |round_178                     |     6|
|88    |      shifter    |shift_179                     |    96|
|89    |      specialer  |special_180                   |     3|
|90    |  PE19           |mult_add_10                   |  1212|
|91    |    ADD          |fpu_add_167                   |   781|
|92    |    MUL          |fpmul_168                     |   207|
|93    |      exponenter |exponent_169                  |     8|
|94    |      multiplier |multiply_a_170                |    62|
|95    |      rounder    |round_171                     |     6|
|96    |      shifter    |shift_172                     |    96|
|97    |      specialer  |special_173                   |     3|
|98    |  PE2            |mult_add_11                   |  1213|
|99    |    ADD          |fpu_add_160                   |   781|
|100   |    MUL          |fpmul_161                     |   208|
|101   |      exponenter |exponent_162                  |     8|
|102   |      multiplier |multiply_a_163                |    62|
|103   |      rounder    |round_164                     |     6|
|104   |      shifter    |shift_165                     |    96|
|105   |      specialer  |special_166                   |     3|
|106   |  PE20           |mult_add_12                   |  1212|
|107   |    ADD          |fpu_add_153                   |   781|
|108   |    MUL          |fpmul_154                     |   207|
|109   |      exponenter |exponent_155                  |     8|
|110   |      multiplier |multiply_a_156                |    62|
|111   |      rounder    |round_157                     |     6|
|112   |      shifter    |shift_158                     |    96|
|113   |      specialer  |special_159                   |     3|
|114   |  PE21           |mult_add_13                   |  1212|
|115   |    ADD          |fpu_add_146                   |   781|
|116   |    MUL          |fpmul_147                     |   207|
|117   |      exponenter |exponent_148                  |     8|
|118   |      multiplier |multiply_a_149                |    62|
|119   |      rounder    |round_150                     |     6|
|120   |      shifter    |shift_151                     |    96|
|121   |      specialer  |special_152                   |     3|
|122   |  PE22           |mult_add_14                   |  1213|
|123   |    ADD          |fpu_add_139                   |   781|
|124   |    MUL          |fpmul_140                     |   208|
|125   |      exponenter |exponent_141                  |     8|
|126   |      multiplier |multiply_a_142                |    62|
|127   |      rounder    |round_143                     |     6|
|128   |      shifter    |shift_144                     |    96|
|129   |      specialer  |special_145                   |     3|
|130   |  PE23           |mult_add_15                   |  1212|
|131   |    ADD          |fpu_add_132                   |   781|
|132   |    MUL          |fpmul_133                     |   207|
|133   |      exponenter |exponent_134                  |     8|
|134   |      multiplier |multiply_a_135                |    62|
|135   |      rounder    |round_136                     |     6|
|136   |      shifter    |shift_137                     |    96|
|137   |      specialer  |special_138                   |     3|
|138   |  PE24           |mult_add_16                   |  1212|
|139   |    ADD          |fpu_add_125                   |   781|
|140   |    MUL          |fpmul_126                     |   207|
|141   |      exponenter |exponent_127                  |     8|
|142   |      multiplier |multiply_a_128                |    62|
|143   |      rounder    |round_129                     |     6|
|144   |      shifter    |shift_130                     |    96|
|145   |      specialer  |special_131                   |     3|
|146   |  PE25           |mult_add_17                   |  1212|
|147   |    ADD          |fpu_add_118                   |   781|
|148   |    MUL          |fpmul_119                     |   207|
|149   |      exponenter |exponent_120                  |     8|
|150   |      multiplier |multiply_a_121                |    62|
|151   |      rounder    |round_122                     |     6|
|152   |      shifter    |shift_123                     |    96|
|153   |      specialer  |special_124                   |     3|
|154   |  PE26           |mult_add_18                   |  1212|
|155   |    ADD          |fpu_add_111                   |   781|
|156   |    MUL          |fpmul_112                     |   207|
|157   |      exponenter |exponent_113                  |     8|
|158   |      multiplier |multiply_a_114                |    62|
|159   |      rounder    |round_115                     |     6|
|160   |      shifter    |shift_116                     |    96|
|161   |      specialer  |special_117                   |     3|
|162   |  PE27           |mult_add_19                   |  1212|
|163   |    ADD          |fpu_add_104                   |   781|
|164   |    MUL          |fpmul_105                     |   207|
|165   |      exponenter |exponent_106                  |     8|
|166   |      multiplier |multiply_a_107                |    62|
|167   |      rounder    |round_108                     |     6|
|168   |      shifter    |shift_109                     |    96|
|169   |      specialer  |special_110                   |     3|
|170   |  PE28           |mult_add_20                   |  1212|
|171   |    ADD          |fpu_add_97                    |   781|
|172   |    MUL          |fpmul_98                      |   207|
|173   |      exponenter |exponent_99                   |     8|
|174   |      multiplier |multiply_a_100                |    62|
|175   |      rounder    |round_101                     |     6|
|176   |      shifter    |shift_102                     |    96|
|177   |      specialer  |special_103                   |     3|
|178   |  PE29           |mult_add_21                   |  1213|
|179   |    ADD          |fpu_add_90                    |   781|
|180   |    MUL          |fpmul_91                      |   208|
|181   |      exponenter |exponent_92                   |     8|
|182   |      multiplier |multiply_a_93                 |    63|
|183   |      rounder    |round_94                      |     6|
|184   |      shifter    |shift_95                      |    96|
|185   |      specialer  |special_96                    |     3|
|186   |  PE3            |mult_add_22                   |  1212|
|187   |    ADD          |fpu_add_83                    |   781|
|188   |    MUL          |fpmul_84                      |   207|
|189   |      exponenter |exponent_85                   |     8|
|190   |      multiplier |multiply_a_86                 |    62|
|191   |      rounder    |round_87                      |     6|
|192   |      shifter    |shift_88                      |    96|
|193   |      specialer  |special_89                    |     3|
|194   |  PE30           |mult_add_23                   |  1216|
|195   |    ADD          |fpu_add_76                    |   781|
|196   |    MUL          |fpmul_77                      |   211|
|197   |      exponenter |exponent_78                   |     8|
|198   |      multiplier |multiply_a_79                 |    65|
|199   |      rounder    |round_80                      |     6|
|200   |      shifter    |shift_81                      |    96|
|201   |      specialer  |special_82                    |     3|
|202   |  PE31           |mult_add_24                   |  1313|
|203   |    ADD          |fpu_add_69                    |   781|
|204   |    MUL          |fpmul_70                      |   308|
|205   |      exponenter |exponent_71                   |     8|
|206   |      multiplier |multiply_a_72                 |   162|
|207   |      rounder    |round_73                      |     6|
|208   |      shifter    |shift_74                      |    96|
|209   |      specialer  |special_75                    |     3|
|210   |  PE4            |mult_add_25                   |  1212|
|211   |    ADD          |fpu_add_62                    |   781|
|212   |    MUL          |fpmul_63                      |   207|
|213   |      exponenter |exponent_64                   |     8|
|214   |      multiplier |multiply_a_65                 |    62|
|215   |      rounder    |round_66                      |     6|
|216   |      shifter    |shift_67                      |    96|
|217   |      specialer  |special_68                    |     3|
|218   |  PE5            |mult_add_26                   |  1212|
|219   |    ADD          |fpu_add_55                    |   781|
|220   |    MUL          |fpmul_56                      |   207|
|221   |      exponenter |exponent_57                   |     8|
|222   |      multiplier |multiply_a_58                 |    62|
|223   |      rounder    |round_59                      |     6|
|224   |      shifter    |shift_60                      |    96|
|225   |      specialer  |special_61                    |     3|
|226   |  PE6            |mult_add_27                   |  1212|
|227   |    ADD          |fpu_add_48                    |   781|
|228   |    MUL          |fpmul_49                      |   207|
|229   |      exponenter |exponent_50                   |     8|
|230   |      multiplier |multiply_a_51                 |    62|
|231   |      rounder    |round_52                      |     6|
|232   |      shifter    |shift_53                      |    96|
|233   |      specialer  |special_54                    |     3|
|234   |  PE7            |mult_add_28                   |  1213|
|235   |    ADD          |fpu_add_41                    |   781|
|236   |    MUL          |fpmul_42                      |   208|
|237   |      exponenter |exponent_43                   |     8|
|238   |      multiplier |multiply_a_44                 |    62|
|239   |      rounder    |round_45                      |     6|
|240   |      shifter    |shift_46                      |    96|
|241   |      specialer  |special_47                    |     3|
|242   |  PE8            |mult_add_29                   |  1212|
|243   |    ADD          |fpu_add_34                    |   781|
|244   |    MUL          |fpmul_35                      |   207|
|245   |      exponenter |exponent_36                   |     8|
|246   |      multiplier |multiply_a_37                 |    62|
|247   |      rounder    |round_38                      |     6|
|248   |      shifter    |shift_39                      |    96|
|249   |      specialer  |special_40                    |     3|
|250   |  PE9            |mult_add_30                   |  1212|
|251   |    ADD          |fpu_add                       |   781|
|252   |    MUL          |fpmul                         |   207|
|253   |      exponenter |exponent                      |     8|
|254   |      multiplier |multiply_a                    |    62|
|255   |      rounder    |round                         |     6|
|256   |      shifter    |shift                         |    96|
|257   |      specialer  |special                       |     3|
|258   |  conBlock       |LUControl                     |  1312|
|259   |  currentBlock0  |ram                           |  1871|
|260   |    inst1        |dual_port_ram_33              |  1871|
|261   |  currentBlock1  |ram1                          |  1039|
|262   |    inst1        |dual_port_ram_32              |  1039|
|263   |  leftBlock0     |ram2                          | 14095|
|264   |    inst1        |dual_port_ram_31              | 14095|
|265   |  leftBlock1     |ram3                          |    15|
|266   |    inst1        |dual_port_ram                 |    15|
|267   |  rec            |fpu_div                       |  3319|
|268   |  topBlock       |top_ram                       |    38|
|269   |    inst2        |dual_port_ram__parameterized0 |    38|
+------+-----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 246063 ; free virtual = 313933
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 576 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1980.707 ; gain = 507.066 ; free physical = 246060 ; free virtual = 313930
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1980.711 ; gain = 507.066 ; free physical = 246069 ; free virtual = 313940
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2087 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2062.875 ; gain = 0.000 ; free physical = 245518 ; free virtual = 313392
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
377 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 2062.875 ; gain = 589.332 ; free physical = 245611 ; free virtual = 313484
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2645.531 ; gain = 582.656 ; free physical = 245735 ; free virtual = 313509
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.531 ; gain = 0.000 ; free physical = 245822 ; free virtual = 313596
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2669.543 ; gain = 0.000 ; free physical = 245717 ; free virtual = 313533
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2671.512 ; gain = 25.980 ; free physical = 245752 ; free virtual = 313525
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2755.031 ; gain = 83.520 ; free physical = 245421 ; free virtual = 313195
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2868.262 ; gain = 113.230 ; free physical = 244396 ; free virtual = 312172
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2868.266 ; gain = 0.004 ; free physical = 245469 ; free virtual = 313244

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1251a12ce

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 245458 ; free virtual = 313233

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1251a12ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 245420 ; free virtual = 313194
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1251a12ce

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 245182 ; free virtual = 312957
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ea3947b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 245034 ; free virtual = 312809
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ea3947b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312795
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12a6cf81f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 244967 ; free virtual = 312741
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a6cf81f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 244950 ; free virtual = 312725
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 244913 ; free virtual = 312688
Ending Logic Optimization Task | Checksum: 76966fd6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2868.266 ; gain = 0.000 ; free physical = 244894 ; free virtual = 312669

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.838 | TNS=-13323.855 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 60 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 60 newly gated: 60 Total Ports: 120
Ending PowerOpt Patch Enables Task | Checksum: ee152bca

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3317.090 ; gain = 0.000 ; free physical = 243877 ; free virtual = 311653
Ending Power Optimization Task | Checksum: ee152bca

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 3317.090 ; gain = 448.824 ; free physical = 243917 ; free virtual = 311693

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ee152bca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.090 ; gain = 0.000 ; free physical = 243917 ; free virtual = 311693

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3317.090 ; gain = 0.000 ; free physical = 243917 ; free virtual = 311693
Ending Netlist Obfuscation Task | Checksum: e2980031

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3317.090 ; gain = 0.000 ; free physical = 243916 ; free virtual = 311692
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 3317.090 ; gain = 448.828 ; free physical = 243913 ; free virtual = 311689
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: e2980031
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module LU ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.838 | TNS=-13323.855 |
PSMgr Creation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.090 ; gain = 0.000 ; free physical = 243338 ; free virtual = 311114
Found 4544 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:03 . Memory (MB): peak = 3363.816 ; gain = 46.727 ; free physical = 243298 ; free virtual = 311074
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 3506.547 ; gain = 142.730 ; free physical = 244343 ; free virtual = 312119
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 4036 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 480 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244330 ; free virtual = 312105
Power optimization passes: Time (s): cpu = 00:01:36 ; elapsed = 00:00:49 . Memory (MB): peak = 3506.547 ; gain = 189.457 ; free physical = 244978 ; free virtual = 312753

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245482 ; free virtual = 313257


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design LU ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 60 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 92 accepted clusters 92
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 46 accepted clusters 46

Number of Slice Registers augmented: 8 newly gated: 5322 Total: 12888
Number of SRLs augmented: 0  newly gated: 0 Total: 82
Number of BRAM Ports augmented: 92 newly gated: 0 Total Ports: 120
Number of Flops added for Enable Generation: 0

Flops dropped: 0/5340 RAMS dropped: 0/92 Clusters dropped: 0/138 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 162f4d3dd

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244987 ; free virtual = 312764
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 162f4d3dd
Power optimization: Time (s): cpu = 00:02:11 ; elapsed = 00:01:05 . Memory (MB): peak = 3506.547 ; gain = 189.457 ; free physical = 245064 ; free virtual = 312842
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 44530904 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 116ecb83e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244818 ; free virtual = 312595
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 116ecb83e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244803 ; free virtual = 312580
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1471cbd4a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 246268 ; free virtual = 314043
INFO: [Opt 31-389] Phase Remap created 35 cells and removed 70 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 18edef40d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 246248 ; free virtual = 314024
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              35  |              70  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 342a12eb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 246202 ; free virtual = 313978

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 246207 ; free virtual = 313983
Ending Netlist Obfuscation Task | Checksum: 342a12eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 246185 ; free virtual = 313961
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3506.547 ; gain = 189.457 ; free physical = 246185 ; free virtual = 313961
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245892 ; free virtual = 313668
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 29d6f158

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245892 ; free virtual = 313668
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245466 ; free virtual = 313242

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c19e91ac

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245311 ; free virtual = 313090

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13854879e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244908 ; free virtual = 312687

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13854879e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244908 ; free virtual = 312687
Phase 1 Placer Initialization | Checksum: 13854879e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244901 ; free virtual = 312680

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 116054d8c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244581 ; free virtual = 312360

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244754 ; free virtual = 312532

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1df71f0c8

Time (s): cpu = 00:03:33 ; elapsed = 00:01:49 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244697 ; free virtual = 312475
Phase 2 Global Placement | Checksum: 16835ca09

Time (s): cpu = 00:03:56 ; elapsed = 00:01:58 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244617 ; free virtual = 312395

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16835ca09

Time (s): cpu = 00:03:57 ; elapsed = 00:01:58 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244627 ; free virtual = 312405

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14dddc0fc

Time (s): cpu = 00:04:12 ; elapsed = 00:02:04 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245391 ; free virtual = 313167

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bf236ab7

Time (s): cpu = 00:04:14 ; elapsed = 00:02:05 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245366 ; free virtual = 313142

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 141ea810d

Time (s): cpu = 00:04:14 ; elapsed = 00:02:05 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245373 ; free virtual = 313150

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18510fc78

Time (s): cpu = 00:04:35 ; elapsed = 00:02:18 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244796 ; free virtual = 312572

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15faf1231

Time (s): cpu = 00:05:01 ; elapsed = 00:02:41 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245016 ; free virtual = 312792

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10f009d41

Time (s): cpu = 00:05:04 ; elapsed = 00:02:44 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244839 ; free virtual = 312616

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19c37c49f

Time (s): cpu = 00:05:04 ; elapsed = 00:02:45 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312620

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fa968b6e

Time (s): cpu = 00:05:25 ; elapsed = 00:02:55 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245671 ; free virtual = 313446
Phase 3 Detail Placement | Checksum: 1fa968b6e

Time (s): cpu = 00:05:26 ; elapsed = 00:02:55 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245639 ; free virtual = 313414

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a491a2a3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net curWriteEn0Reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net curWriteEn1Reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net leftWriteEn0Reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net leftWriteEn1Reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 4 candidate nets, 0 success, 0 bufg driver replicated, 4 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a491a2a3

Time (s): cpu = 00:05:47 ; elapsed = 00:03:03 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245217 ; free virtual = 312992
INFO: [Place 30-746] Post Placement Timing Summary WNS=-52.062. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c880a9f7

Time (s): cpu = 00:06:24 ; elapsed = 00:03:31 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244940 ; free virtual = 312716
Phase 4.1 Post Commit Optimization | Checksum: 1c880a9f7

Time (s): cpu = 00:06:24 ; elapsed = 00:03:31 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244933 ; free virtual = 312708

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c880a9f7

Time (s): cpu = 00:06:25 ; elapsed = 00:03:32 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244925 ; free virtual = 312701

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c880a9f7

Time (s): cpu = 00:06:26 ; elapsed = 00:03:32 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244905 ; free virtual = 312680

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244895 ; free virtual = 312671
Phase 4.4 Final Placement Cleanup | Checksum: 18b9f57a5

Time (s): cpu = 00:06:26 ; elapsed = 00:03:33 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244895 ; free virtual = 312670
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b9f57a5

Time (s): cpu = 00:06:26 ; elapsed = 00:03:33 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244892 ; free virtual = 312667
Ending Placer Task | Checksum: 10c80900a

Time (s): cpu = 00:06:27 ; elapsed = 00:03:33 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244942 ; free virtual = 312718
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:34 ; elapsed = 00:03:40 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244916 ; free virtual = 312691
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244807 ; free virtual = 312584

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-52.062 | TNS=-21204.773 |
Phase 1 Physical Synthesis Initialization | Checksum: 12161928e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244666 ; free virtual = 312443
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-52.062 | TNS=-21204.773 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 23 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rec/d_man[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net rec/d_man[7]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[3]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rec/d_man[4]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[6]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[12]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[8]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rec/d_man[5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net rec/d_man[10]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[18]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[16]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[11]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rec/d_man[9]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[17]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[13]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[19]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rec/d_man[15]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[20]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[14]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[21]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rec/d_man[22]. Replicated 5 times.
INFO: [Physopt 32-76] Pass 2. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rec/d_man[2]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net rec/d_man[3]_repN. Replicated 4 times.
INFO: [Physopt 32-81] Processed net rec/d_man[16]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net rec/d_man[12]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net rec/d_man[17]_repN. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 28 nets. Created 151 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 28 nets or cells. Created 151 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-52.037 | TNS=-21203.949 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245249 ; free virtual = 313027
Phase 2 Fanout Optimization | Checksum: 1574911bb

Time (s): cpu = 00:01:38 ; elapsed = 00:00:44 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245251 ; free virtual = 313028

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net multOperand[19].  Did not re-place instance multOperand_reg[19]
INFO: [Physopt 32-662] Processed net rec/divide/numer20[34].  Did not re-place instance rec/multOperand[22]_i_671
INFO: [Physopt 32-662] Processed net rec/d_man[0]_repN.  Did not re-place instance rec/d_man_reg[0]_replica
INFO: [Physopt 32-662] Processed net rec/divide/numer11[15].  Did not re-place instance rec/multOperand[30]_i_395
INFO: [Physopt 32-663] Processed net rec/divide/numer12[22].  Re-placed instance rec/multOperand[30]_i_338
INFO: [Physopt 32-663] Processed net rec/divide/numer13[17].  Re-placed instance rec/multOperand[22]_i_1649
INFO: [Physopt 32-662] Processed net rec/divide/numer14[32].  Did not re-place instance rec/multOperand[22]_i_837
INFO: [Physopt 32-663] Processed net rec/divide/numer16[36].  Re-placed instance rec/multOperand[22]_i_402
INFO: [Physopt 32-663] Processed net rec/divide/numer19[29].  Re-placed instance rec/multOperand[22]_i_661
INFO: [Physopt 32-663] Processed net rec/divide/numer3[17].  Re-placed instance rec/multOperand[1]_i_452
INFO: [Physopt 32-662] Processed net rec/divide/numer4[14].  Did not re-place instance rec/multOperand[1]_i_548
INFO: [Physopt 32-662] Processed net rec/divide/numer5[13].  Did not re-place instance rec/multOperand[22]_i_1573
INFO: [Physopt 32-662] Processed net rec/divide/numer7[17].  Did not re-place instance rec/multOperand[22]_i_1353
INFO: [Physopt 32-663] Processed net rec/divide/numer8[16].  Re-placed instance rec/multOperand[22]_i_1357
INFO: [Physopt 32-663] Processed net rec/divide/numer9[27].  Re-placed instance rec/multOperand[22]_i_1073
INFO: [Physopt 32-662] Processed net rec/divide/numer2[6].  Did not re-place instance rec/multOperand[1]_i_537
INFO: [Physopt 32-663] Processed net rec/divide/p_1_in[18].  Re-placed instance rec/multOperand[22]_i_467
INFO: [Physopt 32-662] Processed net rec/divide/numer10[12].  Did not re-place instance rec/multOperand[30]_i_381
INFO: [Physopt 32-662] Processed net rec/divide/numer15[17].  Did not re-place instance rec/multOperand[22]_i_1183
INFO: [Physopt 32-663] Processed net rec/divide/numer18[42].  Re-placed instance rec/multOperand[22]_i_111
INFO: [Physopt 32-662] Processed net rec/divide/numer21[23].  Did not re-place instance rec/multOperand[22]_i_1102
INFO: [Physopt 32-662] Processed net rec/divide/numer6[8].  Did not re-place instance rec/multOperand[22]_i_1707
INFO: [Physopt 32-663] Processed net rec/divide/numer1[11].  Re-placed instance rec/multOperand[1]_i_437
INFO: [Physopt 32-662] Processed net rec/D[19].  Did not re-place instance rec/multOperand[19]_i_1
INFO: [Physopt 32-662] Processed net rec/divide/numer0__0[2].  Did not re-place instance rec/multOperand[1]_i_582
INFO: [Physopt 32-662] Processed net rec/multOperand[19]_i_3_n_0.  Did not re-place instance rec/multOperand[19]_i_3
INFO: [Physopt 32-662] Processed net rec/multOperand[19]_i_9_n_0.  Did not re-place instance rec/multOperand[19]_i_9
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_294_n_0.  Did not re-place instance rec/multOperand[1]_i_294
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_505_n_0.  Did not re-place instance rec/multOperand[1]_i_505
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_532_n_0.  Did not re-place instance rec/multOperand[1]_i_532
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_77_n_0.  Did not re-place instance rec/multOperand[1]_i_77
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_1067_n_0.  Did not re-place instance rec/multOperand[22]_i_1067
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_1171_n_0.  Did not re-place instance rec/multOperand[22]_i_1171
INFO: [Physopt 32-663] Processed net rec/multOperand[22]_i_1301_n_0.  Re-placed instance rec/multOperand[22]_i_1301
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_1449_n_0.  Did not re-place instance rec/multOperand[22]_i_1449
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_1534_n_0.  Did not re-place instance rec/multOperand[22]_i_1534
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_1545_n_0.  Did not re-place instance rec/multOperand[22]_i_1545
INFO: [Physopt 32-663] Processed net rec/multOperand[22]_i_1613_n_0.  Re-placed instance rec/multOperand[22]_i_1613
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_179_n_0.  Did not re-place instance rec/multOperand[22]_i_179
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_193_n_0.  Did not re-place instance rec/multOperand[22]_i_193
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_24_n_0.  Did not re-place instance rec/multOperand[22]_i_24
INFO: [Physopt 32-663] Processed net rec/multOperand[22]_i_343_n_0.  Re-placed instance rec/multOperand[22]_i_343
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_438_n_0.  Did not re-place instance rec/multOperand[22]_i_438
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_506_n_0.  Did not re-place instance rec/multOperand[22]_i_506
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_687_n_0.  Did not re-place instance rec/multOperand[22]_i_687
INFO: [Physopt 32-663] Processed net rec/multOperand[22]_i_789_n_0.  Re-placed instance rec/multOperand[22]_i_789
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_974_n_0.  Did not re-place instance rec/multOperand[22]_i_974
INFO: [Physopt 32-662] Processed net rec/multOperand[2]_i_89_n_0.  Did not re-place instance rec/multOperand[2]_i_89
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_107_n_0.  Did not re-place instance rec/multOperand[30]_i_107
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_327_n_0.  Did not re-place instance rec/multOperand[30]_i_327
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_365_n_0.  Did not re-place instance rec/multOperand[30]_i_365
INFO: [Physopt 32-662] Processed net rec/recResult[19].  Did not re-place instance rec/multOperand[19]_i_2
INFO: [Physopt 32-662] Processed net rec/divide/numer11[13].  Did not re-place instance rec/multOperand[30]_i_398
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_328_n_0.  Did not re-place instance rec/multOperand[30]_i_328
INFO: [Physopt 32-662] Processed net rec/divide/numer11[17].  Did not re-place instance rec/multOperand[22]_i_1648
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_326_n_0.  Did not re-place instance rec/multOperand[30]_i_326
INFO: [Physopt 32-662] Processed net rec/divide/numer4[18].  Did not re-place instance rec/multOperand[1]_i_459
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_1543_n_0.  Did not re-place instance rec/multOperand[22]_i_1543
INFO: [Physopt 32-662] Processed net rec/divide/numer2[4].  Did not re-place instance rec/multOperand[1]_i_539
INFO: [Physopt 32-662] Processed net rec/multOperand[2]_i_90_n_0.  Did not re-place instance rec/multOperand[2]_i_90
INFO: [Physopt 32-662] Processed net rec/divide/numer2[14].  Did not re-place instance rec/multOperand[1]_i_436
INFO: [Physopt 32-662] Processed net rec/multOperand[2]_i_68_n_0.  Did not re-place instance rec/multOperand[2]_i_68
INFO: [Physopt 32-663] Processed net rec/divide/numer9[25].  Re-placed instance rec/multOperand[22]_i_1075
INFO: [Physopt 32-663] Processed net rec/divide/p_1_in[20].  Re-placed instance rec/multOperand[22]_i_465
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_178_n_0.  Did not re-place instance rec/multOperand[22]_i_178
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_108_n_0.  Did not re-place instance rec/multOperand[30]_i_108
INFO: [Physopt 32-662] Processed net rec/divide/numer10[30].  Did not re-place instance rec/multOperand[30]_i_195
INFO: [Physopt 32-663] Processed net rec/divide/p_1_in[12].  Re-placed instance rec/multOperand[22]_i_864
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_458_n_0.  Did not re-place instance rec/multOperand[22]_i_458
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_164_n_0.  Did not re-place instance rec/multOperand[30]_i_164
INFO: [Physopt 32-662] Processed net rec/divide/p_1_in[4].  Did not re-place instance rec/multOperand[22]_i_1226
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_857_n_0.  Did not re-place instance rec/multOperand[22]_i_857
INFO: [Physopt 32-662] Processed net rec/divide/numer4[12].  Did not re-place instance rec/multOperand[1]_i_550
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_1546_n_0.  Did not re-place instance rec/multOperand[22]_i_1546
INFO: [Physopt 32-662] Processed net rec/divide/numer2[12].  Did not re-place instance rec/multOperand[1]_i_438
INFO: [Physopt 32-662] Processed net rec/multOperand[2]_i_69_n_0.  Did not re-place instance rec/multOperand[2]_i_69
INFO: [Physopt 32-662] Processed net rec/divide/numer19[25].  Did not re-place instance rec/multOperand[22]_i_1078
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_898_n_0.  Did not re-place instance rec/multOperand[22]_i_898
INFO: [Physopt 32-662] Processed net rec/divide/numer7[15].  Did not re-place instance rec/multOperand[22]_i_1355
INFO: [Physopt 32-662] Processed net rec/divide/numer19[33].  Did not re-place instance rec/multOperand[22]_i_656
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_504_n_0.  Did not re-place instance rec/multOperand[22]_i_504
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_975_n_0.  Did not re-place instance rec/multOperand[22]_i_975
INFO: [Physopt 32-663] Processed net rec/divide/numer9[33].  Re-placed instance rec/multOperand[22]_i_629
INFO: [Physopt 32-663] Processed net rec/multOperand[30]_i_70_n_0.  Re-placed instance rec/multOperand[30]_i_70
INFO: [Physopt 32-662] Processed net rec/divide/numer5[7].  Did not re-place instance rec/multOperand[22]_i_1706
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_1560_n_0.  Did not re-place instance rec/multOperand[22]_i_1560
INFO: [Physopt 32-663] Processed net rec/divide/numer10[24].  Re-placed instance rec/multOperand[22]_i_1371
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_281_n_0.  Did not re-place instance rec/multOperand[30]_i_281
INFO: [Physopt 32-663] Processed net rec/divide/numer19[21].  Re-placed instance rec/multOperand[22]_i_1083
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_900_n_0.  Did not re-place instance rec/multOperand[22]_i_900
INFO: [Physopt 32-662] Processed net rec/d_man[1]_repN.  Did not re-place instance rec/d_man_reg[1]_replica
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_124_n_0.  Did not re-place instance rec/multOperand[1]_i_124
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_279_n_0.  Did not re-place instance rec/multOperand[1]_i_279
INFO: [Physopt 32-663] Processed net rec/divide/numer16[34].  Re-placed instance rec/multOperand[22]_i_404
INFO: [Physopt 32-663] Processed net rec/multOperand[22]_i_198_n_0.  Re-placed instance rec/multOperand[22]_i_198
INFO: [Physopt 32-663] Processed net rec/divide/numer16[32].  Re-placed instance rec/multOperand[22]_i_407
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_195_n_0.  Did not re-place instance rec/multOperand[22]_i_195
INFO: [Physopt 32-662] Processed net rec/divide/numer16[22].  Did not re-place instance rec/multOperand[22]_i_1179
INFO: [Physopt 32-662] Processed net rec/divide/numer2[10].  Did not re-place instance rec/multOperand[1]_i_441
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_880_n_0.  Did not re-place instance rec/multOperand[22]_i_880
INFO: [Physopt 32-661] Optimized 24 nets.  Re-placed 24 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 24 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-51.175 | TNS=-21175.501 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244761 ; free virtual = 312540
Phase 3 Placement Based Optimization | Checksum: 1ef43dc64

Time (s): cpu = 00:02:08 ; elapsed = 00:00:52 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244749 ; free virtual = 312528

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net rec/recResult[19]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net rec/recResult[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net rec/recResult[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net rec/recResult[27]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244609 ; free virtual = 312389
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244624 ; free virtual = 312403
Phase 4 Rewire | Checksum: 17db64409

Time (s): cpu = 00:02:11 ; elapsed = 00:00:54 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244606 ; free virtual = 312385

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net rec/divide/numer20[36] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/d_man[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer11[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer12[24]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer13[27]. Replicated 2 times.
INFO: [Physopt 32-572] Net rec/divide/numer14[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer16[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer19[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer3[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer4[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer7[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer8[24]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer9[23]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net rec/divide/p_1_in[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer2[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer10[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer15[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer18[42]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer21[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer5[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer1[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer12[20]. Replicated 3 times.
INFO: [Physopt 32-572] Net rec/divide/numer16[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer19[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer11[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer11[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer13[29]. Replicated 3 times.
INFO: [Physopt 32-572] Net rec/divide/numer6[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer19[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer4[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer2[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer13[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer13[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer2[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer13[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer9[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer13[31]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer8[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer10[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer3[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer18[36]. Replicated 2 times.
INFO: [Physopt 32-572] Net rec/divide/numer9[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer9[37] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer4[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer5[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer2[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer19[21]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer7[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer9[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer12[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/p_1_in[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer5[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/p_1_in[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/d_man[1]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer12[26]. Replicated 2 times.
INFO: [Physopt 32-572] Net rec/divide/numer5[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer18[30]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer8[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer2[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer10[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer15[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer12[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer5[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer9[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer12[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer11[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer21[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer19[41]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer3[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer14[28]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer12[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer4[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/d_man[4]_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net rec/divide/numer21[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer14[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer10[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer13[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer18[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer19[39]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer16[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer9[35] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer21[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer0__0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer20[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer11[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer18[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer4[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer5[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer21[39]. Replicated 4 times.
INFO: [Physopt 32-572] Net rec/divide/numer10[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer3[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer18[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer7[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer0__0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer0__0[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer16[41] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer14[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer5[28]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 29 nets. Created 48 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 29 nets or cells. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-51.020 | TNS=-21170.386 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244252 ; free virtual = 312029
Phase 5 Critical Cell Optimization | Checksum: 20d7f0895

Time (s): cpu = 00:05:44 ; elapsed = 00:02:18 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244248 ; free virtual = 312025

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 20d7f0895

Time (s): cpu = 00:05:44 ; elapsed = 00:02:18 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244251 ; free virtual = 312028

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 20d7f0895

Time (s): cpu = 00:05:45 ; elapsed = 00:02:19 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244251 ; free virtual = 312028

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 20d7f0895

Time (s): cpu = 00:05:45 ; elapsed = 00:02:19 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244250 ; free virtual = 312027

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 20d7f0895

Time (s): cpu = 00:05:45 ; elapsed = 00:02:19 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244247 ; free virtual = 312025

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 69 nets.  Swapped 1509 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 69 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1509 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-49.894 | TNS=-21135.736 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244180 ; free virtual = 311958
Phase 10 Critical Pin Optimization | Checksum: 20d7f0895

Time (s): cpu = 00:05:51 ; elapsed = 00:02:21 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244182 ; free virtual = 311960

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 20d7f0895

Time (s): cpu = 00:05:52 ; elapsed = 00:02:22 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244180 ; free virtual = 311958

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 20d7f0895

Time (s): cpu = 00:05:52 ; elapsed = 00:02:22 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244184 ; free virtual = 311962
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244185 ; free virtual = 311962
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-49.894 | TNS=-21135.736 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.025  |          0.824  |          151  |              0  |                    28  |           0  |           1  |  00:00:40  |
|  Placement Based    |          0.862  |         28.447  |            0  |              0  |                    24  |           0  |           1  |  00:00:07  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Critical Cell      |          0.155  |          5.115  |           48  |              0  |                    29  |           0  |           1  |  00:01:24  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          1.126  |         34.650  |            0  |              0  |                    69  |           0  |           1  |  00:00:02  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          2.168  |         69.036  |          199  |              0  |                   150  |           0  |          11  |  00:02:16  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244181 ; free virtual = 311959
Ending Physical Synthesis Task | Checksum: 1efe84c68

Time (s): cpu = 00:05:52 ; elapsed = 00:02:22 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244125 ; free virtual = 311903
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:07 ; elapsed = 00:02:27 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244163 ; free virtual = 311940
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244169 ; free virtual = 311947
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244189 ; free virtual = 311986
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245267 ; free virtual = 313115
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244512 ; free virtual = 312371
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244499 ; free virtual = 312328
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8a81d689 ConstDB: 0 ShapeSum: 8c83827e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "curWriteDataMem[493]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[493]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curMemSel" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curMemSel". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[487]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[487]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftMemSel" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftMemSel". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[496]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[496]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[501]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[501]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[496]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[496]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[497]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[497]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[457]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[457]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[491]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[491]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[459]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[459]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[466]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[466]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[493]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[493]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[465]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[465]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[468]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[468]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[472]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[472]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[442]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[442]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[478]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[478]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[433]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[433]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[548]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[548]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[553]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[553]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[521]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[521]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[561]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[561]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[572]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[572]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[560]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[560]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[522]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[522]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[562]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[562]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[573]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[573]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[515]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[515]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[522]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[522]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[544]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[544]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[553]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[553]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[561]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[561]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[481]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[481]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[502]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[502]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[486]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[486]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[488]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[488]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[494]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[494]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[500]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[500]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[480]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[480]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[502]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[502]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[454]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[454]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[460]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[460]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[454]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[454]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[463]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[463]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[471]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[471]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[466]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[466]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[503]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[503]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[515]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[515]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[570]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[570]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[524]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[524]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[564]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[564]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[523]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[523]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[530]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[530]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[562]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[562]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[568]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[568]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[566]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[566]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[548]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[548]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[530]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[530]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[554]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[554]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[560]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[560]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[564]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[564]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[469]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[469]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[462]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[462]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[468]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[468]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[455]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[455]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[470]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[470]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[470]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[470]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[473]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[473]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[475]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[475]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[461]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[461]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[449]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[449]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[473]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[473]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[518]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[518]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[512]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[512]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[526]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[526]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[516]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[516]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[523]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[523]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[536]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[536]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[535]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[535]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[536]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[536]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[531]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[531]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[556]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[556]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[558]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[558]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[516]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[516]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[528]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[528]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[543]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[543]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[547]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[547]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[572]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[572]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[514]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[514]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[574]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[574]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteDataMem[531]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteDataMem[531]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curReadAddrMem[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curReadAddrMem[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteAddrMem[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteAddrMem[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteAddrMem[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteAddrMem[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteEnMem" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteEnMem". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1b0563285

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245245 ; free virtual = 313022
Post Restoration Checksum: NetGraph: bd72ec7c NumContArr: f2e34609 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b0563285

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245211 ; free virtual = 312988

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b0563285

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245155 ; free virtual = 312933

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b0563285

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 245143 ; free virtual = 312921
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17a5f66b0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244820 ; free virtual = 312646
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-46.699| TNS=-19759.887| WHS=0.038  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 231332bd1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244665 ; free virtual = 312491

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1732e8d41

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 244033 ; free virtual = 311859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14003
 Number of Nodes with overlaps = 1878
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-57.673| TNS=-36059.387| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18177ab14

Time (s): cpu = 00:03:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242355 ; free virtual = 310190

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4235
 Number of Nodes with overlaps = 992
 Number of Nodes with overlaps = 447
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-59.165| TNS=-36077.172| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 215c8307d

Time (s): cpu = 00:04:41 ; elapsed = 00:02:02 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 241881 ; free virtual = 309845
Phase 4 Rip-up And Reroute | Checksum: 215c8307d

Time (s): cpu = 00:04:41 ; elapsed = 00:02:02 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 241905 ; free virtual = 309856

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 193be55ae

Time (s): cpu = 00:04:45 ; elapsed = 00:02:04 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 243106 ; free virtual = 311057
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-57.673| TNS=-36059.387| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c82b00c5

Time (s): cpu = 00:05:04 ; elapsed = 00:02:09 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242996 ; free virtual = 310940

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c82b00c5

Time (s): cpu = 00:05:04 ; elapsed = 00:02:09 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242988 ; free virtual = 310932
Phase 5 Delay and Skew Optimization | Checksum: 1c82b00c5

Time (s): cpu = 00:05:04 ; elapsed = 00:02:09 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242982 ; free virtual = 310926

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12ff2c6b6

Time (s): cpu = 00:05:08 ; elapsed = 00:02:11 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242876 ; free virtual = 310820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-57.655| TNS=-34499.602| WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12ff2c6b6

Time (s): cpu = 00:05:09 ; elapsed = 00:02:11 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242891 ; free virtual = 310834
Phase 6 Post Hold Fix | Checksum: 12ff2c6b6

Time (s): cpu = 00:05:09 ; elapsed = 00:02:11 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242886 ; free virtual = 310829

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.4578 %
  Global Horizontal Routing Utilization  = 23.2864 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y93 -> INT_L_X36Y93
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y81 -> INT_L_X36Y81
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y28 -> INT_L_X36Y28
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X60Y67 -> INT_L_X60Y67
   INT_R_X63Y66 -> INT_R_X63Y66
   INT_R_X61Y63 -> INT_R_X61Y63
   INT_R_X59Y22 -> INT_R_X59Y22

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 172557f8d

Time (s): cpu = 00:05:09 ; elapsed = 00:02:11 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242869 ; free virtual = 310812

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 172557f8d

Time (s): cpu = 00:05:10 ; elapsed = 00:02:12 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242862 ; free virtual = 310806

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 238c2ab43

Time (s): cpu = 00:05:14 ; elapsed = 00:02:17 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242521 ; free virtual = 310479

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-57.655| TNS=-34499.602| WHS=0.064  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 238c2ab43

Time (s): cpu = 00:05:15 ; elapsed = 00:02:17 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242487 ; free virtual = 310444
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:15 ; elapsed = 00:02:17 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242599 ; free virtual = 310556

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:24 ; elapsed = 00:02:23 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242599 ; free virtual = 310556
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242611 ; free virtual = 310568
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242499 ; free virtual = 310484
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242288 ; free virtual = 310349
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 241457 ; free virtual = 309652
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242735 ; free virtual = 311071
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3506.547 ; gain = 0.000 ; free physical = 242623 ; free virtual = 310939
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:47:17 2022...
