{
  "module_name": "phy_shim.h",
  "hash_id": "d7ef5e0d3d2a29adf581da0ee45ea4d0e9f6d8f75f1a4518ab305fee52f24aff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy_shim.h",
  "human_readable_source": " \n\n \n\n#ifndef _BRCM_PHY_SHIM_H_\n#define _BRCM_PHY_SHIM_H_\n\n#include \"types.h\"\n\n#define RADAR_TYPE_NONE\t\t0\t \n#define RADAR_TYPE_ETSI_1\t1\t \n#define RADAR_TYPE_ETSI_2\t2\t \n#define RADAR_TYPE_ETSI_3\t3\t \n#define RADAR_TYPE_ITU_E\t4\t \n#define RADAR_TYPE_ITU_K\t5\t \n#define RADAR_TYPE_UNCLASSIFIED\t6\t \n#define RADAR_TYPE_BIN5\t\t7\t \n#define RADAR_TYPE_STG2\t\t8\t \n#define RADAR_TYPE_STG3\t\t9\t \n#define RADAR_TYPE_FRA\t\t10\t \n\n \n#define FRA_T1_20MHZ\t52770\n#define FRA_T2_20MHZ\t61538\n#define FRA_T3_20MHZ\t66002\n#define FRA_T1_40MHZ\t105541\n#define FRA_T2_40MHZ\t123077\n#define FRA_T3_40MHZ\t132004\n#define FRA_ERR_20MHZ\t60\n#define FRA_ERR_40MHZ\t120\n\n#define ANTSEL_NA\t\t0  \n#define ANTSEL_2x4\t\t1  \n#define ANTSEL_2x3\t\t2  \n\n \n#define\tANT_RX_DIV_FORCE_0\t0\t \n#define\tANT_RX_DIV_FORCE_1\t1\t \n#define\tANT_RX_DIV_START_1\t2\t \n#define\tANT_RX_DIV_START_0\t3\t \n#define\tANT_RX_DIV_ENABLE\t3\t \n#define ANT_RX_DIV_DEF\t\tANT_RX_DIV_START_0  \n\n#define WL_ANT_RX_MAX\t\t2\t \n#define WL_ANT_HT_RX_MAX\t3\t \n#define WL_ANT_IDX_1\t\t0\t \n#define WL_ANT_IDX_2\t\t1\t \n\n \n#define BRCMS_N_PREAMBLE_MIXEDMODE\t0\n#define BRCMS_N_PREAMBLE_GF\t\t1\n#define BRCMS_N_PREAMBLE_GF_BRCM          2\n\n#define WL_TX_POWER_RATES_LEGACY\t45\n#define WL_TX_POWER_MCS20_FIRST\t        12\n#define WL_TX_POWER_MCS20_NUM\t        16\n#define WL_TX_POWER_MCS40_FIRST\t        28\n#define WL_TX_POWER_MCS40_NUM\t        17\n\n\n#define WL_TX_POWER_RATES\t       101\n#define WL_TX_POWER_CCK_FIRST\t       0\n#define WL_TX_POWER_CCK_NUM\t       4\n \n#define WL_TX_POWER_OFDM_FIRST\t       4\n \n#define WL_TX_POWER_OFDM20_CDD_FIRST   12\n \n#define WL_TX_POWER_OFDM40_SISO_FIRST  52\n \n#define WL_TX_POWER_OFDM40_CDD_FIRST   60\n#define WL_TX_POWER_OFDM_NUM\t       8\n \n#define WL_TX_POWER_MCS20_SISO_FIRST   20\n \n#define WL_TX_POWER_MCS20_CDD_FIRST    28\n \n#define WL_TX_POWER_MCS20_STBC_FIRST   36\n \n#define WL_TX_POWER_MCS20_SDM_FIRST    44\n \n#define WL_TX_POWER_MCS40_SISO_FIRST   68\n \n#define WL_TX_POWER_MCS40_CDD_FIRST    76\n \n#define WL_TX_POWER_MCS40_STBC_FIRST   84\n \n#define WL_TX_POWER_MCS40_SDM_FIRST    92\n#define WL_TX_POWER_MCS_1_STREAM_NUM   8\n#define WL_TX_POWER_MCS_2_STREAM_NUM   8\n \n#define WL_TX_POWER_MCS_32\t       100\n#define WL_TX_POWER_MCS_32_NUM\t       1\n\n \n \n#define WL_TX_POWER_MCS20_SISO_FIRST_SSN   12\n\n \n#define WL_TX_POWER_F_ENABLED\t1\n#define WL_TX_POWER_F_HW\t2\n#define WL_TX_POWER_F_MIMO\t4\n#define WL_TX_POWER_F_SISO\t8\n\n \n#define BRCMS_N_TXRX_CHAIN0\t\t0\n#define BRCMS_N_TXRX_CHAIN1\t\t1\n\nstruct brcms_phy;\n\nstruct phy_shim_info *wlc_phy_shim_attach(struct brcms_hardware *wlc_hw,\n\t\t\t\t\t  struct brcms_info *wl,\n\t\t\t\t\t  struct brcms_c_info *wlc);\nvoid wlc_phy_shim_detach(struct phy_shim_info *physhim);\n\n \nstruct wlapi_timer *wlapi_init_timer(struct phy_shim_info *physhim,\n\t\t\t\t     void (*fn)(struct brcms_phy *pi),\n\t\t\t\t     void *arg, const char *name);\nvoid wlapi_free_timer(struct wlapi_timer *t);\nvoid wlapi_add_timer(struct wlapi_timer *t, uint ms, int periodic);\nbool wlapi_del_timer(struct wlapi_timer *t);\nvoid wlapi_intrson(struct phy_shim_info *physhim);\nu32 wlapi_intrsoff(struct phy_shim_info *physhim);\nvoid wlapi_intrsrestore(struct phy_shim_info *physhim, u32 macintmask);\n\nvoid wlapi_bmac_write_shm(struct phy_shim_info *physhim, uint offset, u16 v);\nu16 wlapi_bmac_read_shm(struct phy_shim_info *physhim, uint offset);\nvoid wlapi_bmac_mhf(struct phy_shim_info *physhim, u8 idx, u16 mask, u16 val,\n\t\t    int bands);\nvoid wlapi_bmac_corereset(struct phy_shim_info *physhim, u32 flags);\nvoid wlapi_suspend_mac_and_wait(struct phy_shim_info *physhim);\nvoid wlapi_switch_macfreq(struct phy_shim_info *physhim, u8 spurmode);\nvoid wlapi_enable_mac(struct phy_shim_info *physhim);\nvoid wlapi_bmac_mctrl(struct phy_shim_info *physhim, u32 mask, u32 val);\nvoid wlapi_bmac_phy_reset(struct phy_shim_info *physhim);\nvoid wlapi_bmac_bw_set(struct phy_shim_info *physhim, u16 bw);\nvoid wlapi_bmac_phyclk_fgc(struct phy_shim_info *physhim, bool clk);\nvoid wlapi_bmac_macphyclk_set(struct phy_shim_info *physhim, bool clk);\nvoid wlapi_bmac_core_phypll_ctl(struct phy_shim_info *physhim, bool on);\nvoid wlapi_bmac_core_phypll_reset(struct phy_shim_info *physhim);\nvoid wlapi_bmac_ucode_wake_override_phyreg_set(struct phy_shim_info *physhim);\nvoid wlapi_bmac_ucode_wake_override_phyreg_clear(struct phy_shim_info *physhim);\nvoid wlapi_bmac_write_template_ram(struct phy_shim_info *physhim, int o,\n\t\t\t\t   int len, void *buf);\nu16 wlapi_bmac_rate_shm_offset(struct phy_shim_info *physhim, u8 rate);\nvoid wlapi_ucode_sample_init(struct phy_shim_info *physhim);\nvoid wlapi_copyfrom_objmem(struct phy_shim_info *physhim, uint, void *buf,\n\t\t\t   int, u32 sel);\nvoid wlapi_copyto_objmem(struct phy_shim_info *physhim, uint, const void *buf,\n\t\t\t int, u32);\n\nvoid wlapi_high_update_phy_mode(struct phy_shim_info *physhim, u32 phy_mode);\nu16 wlapi_bmac_get_txant(struct phy_shim_info *physhim);\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}