Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: scpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "scpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "scpu"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : scpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\MINICPU\scpu\WDATAM.vhd" into library work
Parsing entity <WRITE_DATA_M_6>.
Parsing architecture <Behavioral> of entity <write_data_m_6>.
Parsing VHDL file "C:\MINICPU\scpu\SIL.vhd" into library work
Parsing entity <shiftleft_11>.
Parsing architecture <Behavioral> of entity <shiftleft_11>.
Parsing VHDL file "C:\MINICPU\scpu\signede.vhd" into library work
Parsing entity <signextend_7>.
Parsing architecture <Behavioral> of entity <signextend_7>.
Parsing VHDL file "C:\MINICPU\scpu\REGISITER3.vhd" into library work
Parsing entity <rf_3>.
Parsing architecture <Behavioral> of entity <rf_3>.
Parsing VHDL file "C:\MINICPU\scpu\RDM2.vhd" into library work
Parsing entity <RDM_2>.
Parsing architecture <Behavioral> of entity <rdm_2>.
Parsing VHDL file "C:\MINICPU\scpu\PCADD.vhd" into library work
Parsing entity <pcadd_10>.
Parsing architecture <Behavioral> of entity <pcadd_10>.
Parsing VHDL file "C:\MINICPU\scpu\PC1.vhd" into library work
Parsing entity <programcounter_1>.
Parsing architecture <Behavioral> of entity <programcounter_1>.
Parsing VHDL file "C:\MINICPU\scpu\JM.vhd" into library work
Parsing entity <JUMPMULTEX_15>.
Parsing architecture <Behavioral> of entity <jumpmultex_15>.
Parsing VHDL file "C:\MINICPU\scpu\JAS.vhd" into library work
Parsing entity <jumpshift_16>.
Parsing architecture <Behavioral> of entity <jumpshift_16>.
Parsing VHDL file "C:\MINICPU\scpu\JAC.vhd" into library work
Parsing entity <JAC_17>.
Parsing architecture <Behavioral> of entity <jac_17>.
Parsing VHDL file "C:\MINICPU\scpu\controlgeneration.vhd" into library work
Parsing entity <control_9>.
Parsing architecture <Behavioral> of entity <control_9>.
Parsing VHDL file "C:\MINICPU\scpu\CB.vhd" into library work
Parsing entity <check_12>.
Parsing architecture <Behavioral> of entity <check_12>.
Parsing VHDL file "C:\MINICPU\scpu\BRACADDER.vhd" into library work
Parsing entity <branchadder_13>.
Parsing architecture <Behavioral> of entity <branchadder_13>.
Parsing VHDL file "C:\MINICPU\scpu\BM.vhd" into library work
Parsing entity <branchmultiplex_14>.
Parsing architecture <Behavioral> of entity <branchmultiplex_14>.
Parsing VHDL file "C:\MINICPU\scpu\ALUM.vhd" into library work
Parsing entity <mulp_4>.
Parsing architecture <Behavioral> of entity <mulp_4>.
Parsing VHDL file "C:\MINICPU\scpu\alucontrol.vhd" into library work
Parsing entity <alucontrol_8>.
Parsing architecture <Behavioral> of entity <alucontrol_8>.
Parsing VHDL file "C:\MINICPU\scpu\alu.vhd" into library work
Parsing entity <ALU_5>.
Parsing architecture <Behavioral> of entity <alu_5>.
Parsing VHDL file "C:\MINICPU\scpu\scpup.vhd" into library work
Parsing entity <scpu>.
Parsing architecture <Behavioral> of entity <scpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <scpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <programcounter_1> (architecture <Behavioral>) from library <work>.

Elaborating entity <RDM_2> (architecture <Behavioral>) from library <work>.

Elaborating entity <rf_3> (architecture <Behavioral>) from library <work>.

Elaborating entity <mulp_4> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU_5> (architecture <Behavioral>) from library <work>.

Elaborating entity <WRITE_DATA_M_6> (architecture <Behavioral>) from library <work>.

Elaborating entity <signextend_7> (architecture <Behavioral>) from library <work>.

Elaborating entity <alucontrol_8> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_9> (architecture <Behavioral>) from library <work>.

Elaborating entity <pcadd_10> (architecture <Behavioral>) from library <work>.

Elaborating entity <shiftleft_11> (architecture <Behavioral>) from library <work>.

Elaborating entity <check_12> (architecture <Behavioral>) from library <work>.

Elaborating entity <branchadder_13> (architecture <Behavioral>) from library <work>.

Elaborating entity <branchmultiplex_14> (architecture <Behavioral>) from library <work>.

Elaborating entity <JUMPMULTEX_15> (architecture <Behavioral>) from library <work>.

Elaborating entity <jumpshift_16> (architecture <Behavioral>) from library <work>.

Elaborating entity <JAC_17> (architecture <Behavioral>) from library <work>.
WARNING:Xst:2972 - "C:\MINICPU\scpu\scpup.vhd" line 233. All outputs of instance <myalucontrol_8> of block <alucontrol_8> are unconnected in block <scpu>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <scpu>.
    Related source file is "C:\MINICPU\scpu\scpup.vhd".
INFO:Xst:3210 - "C:\MINICPU\scpu\scpup.vhd" line 233: Output port <alucontrol> of the instance <myalucontrol_8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <scpu> synthesized.

Synthesizing Unit <programcounter_1>.
    Related source file is "C:\MINICPU\scpu\PC1.vhd".
    Found 32-bit register for signal <out_pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <programcounter_1> synthesized.

Synthesizing Unit <RDM_2>.
    Related source file is "C:\MINICPU\scpu\RDM2.vhd".
WARNING:Xst:647 - Input <instruction<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruction<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <RDM_2> synthesized.

Synthesizing Unit <rf_3>.
    Related source file is "C:\MINICPU\scpu\REGISITER3.vhd".
WARNING:Xst:647 - Input <instruction<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instruction<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <reg_file<0>>.
    Found 32-bit register for signal <reg_file<1>>.
    Found 32-bit register for signal <reg_file<2>>.
    Found 32-bit register for signal <reg_file<3>>.
    Found 32-bit register for signal <reg_file<4>>.
    Found 32-bit register for signal <reg_file<5>>.
    Found 32-bit register for signal <reg_file<6>>.
    Found 32-bit register for signal <reg_file<7>>.
    Found 32-bit register for signal <reg_file<8>>.
    Found 32-bit register for signal <reg_file<9>>.
    Found 32-bit register for signal <reg_file<10>>.
    Found 32-bit register for signal <reg_file<11>>.
    Found 32-bit register for signal <reg_file<12>>.
    Found 32-bit register for signal <reg_file<13>>.
    Found 32-bit register for signal <reg_file<14>>.
    Found 32-bit register for signal <reg_file<15>>.
    Found 32-bit register for signal <reg_file<16>>.
    Found 32-bit register for signal <reg_file<17>>.
    Found 32-bit register for signal <reg_file<18>>.
    Found 32-bit register for signal <reg_file<19>>.
    Found 32-bit register for signal <reg_file<20>>.
    Found 32-bit register for signal <reg_file<21>>.
    Found 32-bit register for signal <reg_file<22>>.
    Found 32-bit register for signal <reg_file<23>>.
    Found 32-bit register for signal <reg_file<24>>.
    Found 32-bit register for signal <reg_file<25>>.
    Found 32-bit register for signal <reg_file<26>>.
    Found 32-bit register for signal <reg_file<27>>.
    Found 32-bit register for signal <reg_file<28>>.
    Found 32-bit register for signal <reg_file<29>>.
    Found 32-bit register for signal <reg_file<30>>.
    Found 32-bit register for signal <reg_file<31>>.
    Found 32-bit register for signal <regview_t1>.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg_file>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg_file>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 32-to-1 multiplexer for signal <rd1> created at line 75.
    Found 32-bit 32-to-1 multiplexer for signal <rd2> created at line 76.
    Summary:
	inferred 1056 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rf_3> synthesized.

Synthesizing Unit <mulp_4>.
    Related source file is "C:\MINICPU\scpu\ALUM.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mulp_4> synthesized.

Synthesizing Unit <ALU_5>.
    Related source file is "C:\MINICPU\scpu\alu.vhd".
    Found 32-bit adder for signal <A[31]_B[31]_add_1_OUT> created at line 48.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_4_OUT<31:0>> created at line 50.
    Found 32-bit 7-to-1 multiplexer for signal <_n0205> created at line 62.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_105_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_110_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_115_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_120_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_125_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_130_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_135_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_140_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_145_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_150_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_155_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_160_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_165_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_170_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_175_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_180_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_185_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_190_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_195_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_200_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_205_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_210_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_215_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_220_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_225_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_230_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_235_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_240_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_245_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_250_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_255_o> created at line 47.
    Found 1-bit 5-to-1 multiplexer for signal <RE[31]_A[31]_MUX_260_o> created at line 47.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RE<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_6_o> created at line 52
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <ALU_5> synthesized.

Synthesizing Unit <WRITE_DATA_M_6>.
    Related source file is "C:\MINICPU\scpu\WDATAM.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <WRITE_DATA_M_6> synthesized.

Synthesizing Unit <signextend_7>.
    Related source file is "C:\MINICPU\scpu\signede.vhd".
    Found 32-bit adder for signal <PWR_14_o_GND_45_o_add_1_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <signextend_7> synthesized.

Synthesizing Unit <control_9>.
    Related source file is "C:\MINICPU\scpu\controlgeneration.vhd".
WARNING:Xst:647 - Input <pc<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <alusrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <memtoreg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <regwrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <memread>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <memwrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluop<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <regdst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  11 Latch(s).
Unit <control_9> synthesized.

Synthesizing Unit <pcadd_10>.
    Related source file is "C:\MINICPU\scpu\PCADD.vhd".
    Found 32-bit adder for signal <pc4> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pcadd_10> synthesized.

Synthesizing Unit <shiftleft_11>.
    Related source file is "C:\MINICPU\scpu\SIL.vhd".
WARNING:Xst:647 - Input <inm<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shiftleft_11> synthesized.

Synthesizing Unit <check_12>.
    Related source file is "C:\MINICPU\scpu\CB.vhd".
    Summary:
	no macro.
Unit <check_12> synthesized.

Synthesizing Unit <branchadder_13>.
    Related source file is "C:\MINICPU\scpu\BRACADDER.vhd".
    Found 32-bit adder for signal <result> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <branchadder_13> synthesized.

Synthesizing Unit <branchmultiplex_14>.
    Related source file is "C:\MINICPU\scpu\BM.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <branchmultiplex_14> synthesized.

Synthesizing Unit <JUMPMULTEX_15>.
    Related source file is "C:\MINICPU\scpu\JM.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <JUMPMULTEX_15> synthesized.

Synthesizing Unit <jumpshift_16>.
    Related source file is "C:\MINICPU\scpu\JAS.vhd".
WARNING:Xst:647 - Input <ins<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <jumpshift_16> synthesized.

Synthesizing Unit <JAC_17>.
    Related source file is "C:\MINICPU\scpu\JAC.vhd".
WARNING:Xst:647 - Input <pc<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <JAC_17> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
# Registers                                            : 34
 32-bit register                                       : 34
# Latches                                              : 43
 1-bit latch                                           : 43
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 42
 1-bit 5-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <memtoreg> in Unit <mycontrol_9> is equivalent to the following FF/Latch, which will be removed : <memread> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
# Registers                                            : 1088
 Flip-Flops                                            : 1088
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 135
 1-bit 32-to-1 multiplexer                             : 64
 1-bit 5-to-1 multiplexer                              : 32
 1-bit 7-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <memtoreg> in Unit <control_9> is equivalent to the following FF/Latch, which will be removed : <memread> 

Optimizing unit <programcounter_1> ...

Optimizing unit <scpu> ...

Optimizing unit <rf_3> ...
WARNING:Xst:1293 - FF/Latch <reg_file_0_31> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_30> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_29> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_28> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_27> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_26> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_25> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_24> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_23> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_22> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_21> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_20> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_19> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_18> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_17> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_16> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_15> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_14> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_13> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_12> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_11> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_10> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_9> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_8> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_7> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_6> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_5> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_4> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_3> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_2> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_1> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_0> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_file_0_31> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_30> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_29> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_28> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_27> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_26> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_25> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_24> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_23> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_22> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_21> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_20> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_19> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_18> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_17> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_16> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_15> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_14> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_13> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_12> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_11> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_10> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_9> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_8> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_7> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_6> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_5> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_4> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_3> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_2> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_1> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg_file_0_0> has a constant value of 0 in block <rf_3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU_5> ...

Optimizing unit <control_9> ...
WARNING:Xst:1710 - FF/Latch <mypc_1/out_pc_1> (without init value) has a constant value of 0 in block <scpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mypc_1/out_pc_0> (without init value) has a constant value of 0 in block <scpu>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block scpu, actual ratio is 3.
Latch mycontrol_9/memtoreg has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1054
 Flip-Flops                                            : 1054

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : scpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1496
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 29
#      LUT2                        : 31
#      LUT3                        : 69
#      LUT4                        : 96
#      LUT5                        : 78
#      LUT6                        : 858
#      MUXCY                       : 140
#      MUXF7                       : 66
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 1097
#      FDC                         : 29
#      FDE                         : 1024
#      FDP                         : 1
#      LD                          : 43
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 189
#      IBUF                        : 59
#      OBUF                        : 130

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1095  out of  126800     0%  
 Number of Slice LUTs:                 1164  out of  63400     1%  
    Number used as Logic:              1164  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2120
   Number with an unused Flip Flop:    1025  out of   2120    48%  
   Number with an unused LUT:           956  out of   2120    45%  
   Number of fully used LUT-FF pairs:   139  out of   2120     6%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                         196
 Number of bonded IOBs:                 190  out of    210    90%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)        | Load  |
-----------------------------------------------------------------------+------------------------------+-------+
clk                                                                    | BUFGP                        | 1054  |
myalu_5/ALUOP[2]_ALUOP[2]_OR_79_o(myalu_5/ALUOP[2]_ALUOP[2]_OR_79_o1:O)| BUFG(*)(myalu_5/RE_0)        | 32    |
mycontrol_9/_n0108(mycontrol_9/out2:O)                                 | NONE(*)(mycontrol_9/regwrite)| 11    |
-----------------------------------------------------------------------+------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.998ns (Maximum Frequency: 166.729MHz)
   Minimum input arrival time before clock: 5.912ns
   Maximum output required time after clock: 4.624ns
   Maximum combinational path delay: 4.538ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.998ns (frequency: 166.729MHz)
  Total number of paths / destination ports: 6605016 / 1054
-------------------------------------------------------------------------
Delay:               5.998ns (Levels of Logic = 22)
  Source:            mycontrol_3/reg_file_26_0 (FF)
  Destination:       mypc_1/out_pc_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mycontrol_3/reg_file_26_0 to mypc_1/out_pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.561  mycontrol_3/reg_file_26_0 (mycontrol_3/reg_file_26_0)
     LUT6:I2->O            1   0.097   0.556  mycontrol_3/mux32_81 (mycontrol_3/mux32_81)
     LUT6:I2->O            1   0.097   0.000  mycontrol_3/mux32_3 (mycontrol_3/mux32_3)
     MUXF7:I1->O           4   0.279   0.393  mycontrol_3/mux32_2_f7 (ddatain_0_OBUF)
     LUT4:I2->O            1   0.097   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12>)
     XORCY:CI->O           2   0.370   0.384  myalu_5/Madd_A[31]_B[31]_add_1_OUT_xor<13> (myalu_5/A[31]_B[31]_add_1_OUT<13>)
     LUT6:I4->O            3   0.097   0.693  myalu_5/mux412 (daddr_13_OBUF)
     LUT6:I1->O            1   0.097   0.683  myalu_5/_n0288<0>6_SW0 (N210)
     LUT6:I1->O           30   0.097   0.402  myalu_5/_n0288<0>7 (zero)
     LUT6:I5->O            1   0.097   0.000  myjumpmultex_15/Mmux_out_pc101 (in_pc<18>)
     FDC:D                     0.008          mypc_1/out_pc_18
    ----------------------------------------
    Total                      5.998ns (2.326ns logic, 3.672ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4556107 / 2076
-------------------------------------------------------------------------
Offset:              5.912ns (Levels of Logic = 23)
  Source:            idata<17> (PAD)
  Destination:       mypc_1/out_pc_31 (FF)
  Destination Clock: clk rising

  Data Path: idata<17> to mypc_1/out_pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           258   0.001   0.835  idata_17_IBUF (idata_17_IBUF)
     LUT6:I0->O            1   0.097   0.556  mycontrol_3/mux32_81 (mycontrol_3/mux32_81)
     LUT6:I2->O            1   0.097   0.000  mycontrol_3/mux32_3 (mycontrol_3/mux32_3)
     MUXF7:I1->O           4   0.279   0.393  mycontrol_3/mux32_2_f7 (ddatain_0_OBUF)
     LUT4:I2->O            1   0.097   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12>)
     XORCY:CI->O           2   0.370   0.384  myalu_5/Madd_A[31]_B[31]_add_1_OUT_xor<13> (myalu_5/A[31]_B[31]_add_1_OUT<13>)
     LUT6:I4->O            3   0.097   0.693  myalu_5/mux412 (daddr_13_OBUF)
     LUT6:I1->O            1   0.097   0.683  myalu_5/_n0288<0>6_SW0 (N210)
     LUT6:I1->O           30   0.097   0.402  myalu_5/_n0288<0>7 (zero)
     LUT6:I5->O            1   0.097   0.000  myjumpmultex_15/Mmux_out_pc101 (in_pc<18>)
     FDC:D                     0.008          mypc_1/out_pc_18
    ----------------------------------------
    Total                      5.912ns (1.966ns logic, 3.946ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'myalu_5/ALUOP[2]_ALUOP[2]_OR_79_o'
  Total number of paths / destination ports: 70368 / 32
-------------------------------------------------------------------------
Offset:              4.431ns (Levels of Logic = 24)
  Source:            idata<17> (PAD)
  Destination:       myalu_5/RE_0 (LATCH)
  Destination Clock: myalu_5/ALUOP[2]_ALUOP[2]_OR_79_o falling

  Data Path: idata<17> to myalu_5/RE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           258   0.001   0.835  idata_17_IBUF (idata_17_IBUF)
     LUT6:I0->O            1   0.097   0.556  mycontrol_3/mux32_81 (mycontrol_3/mux32_81)
     LUT6:I2->O            1   0.097   0.000  mycontrol_3/mux32_3 (mycontrol_3/mux32_3)
     MUXF7:I1->O           4   0.279   0.309  mycontrol_3/mux32_2_f7 (ddatain_0_OBUF)
     LUT3:I2->O            4   0.097   0.570  mymulp_4/Mmux_OALU11 (oalu<0>)
     LUT4:I0->O            1   0.097   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_lut<0> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<0> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<1> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<2> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<3> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<4> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<5> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<6> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<7> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<8> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<9> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<10> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<11> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<12> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<13> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<14> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<14>)
     MUXCY:CI->O           3   0.023   0.305  myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<15> (myalu_5/Mcompar_A[31]_B[31]_LessThan_6_o_cy<15>)
     LUT5:I4->O            1   0.097   0.295  myalu_5/Mmux_RE[31]_A[31]_MUX_260_o11 (myalu_5/Mmux_RE[31]_A[31]_MUX_260_o1)
     LUT5:I4->O            1   0.097   0.000  myalu_5/Mmux_RE[31]_A[31]_MUX_260_o12 (myalu_5/RE[31]_A[31]_MUX_260_o)
     LD:D                     -0.028          myalu_5/RE_0
    ----------------------------------------
    Total                      4.431ns (1.560ns logic, 2.871ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 108438 / 126
-------------------------------------------------------------------------
Offset:              4.624ns (Levels of Logic = 38)
  Source:            mycontrol_3/reg_file_26_0 (FF)
  Destination:       daddr<31> (PAD)
  Source Clock:      clk rising

  Data Path: mycontrol_3/reg_file_26_0 to daddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.561  mycontrol_3/reg_file_26_0 (mycontrol_3/reg_file_26_0)
     LUT6:I2->O            1   0.097   0.556  mycontrol_3/mux32_81 (mycontrol_3/mux32_81)
     LUT6:I2->O            1   0.097   0.000  mycontrol_3/mux32_3 (mycontrol_3/mux32_3)
     MUXF7:I1->O           4   0.279   0.393  mycontrol_3/mux32_2_f7 (ddatain_0_OBUF)
     LUT4:I2->O            1   0.097   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<13> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<14> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<15> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<16> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<17> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<18> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<19> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<20> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<21> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<22> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<23> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<24> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<25> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<26> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<27> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<28> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<29> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<30> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<30>)
     XORCY:CI->O           2   0.370   0.383  myalu_5/Madd_A[31]_B[31]_add_1_OUT_xor<31> (myalu_5/A[31]_B[31]_add_1_OUT<31>)
     LUT6:I4->O            3   0.097   0.289  myalu_5/mux322 (daddr_31_OBUF)
     OBUF:I->O                 0.000          daddr_31_OBUF (daddr<31>)
    ----------------------------------------
    Total                      4.624ns (2.441ns logic, 2.183ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'myalu_5/ALUOP[2]_ALUOP[2]_OR_79_o'
  Total number of paths / destination ports: 116 / 32
-------------------------------------------------------------------------
Offset:              2.360ns (Levels of Logic = 3)
  Source:            myalu_5/RE_2 (LATCH)
  Destination:       daddr<2> (PAD)
  Source Clock:      myalu_5/ALUOP[2]_ALUOP[2]_OR_79_o falling

  Data Path: myalu_5/RE_2 to daddr<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.472   0.707  myalu_5/RE_2 (myalu_5/RE_2)
     LUT6:I0->O            1   0.097   0.693  myalu_5/mux531_SW0 (N149)
     LUT6:I0->O            4   0.097   0.293  myalu_5/mux532 (daddr_2_OBUF)
     OBUF:I->O                 0.000          daddr_2_OBUF (daddr<2>)
    ----------------------------------------
    Total                      2.360ns (0.666ns logic, 1.694ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mycontrol_9/_n0108'
  Total number of paths / destination ports: 1597 / 34
-------------------------------------------------------------------------
Offset:              3.384ns (Levels of Logic = 35)
  Source:            mycontrol_9/alusrc (LATCH)
  Destination:       daddr<31> (PAD)
  Source Clock:      mycontrol_9/_n0108 falling

  Data Path: mycontrol_9/alusrc to daddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             127   0.472   0.633  mycontrol_9/alusrc (mycontrol_9/alusrc)
     LUT4:I1->O            1   0.097   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<13> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<14> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<15> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<16> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<17> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<18> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<19> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<20> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<21> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<22> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<23> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<24> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<25> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<26> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<27> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<28> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<29> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<30> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<30>)
     XORCY:CI->O           2   0.370   0.383  myalu_5/Madd_A[31]_B[31]_add_1_OUT_xor<31> (myalu_5/A[31]_B[31]_add_1_OUT<31>)
     LUT6:I4->O            3   0.097   0.289  myalu_5/mux322 (daddr_31_OBUF)
     OBUF:I->O                 0.000          daddr_31_OBUF (daddr<31>)
    ----------------------------------------
    Total                      3.384ns (2.079ns logic, 1.305ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 74652 / 64
-------------------------------------------------------------------------
Delay:               4.538ns (Levels of Logic = 39)
  Source:            idata<17> (PAD)
  Destination:       daddr<31> (PAD)

  Data Path: idata<17> to daddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           258   0.001   0.835  idata_17_IBUF (idata_17_IBUF)
     LUT6:I0->O            1   0.097   0.556  mycontrol_3/mux32_81 (mycontrol_3/mux32_81)
     LUT6:I2->O            1   0.097   0.000  mycontrol_3/mux32_3 (mycontrol_3/mux32_3)
     MUXF7:I1->O           4   0.279   0.393  mycontrol_3/mux32_2_f7 (ddatain_0_OBUF)
     LUT4:I2->O            1   0.097   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<13> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<14> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<15> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<16> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<17> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<18> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<19> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<20> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<21> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<22> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<23> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<24> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<25> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<26> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<27> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<28> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<29> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<30> (myalu_5/Madd_A[31]_B[31]_add_1_OUT_cy<30>)
     XORCY:CI->O           2   0.370   0.383  myalu_5/Madd_A[31]_B[31]_add_1_OUT_xor<31> (myalu_5/A[31]_B[31]_add_1_OUT<31>)
     LUT6:I4->O            3   0.097   0.289  myalu_5/mux322 (daddr_31_OBUF)
     OBUF:I->O                 0.000          daddr_31_OBUF (daddr<31>)
    ----------------------------------------
    Total                      4.538ns (2.081ns logic, 2.457ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |    5.998|         |         |         |
myalu_5/ALUOP[2]_ALUOP[2]_OR_79_o|         |    4.386|         |         |
mycontrol_9/_n0108               |         |    4.758|         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myalu_5/ALUOP[2]_ALUOP[2]_OR_79_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    4.517|         |
mycontrol_9/_n0108|         |         |    3.272|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycontrol_9/_n0108
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.207|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.26 secs
 
--> 

Total memory usage is 4708664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  118 (   0 filtered)
Number of infos    :    6 (   0 filtered)

