Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03609c39617d43c2b0f42ebecb346fbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Branch_tb_behav xil_defaultlib.Branch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Address' [D:/TI10689600G/.Xilinx/CECS_440_project_7/Single_pipelie_branch.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.mux_5_bit
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.mux_32_bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.Shift_Left_2
Compiling module xil_defaultlib.Branch_Adder
Compiling module xil_defaultlib.BEQ
Compiling module xil_defaultlib.mux_2_bit
Compiling module xil_defaultlib.Single_pipeline_branch
Compiling module xil_defaultlib.Branch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Branch_tb_behav
