$date
	Sat Sep 23 19:44:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module USR_tb $end
$var wire 4 ! O [3:0] $end
$var reg 4 " I [3:0] $end
$var reg 2 # S [1:0] $end
$var reg 1 $ SIL $end
$var reg 1 % SIR $end
$var reg 1 & clear $end
$var reg 1 ' clk $end
$scope module uut $end
$var wire 4 ( I [3:0] $end
$var wire 2 ) S [1:0] $end
$var wire 1 $ SIL $end
$var wire 1 % SIR $end
$var wire 1 & clear $end
$var wire 1 ' clk $end
$var wire 4 * O [3:0] $end
$var wire 4 + D_temp [3:0] $end
$scope module D_inst1 $end
$var wire 1 , D $end
$var wire 1 & clear $end
$var wire 1 ' clk $end
$var reg 1 - O $end
$upscope $end
$scope module D_inst2 $end
$var wire 1 . D $end
$var wire 1 & clear $end
$var wire 1 ' clk $end
$var reg 1 / O $end
$upscope $end
$scope module D_inst3 $end
$var wire 1 0 D $end
$var wire 1 & clear $end
$var wire 1 ' clk $end
$var reg 1 1 O $end
$upscope $end
$scope module D_inst4 $end
$var wire 1 2 D $end
$var wire 1 & clear $end
$var wire 1 ' clk $end
$var reg 1 3 O $end
$upscope $end
$scope module inst1 $end
$var wire 2 4 S [1:0] $end
$var wire 1 5 in0 $end
$var wire 1 6 in1 $end
$var wire 1 $ in2 $end
$var wire 1 7 in3 $end
$var reg 1 8 Mux_Out $end
$upscope $end
$scope module inst2 $end
$var wire 2 9 S [1:0] $end
$var wire 1 : in0 $end
$var wire 1 ; in1 $end
$var wire 1 < in2 $end
$var wire 1 = in3 $end
$var reg 1 > Mux_Out $end
$upscope $end
$scope module inst3 $end
$var wire 2 ? S [1:0] $end
$var wire 1 @ in0 $end
$var wire 1 A in1 $end
$var wire 1 B in2 $end
$var wire 1 C in3 $end
$var reg 1 D Mux_Out $end
$upscope $end
$scope module inst4 $end
$var wire 2 E S [1:0] $end
$var wire 1 F in0 $end
$var wire 1 % in1 $end
$var wire 1 G in2 $end
$var wire 1 H in3 $end
$var reg 1 I Mux_Out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1I
1H
xG
xF
b11 E
0D
0C
xB
xA
x@
b11 ?
0>
0=
x<
x;
x:
b11 9
18
17
x6
x5
b11 4
x3
12
x1
00
x/
0.
x-
1,
b1001 +
bx *
b11 )
b1001 (
0'
1&
1%
0$
b11 #
b1001 "
bx !
$end
#10000
0<
05
0B
0:
06
0G
0@
0;
0F
0A
0-
0/
01
b0 !
b0 *
03
0&
#50000
1'
#60000
1&
#100000
0'
#150000
1<
15
1F
1A
1-
b1001 !
b1001 *
13
1'
#200000
0,
1.
02
1C
08
1>
b10 +
0I
0'
b1101 "
b1101 (
b10 #
b10 )
b10 4
b10 9
b10 ?
b10 E
#250000
10
0.
1D
b100 +
0>
0F
0A
1B
1:
16
0<
05
03
1/
b10 !
b10 *
0-
1'
#300000
1,
12
18
b1101 +
1I
0'
b11 #
b11 )
b11 4
b11 9
b11 ?
b11 E
#350000
1<
15
0B
0:
06
1G
1@
1;
1F
1A
1-
0/
11
b1101 !
b1101 *
13
1'
#400000
0,
1.
08
b1110 +
1>
0'
b1 #
b1 )
b1 4
b1 9
b1 ?
b1 E
#450000
1,
b1111 +
18
1B
1:
16
0<
05
1/
b1110 !
b1110 *
0-
1'
#500000
0,
b1110 +
08
0'
b0 #
b0 )
b0 4
b0 9
b0 ?
b0 E
#550000
1'
#600000
0.
b1100 +
0>
0'
b10 #
b10 )
b10 4
b10 9
b10 ?
b10 E
#650000
00
b1000 +
0D
0B
0:
06
b1100 !
b1100 *
0/
1'
#700000
1,
10
18
b1101 +
1D
0'
b11 #
b11 )
b11 4
b11 9
b11 ?
b11 E
#750000
1<
15
b1101 !
b1101 *
1-
1'
#800000
0'
b0 #
b0 )
b0 4
b0 9
b0 ?
b0 E
#830000
