
ADC-VCP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a374  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800a480  0800a480  0001a480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a568  0800a568  0002023c  2**0
                  CONTENTS
  4 .ARM          00000000  0800a568  0800a568  0002023c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a568  0800a568  0002023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a568  0800a568  0001a568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a56c  0800a56c  0001a56c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  0800a570  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000145c  2000023c  0800a7ac  0002023c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001698  0800a7ac  00021698  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014713  00000000  00000000  00020265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003755  00000000  00000000  00034978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001260  00000000  00000000  000380d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010b8  00000000  00000000  00039330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b492  00000000  00000000  0003a3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165b7  00000000  00000000  0005587a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092656  00000000  00000000  0006be31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fe487  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004efc  00000000  00000000  000fe4d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000023c 	.word	0x2000023c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800a468 	.word	0x0800a468

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000240 	.word	0x20000240
 8000148:	0800a468 	.word	0x0800a468

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fdf8 	bl	8000d44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f860 	bl	8000218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f978 	bl	800044c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800015c:	f009 f812 	bl	8009184 <MX_USB_DEVICE_Init>
  MX_DMA_Init();
 8000160:	f000 f956 	bl	8000410 <MX_DMA_Init>
  MX_ADC1_Init();
 8000164:	f000 f8b6 	bl	80002d4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000168:	f000 f904 	bl	8000374 <MX_TIM2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //StartMenu();


  while(BusyFlag == USBD_BUSY){
 800016c:	e005      	b.n	800017a <main+0x2e>
      	  BusyFlag = BusyCheck();
 800016e:	f009 f8ff 	bl	8009370 <BusyCheck>
 8000172:	4603      	mov	r3, r0
 8000174:	461a      	mov	r2, r3
 8000176:	4b1e      	ldr	r3, [pc, #120]	; (80001f0 <main+0xa4>)
 8000178:	701a      	strb	r2, [r3, #0]
  while(BusyFlag == USBD_BUSY){
 800017a:	4b1d      	ldr	r3, [pc, #116]	; (80001f0 <main+0xa4>)
 800017c:	781b      	ldrb	r3, [r3, #0]
 800017e:	2b01      	cmp	r3, #1
 8000180:	d0f5      	beq.n	800016e <main+0x22>
      	 // if(BusyFlag == USBD_OK ){--i;}
        }

  CDC_Transmit_FS(Start_Menu_1,sizeof(Start_Menu_1));
 8000182:	2141      	movs	r1, #65	; 0x41
 8000184:	481b      	ldr	r0, [pc, #108]	; (80001f4 <main+0xa8>)
 8000186:	f009 f8cd 	bl	8009324 <CDC_Transmit_FS>

  sprintf (str_V, "\r\n %s %s", __DATE__ , __TIME__);
 800018a:	4b1b      	ldr	r3, [pc, #108]	; (80001f8 <main+0xac>)
 800018c:	4a1b      	ldr	r2, [pc, #108]	; (80001fc <main+0xb0>)
 800018e:	491c      	ldr	r1, [pc, #112]	; (8000200 <main+0xb4>)
 8000190:	481c      	ldr	r0, [pc, #112]	; (8000204 <main+0xb8>)
 8000192:	f009 fcef 	bl	8009b74 <siprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(ReceiveFlag == 1){
 8000196:	4b1c      	ldr	r3, [pc, #112]	; (8000208 <main+0xbc>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	2b01      	cmp	r3, #1
 800019c:	d104      	bne.n	80001a8 <main+0x5c>

			  StackHandler();
 800019e:	f000 f9c5 	bl	800052c <StackHandler>
			  ReceiveFlag = 0;
 80001a2:	4b19      	ldr	r3, [pc, #100]	; (8000208 <main+0xbc>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	601a      	str	r2, [r3, #0]




		//  if(BusyFlag == USBD_OK && Sum_Len!=i ){
	      if(Sum_Len!=i ){
 80001a8:	4b18      	ldr	r3, [pc, #96]	; (800020c <main+0xc0>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a18      	ldr	r2, [pc, #96]	; (8000210 <main+0xc4>)
 80001ae:	6812      	ldr	r2, [r2, #0]
 80001b0:	4293      	cmp	r3, r2
 80001b2:	d00d      	beq.n	80001d0 <main+0x84>
	    	  ReceiveHandler();
 80001b4:	f000 fab4 	bl	8000720 <ReceiveHandler>
	    	  i++;
 80001b8:	4b15      	ldr	r3, [pc, #84]	; (8000210 <main+0xc4>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	3301      	adds	r3, #1
 80001be:	4a14      	ldr	r2, [pc, #80]	; (8000210 <main+0xc4>)
 80001c0:	6013      	str	r3, [r2, #0]
	    	//  if(BusyFlag == USBD_BUSY && i!=0){i--;}
	      }

	      while(BusyFlag == USBD_BUSY){
 80001c2:	e005      	b.n	80001d0 <main+0x84>
	         	  BusyFlag = BusyCheck();
 80001c4:	f009 f8d4 	bl	8009370 <BusyCheck>
 80001c8:	4603      	mov	r3, r0
 80001ca:	461a      	mov	r2, r3
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <main+0xa4>)
 80001ce:	701a      	strb	r2, [r3, #0]
	      while(BusyFlag == USBD_BUSY){
 80001d0:	4b07      	ldr	r3, [pc, #28]	; (80001f0 <main+0xa4>)
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	2b01      	cmp	r3, #1
 80001d6:	d0f5      	beq.n	80001c4 <main+0x78>
	         	 // if(BusyFlag == USBD_OK ){--i;}
	           }
	      if(BusyFlag == USBD_OK && Output_Len_Sum!=0 ){
 80001d8:	4b05      	ldr	r3, [pc, #20]	; (80001f0 <main+0xa4>)
 80001da:	781b      	ldrb	r3, [r3, #0]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d1da      	bne.n	8000196 <main+0x4a>
 80001e0:	4b0c      	ldr	r3, [pc, #48]	; (8000214 <main+0xc8>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d0d6      	beq.n	8000196 <main+0x4a>
	    	  OutputHandler();
 80001e8:	f000 fa82 	bl	80006f0 <OutputHandler>
	  if(ReceiveFlag == 1){
 80001ec:	e7d3      	b.n	8000196 <main+0x4a>
 80001ee:	bf00      	nop
 80001f0:	200003a8 	.word	0x200003a8
 80001f4:	20000000 	.word	0x20000000
 80001f8:	0800a480 	.word	0x0800a480
 80001fc:	0800a48c 	.word	0x0800a48c
 8000200:	0800a498 	.word	0x0800a498
 8000204:	200004b4 	.word	0x200004b4
 8000208:	200003a4 	.word	0x200003a4
 800020c:	2000035c 	.word	0x2000035c
 8000210:	200003ac 	.word	0x200003ac
 8000214:	200004b0 	.word	0x200004b0

08000218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b094      	sub	sp, #80	; 0x50
 800021c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000222:	2228      	movs	r2, #40	; 0x28
 8000224:	2100      	movs	r1, #0
 8000226:	4618      	mov	r0, r3
 8000228:	f009 fc9c 	bl	8009b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800022c:	f107 0314 	add.w	r3, r7, #20
 8000230:	2200      	movs	r2, #0
 8000232:	601a      	str	r2, [r3, #0]
 8000234:	605a      	str	r2, [r3, #4]
 8000236:	609a      	str	r2, [r3, #8]
 8000238:	60da      	str	r2, [r3, #12]
 800023a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000248:	2301      	movs	r3, #1
 800024a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800024c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000250:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000256:	2301      	movs	r3, #1
 8000258:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800025a:	2302      	movs	r3, #2
 800025c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800025e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000262:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000264:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000268:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800026a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800026e:	4618      	mov	r0, r3
 8000270:	f003 fc9e 	bl	8003bb0 <HAL_RCC_OscConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800027a:	f000 fbeb 	bl	8000a54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027e:	230f      	movs	r3, #15
 8000280:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000282:	2302      	movs	r3, #2
 8000284:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000286:	2390      	movs	r3, #144	; 0x90
 8000288:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800028a:	2300      	movs	r3, #0
 800028c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000292:	f107 0314 	add.w	r3, r7, #20
 8000296:	2101      	movs	r1, #1
 8000298:	4618      	mov	r0, r3
 800029a:	f003 ff0b 	bl	80040b4 <HAL_RCC_ClockConfig>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80002a4:	f000 fbd6 	bl	8000a54 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80002a8:	2312      	movs	r3, #18
 80002aa:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80002ac:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80002b0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80002b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80002b6:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	4618      	mov	r0, r3
 80002bc:	f004 f87e 	bl	80043bc <HAL_RCCEx_PeriphCLKConfig>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80002c6:	f000 fbc5 	bl	8000a54 <Error_Handler>
  }
}
 80002ca:	bf00      	nop
 80002cc:	3750      	adds	r7, #80	; 0x50
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
	...

080002d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2200      	movs	r2, #0
 80002de:	601a      	str	r2, [r3, #0]
 80002e0:	605a      	str	r2, [r3, #4]
 80002e2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002e4:	4b21      	ldr	r3, [pc, #132]	; (800036c <MX_ADC1_Init+0x98>)
 80002e6:	4a22      	ldr	r2, [pc, #136]	; (8000370 <MX_ADC1_Init+0x9c>)
 80002e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002ea:	4b20      	ldr	r3, [pc, #128]	; (800036c <MX_ADC1_Init+0x98>)
 80002ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80002f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002f2:	4b1e      	ldr	r3, [pc, #120]	; (800036c <MX_ADC1_Init+0x98>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002f8:	4b1c      	ldr	r3, [pc, #112]	; (800036c <MX_ADC1_Init+0x98>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002fe:	4b1b      	ldr	r3, [pc, #108]	; (800036c <MX_ADC1_Init+0x98>)
 8000300:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000304:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000306:	4b19      	ldr	r3, [pc, #100]	; (800036c <MX_ADC1_Init+0x98>)
 8000308:	2200      	movs	r2, #0
 800030a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800030c:	4b17      	ldr	r3, [pc, #92]	; (800036c <MX_ADC1_Init+0x98>)
 800030e:	2202      	movs	r2, #2
 8000310:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000312:	4816      	ldr	r0, [pc, #88]	; (800036c <MX_ADC1_Init+0x98>)
 8000314:	f000 fd78 	bl	8000e08 <HAL_ADC_Init>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800031e:	f000 fb99 	bl	8000a54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000322:	2300      	movs	r3, #0
 8000324:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000326:	2301      	movs	r3, #1
 8000328:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 800032a:	2301      	movs	r3, #1
 800032c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	4619      	mov	r1, r3
 8000332:	480e      	ldr	r0, [pc, #56]	; (800036c <MX_ADC1_Init+0x98>)
 8000334:	f000 ff7c 	bl	8001230 <HAL_ADC_ConfigChannel>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800033e:	f000 fb89 	bl	8000a54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000342:	2301      	movs	r3, #1
 8000344:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000346:	2302      	movs	r3, #2
 8000348:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	4619      	mov	r1, r3
 800034e:	4807      	ldr	r0, [pc, #28]	; (800036c <MX_ADC1_Init+0x98>)
 8000350:	f000 ff6e 	bl	8001230 <HAL_ADC_ConfigChannel>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800035a:	f000 fb7b 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 800035e:	4803      	ldr	r0, [pc, #12]	; (800036c <MX_ADC1_Init+0x98>)
 8000360:	f001 f960 	bl	8001624 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END ADC1_Init 2 */

}
 8000364:	bf00      	nop
 8000366:	3710      	adds	r7, #16
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000258 	.word	0x20000258
 8000370:	40012400 	.word	0x40012400

08000374 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b086      	sub	sp, #24
 8000378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800037a:	f107 0308 	add.w	r3, r7, #8
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000388:	463b      	mov	r3, r7
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000390:	4b1e      	ldr	r3, [pc, #120]	; (800040c <MX_TIM2_Init+0x98>)
 8000392:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000396:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 11999;
 8000398:	4b1c      	ldr	r3, [pc, #112]	; (800040c <MX_TIM2_Init+0x98>)
 800039a:	f642 62df 	movw	r2, #11999	; 0x2edf
 800039e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003a0:	4b1a      	ldr	r3, [pc, #104]	; (800040c <MX_TIM2_Init+0x98>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 80003a6:	4b19      	ldr	r3, [pc, #100]	; (800040c <MX_TIM2_Init+0x98>)
 80003a8:	f240 12f3 	movw	r2, #499	; 0x1f3
 80003ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003ae:	4b17      	ldr	r3, [pc, #92]	; (800040c <MX_TIM2_Init+0x98>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003b4:	4b15      	ldr	r3, [pc, #84]	; (800040c <MX_TIM2_Init+0x98>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003ba:	4814      	ldr	r0, [pc, #80]	; (800040c <MX_TIM2_Init+0x98>)
 80003bc:	f004 f974 	bl	80046a8 <HAL_TIM_Base_Init>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80003c6:	f000 fb45 	bl	8000a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003d0:	f107 0308 	add.w	r3, r7, #8
 80003d4:	4619      	mov	r1, r3
 80003d6:	480d      	ldr	r0, [pc, #52]	; (800040c <MX_TIM2_Init+0x98>)
 80003d8:	f004 fb3e 	bl	8004a58 <HAL_TIM_ConfigClockSource>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80003e2:	f000 fb37 	bl	8000a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003e6:	2300      	movs	r3, #0
 80003e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003ea:	2300      	movs	r3, #0
 80003ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003ee:	463b      	mov	r3, r7
 80003f0:	4619      	mov	r1, r3
 80003f2:	4806      	ldr	r0, [pc, #24]	; (800040c <MX_TIM2_Init+0x98>)
 80003f4:	f004 fd1a 	bl	8004e2c <HAL_TIMEx_MasterConfigSynchronization>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80003fe:	f000 fb29 	bl	8000a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000402:	bf00      	nop
 8000404:	3718      	adds	r7, #24
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	200002cc 	.word	0x200002cc

08000410 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000416:	4b0c      	ldr	r3, [pc, #48]	; (8000448 <MX_DMA_Init+0x38>)
 8000418:	695b      	ldr	r3, [r3, #20]
 800041a:	4a0b      	ldr	r2, [pc, #44]	; (8000448 <MX_DMA_Init+0x38>)
 800041c:	f043 0301 	orr.w	r3, r3, #1
 8000420:	6153      	str	r3, [r2, #20]
 8000422:	4b09      	ldr	r3, [pc, #36]	; (8000448 <MX_DMA_Init+0x38>)
 8000424:	695b      	ldr	r3, [r3, #20]
 8000426:	f003 0301 	and.w	r3, r3, #1
 800042a:	607b      	str	r3, [r7, #4]
 800042c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 800042e:	2200      	movs	r2, #0
 8000430:	2102      	movs	r1, #2
 8000432:	200b      	movs	r0, #11
 8000434:	f001 fa9d 	bl	8001972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000438:	200b      	movs	r0, #11
 800043a:	f001 fab6 	bl	80019aa <HAL_NVIC_EnableIRQ>

}
 800043e:	bf00      	nop
 8000440:	3708      	adds	r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	40021000 	.word	0x40021000

0800044c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b088      	sub	sp, #32
 8000450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000452:	f107 0310 	add.w	r3, r7, #16
 8000456:	2200      	movs	r2, #0
 8000458:	601a      	str	r2, [r3, #0]
 800045a:	605a      	str	r2, [r3, #4]
 800045c:	609a      	str	r2, [r3, #8]
 800045e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000460:	4b2e      	ldr	r3, [pc, #184]	; (800051c <MX_GPIO_Init+0xd0>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	4a2d      	ldr	r2, [pc, #180]	; (800051c <MX_GPIO_Init+0xd0>)
 8000466:	f043 0310 	orr.w	r3, r3, #16
 800046a:	6193      	str	r3, [r2, #24]
 800046c:	4b2b      	ldr	r3, [pc, #172]	; (800051c <MX_GPIO_Init+0xd0>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	f003 0310 	and.w	r3, r3, #16
 8000474:	60fb      	str	r3, [r7, #12]
 8000476:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000478:	4b28      	ldr	r3, [pc, #160]	; (800051c <MX_GPIO_Init+0xd0>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	4a27      	ldr	r2, [pc, #156]	; (800051c <MX_GPIO_Init+0xd0>)
 800047e:	f043 0320 	orr.w	r3, r3, #32
 8000482:	6193      	str	r3, [r2, #24]
 8000484:	4b25      	ldr	r3, [pc, #148]	; (800051c <MX_GPIO_Init+0xd0>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	f003 0320 	and.w	r3, r3, #32
 800048c:	60bb      	str	r3, [r7, #8]
 800048e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000490:	4b22      	ldr	r3, [pc, #136]	; (800051c <MX_GPIO_Init+0xd0>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	4a21      	ldr	r2, [pc, #132]	; (800051c <MX_GPIO_Init+0xd0>)
 8000496:	f043 0304 	orr.w	r3, r3, #4
 800049a:	6193      	str	r3, [r2, #24]
 800049c:	4b1f      	ldr	r3, [pc, #124]	; (800051c <MX_GPIO_Init+0xd0>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	f003 0304 	and.w	r3, r3, #4
 80004a4:	607b      	str	r3, [r7, #4]
 80004a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004a8:	4b1c      	ldr	r3, [pc, #112]	; (800051c <MX_GPIO_Init+0xd0>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	4a1b      	ldr	r2, [pc, #108]	; (800051c <MX_GPIO_Init+0xd0>)
 80004ae:	f043 0308 	orr.w	r3, r3, #8
 80004b2:	6193      	str	r3, [r2, #24]
 80004b4:	4b19      	ldr	r3, [pc, #100]	; (800051c <MX_GPIO_Init+0xd0>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	f003 0308 	and.w	r3, r3, #8
 80004bc:	603b      	str	r3, [r7, #0]
 80004be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80004c0:	2201      	movs	r2, #1
 80004c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004c6:	4816      	ldr	r0, [pc, #88]	; (8000520 <MX_GPIO_Init+0xd4>)
 80004c8:	f001 fe5b 	bl	8002182 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d2:	2301      	movs	r3, #1
 80004d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d6:	2300      	movs	r3, #0
 80004d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004da:	2302      	movs	r3, #2
 80004dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	4619      	mov	r1, r3
 80004e4:	480e      	ldr	r0, [pc, #56]	; (8000520 <MX_GPIO_Init+0xd4>)
 80004e6:	f001 fcb1 	bl	8001e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80004ea:	2301      	movs	r3, #1
 80004ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80004ee:	4b0d      	ldr	r3, [pc, #52]	; (8000524 <MX_GPIO_Init+0xd8>)
 80004f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80004f2:	2302      	movs	r3, #2
 80004f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80004f6:	f107 0310 	add.w	r3, r7, #16
 80004fa:	4619      	mov	r1, r3
 80004fc:	480a      	ldr	r0, [pc, #40]	; (8000528 <MX_GPIO_Init+0xdc>)
 80004fe:	f001 fca5 	bl	8001e4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8000502:	2200      	movs	r2, #0
 8000504:	2103      	movs	r1, #3
 8000506:	2006      	movs	r0, #6
 8000508:	f001 fa33 	bl	8001972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800050c:	2006      	movs	r0, #6
 800050e:	f001 fa4c 	bl	80019aa <HAL_NVIC_EnableIRQ>

}
 8000512:	bf00      	nop
 8000514:	3720      	adds	r7, #32
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	40021000 	.word	0x40021000
 8000520:	40011000 	.word	0x40011000
 8000524:	10310000 	.word	0x10310000
 8000528:	40010c00 	.word	0x40010c00

0800052c <StackHandler>:

/* USER CODE BEGIN 4 */

int ii = 0;
int iii = 0;
void StackHandler(){
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0

	if(Rec_Len>4){Rec_Len =4;}  // 4
 8000530:	4b4a      	ldr	r3, [pc, #296]	; (800065c <StackHandler+0x130>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	2b04      	cmp	r3, #4
 8000536:	d902      	bls.n	800053e <StackHandler+0x12>
 8000538:	4b48      	ldr	r3, [pc, #288]	; (800065c <StackHandler+0x130>)
 800053a:	2204      	movs	r2, #4
 800053c:	601a      	str	r2, [r3, #0]

	/// sum len - zapisannie. i - obrabotannie

	if (Sum_Len + Rec_Len >= 16 && Ovf_Flag == 0 ){
 800053e:	4b48      	ldr	r3, [pc, #288]	; (8000660 <StackHandler+0x134>)
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	4b46      	ldr	r3, [pc, #280]	; (800065c <StackHandler+0x130>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4413      	add	r3, r2
 8000548:	2b0f      	cmp	r3, #15
 800054a:	d90f      	bls.n	800056c <StackHandler+0x40>
 800054c:	4b45      	ldr	r3, [pc, #276]	; (8000664 <StackHandler+0x138>)
 800054e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d10a      	bne.n	800056c <StackHandler+0x40>
		Ovf = Sum_Len;
 8000556:	4b42      	ldr	r3, [pc, #264]	; (8000660 <StackHandler+0x134>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	b21a      	sxth	r2, r3
 800055c:	4b42      	ldr	r3, [pc, #264]	; (8000668 <StackHandler+0x13c>)
 800055e:	801a      	strh	r2, [r3, #0]
		Ovf_Flag =1;
 8000560:	4b40      	ldr	r3, [pc, #256]	; (8000664 <StackHandler+0x138>)
 8000562:	2201      	movs	r2, #1
 8000564:	801a      	strh	r2, [r3, #0]
		iii = 0;
 8000566:	4b41      	ldr	r3, [pc, #260]	; (800066c <StackHandler+0x140>)
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
	}


	if(Ovf_Flag ==1&& (i>Rec_Len+ii || i==0)){ ///!!!
 800056c:	4b3d      	ldr	r3, [pc, #244]	; (8000664 <StackHandler+0x138>)
 800056e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000572:	2b01      	cmp	r3, #1
 8000574:	d13e      	bne.n	80005f4 <StackHandler+0xc8>
 8000576:	4b39      	ldr	r3, [pc, #228]	; (800065c <StackHandler+0x130>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4a3d      	ldr	r2, [pc, #244]	; (8000670 <StackHandler+0x144>)
 800057c:	6812      	ldr	r2, [r2, #0]
 800057e:	4413      	add	r3, r2
 8000580:	4a3c      	ldr	r2, [pc, #240]	; (8000674 <StackHandler+0x148>)
 8000582:	6812      	ldr	r2, [r2, #0]
 8000584:	4293      	cmp	r3, r2
 8000586:	d303      	bcc.n	8000590 <StackHandler+0x64>
 8000588:	4b3a      	ldr	r3, [pc, #232]	; (8000674 <StackHandler+0x148>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d131      	bne.n	80005f4 <StackHandler+0xc8>
		// ii указатель перезаиси
		 iii =0;
 8000590:	4b36      	ldr	r3, [pc, #216]	; (800066c <StackHandler+0x140>)
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
		 ii = Sum_Len-Ovf;    // можно переписать на фор / +1
 8000596:	4b32      	ldr	r3, [pc, #200]	; (8000660 <StackHandler+0x134>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a33      	ldr	r2, [pc, #204]	; (8000668 <StackHandler+0x13c>)
 800059c:	f9b2 2000 	ldrsh.w	r2, [r2]
 80005a0:	1a9b      	subs	r3, r3, r2
 80005a2:	461a      	mov	r2, r3
 80005a4:	4b32      	ldr	r3, [pc, #200]	; (8000670 <StackHandler+0x144>)
 80005a6:	601a      	str	r2, [r3, #0]



	      for(iii =0; iii< Rec_Len; iii++){
 80005a8:	4b30      	ldr	r3, [pc, #192]	; (800066c <StackHandler+0x140>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	e013      	b.n	80005d8 <StackHandler+0xac>
			Rec_Stack[ii]= Rec_Data[iii]; // тут не ии в рек дате а иии то есть 123
 80005b0:	4b2e      	ldr	r3, [pc, #184]	; (800066c <StackHandler+0x140>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a30      	ldr	r2, [pc, #192]	; (8000678 <StackHandler+0x14c>)
 80005b6:	5cd2      	ldrb	r2, [r2, r3]
 80005b8:	4b2d      	ldr	r3, [pc, #180]	; (8000670 <StackHandler+0x144>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4611      	mov	r1, r2
 80005be:	4a2f      	ldr	r2, [pc, #188]	; (800067c <StackHandler+0x150>)
 80005c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			ii++;
 80005c4:	4b2a      	ldr	r3, [pc, #168]	; (8000670 <StackHandler+0x144>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	3301      	adds	r3, #1
 80005ca:	4a29      	ldr	r2, [pc, #164]	; (8000670 <StackHandler+0x144>)
 80005cc:	6013      	str	r3, [r2, #0]
	      for(iii =0; iii< Rec_Len; iii++){
 80005ce:	4b27      	ldr	r3, [pc, #156]	; (800066c <StackHandler+0x140>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	3301      	adds	r3, #1
 80005d4:	4a25      	ldr	r2, [pc, #148]	; (800066c <StackHandler+0x140>)
 80005d6:	6013      	str	r3, [r2, #0]
 80005d8:	4b24      	ldr	r3, [pc, #144]	; (800066c <StackHandler+0x140>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	461a      	mov	r2, r3
 80005de:	4b1f      	ldr	r3, [pc, #124]	; (800065c <StackHandler+0x130>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	429a      	cmp	r2, r3
 80005e4:	d3e4      	bcc.n	80005b0 <StackHandler+0x84>
           // iii++;
		}


		Sum_Len += Rec_Len;
 80005e6:	4b1e      	ldr	r3, [pc, #120]	; (8000660 <StackHandler+0x134>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	4b1c      	ldr	r3, [pc, #112]	; (800065c <StackHandler+0x130>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4413      	add	r3, r2
 80005f0:	4a1b      	ldr	r2, [pc, #108]	; (8000660 <StackHandler+0x134>)
 80005f2:	6013      	str	r3, [r2, #0]

	}



	if (Sum_Len + Rec_Len < 16){
 80005f4:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <StackHandler+0x134>)
 80005f6:	681a      	ldr	r2, [r3, #0]
 80005f8:	4b18      	ldr	r3, [pc, #96]	; (800065c <StackHandler+0x130>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4413      	add	r3, r2
 80005fe:	2b0f      	cmp	r3, #15
 8000600:	d828      	bhi.n	8000654 <StackHandler+0x128>

		Ovf_Flag =0; ///  в обработчик сброса оверфлова
 8000602:	4b18      	ldr	r3, [pc, #96]	; (8000664 <StackHandler+0x138>)
 8000604:	2200      	movs	r2, #0
 8000606:	801a      	strh	r2, [r3, #0]
        ii = 0;
 8000608:	4b19      	ldr	r3, [pc, #100]	; (8000670 <StackHandler+0x144>)
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]


      for(iii =0; iii< Rec_Len; iii++){
 800060e:	4b17      	ldr	r3, [pc, #92]	; (800066c <StackHandler+0x140>)
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	e010      	b.n	8000638 <StackHandler+0x10c>
		Rec_Stack[Sum_Len+iii]=Rec_Data[iii];
 8000616:	4b15      	ldr	r3, [pc, #84]	; (800066c <StackHandler+0x140>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a17      	ldr	r2, [pc, #92]	; (8000678 <StackHandler+0x14c>)
 800061c:	5cd1      	ldrb	r1, [r2, r3]
 800061e:	4b10      	ldr	r3, [pc, #64]	; (8000660 <StackHandler+0x134>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a12      	ldr	r2, [pc, #72]	; (800066c <StackHandler+0x140>)
 8000624:	6812      	ldr	r2, [r2, #0]
 8000626:	4413      	add	r3, r2
 8000628:	4a14      	ldr	r2, [pc, #80]	; (800067c <StackHandler+0x150>)
 800062a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for(iii =0; iii< Rec_Len; iii++){
 800062e:	4b0f      	ldr	r3, [pc, #60]	; (800066c <StackHandler+0x140>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	3301      	adds	r3, #1
 8000634:	4a0d      	ldr	r2, [pc, #52]	; (800066c <StackHandler+0x140>)
 8000636:	6013      	str	r3, [r2, #0]
 8000638:	4b0c      	ldr	r3, [pc, #48]	; (800066c <StackHandler+0x140>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b07      	ldr	r3, [pc, #28]	; (800065c <StackHandler+0x130>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	429a      	cmp	r2, r3
 8000644:	d3e7      	bcc.n	8000616 <StackHandler+0xea>
      }
      Sum_Len += Rec_Len;
 8000646:	4b06      	ldr	r3, [pc, #24]	; (8000660 <StackHandler+0x134>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	4b04      	ldr	r3, [pc, #16]	; (800065c <StackHandler+0x130>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4413      	add	r3, r2
 8000650:	4a03      	ldr	r2, [pc, #12]	; (8000660 <StackHandler+0x134>)
 8000652:	6013      	str	r3, [r2, #0]
	}

}
 8000654:	bf00      	nop
 8000656:	46bd      	mov	sp, r7
 8000658:	bc80      	pop	{r7}
 800065a:	4770      	bx	lr
 800065c:	20000358 	.word	0x20000358
 8000660:	2000035c 	.word	0x2000035c
 8000664:	200003aa 	.word	0x200003aa
 8000668:	20000360 	.word	0x20000360
 800066c:	200004d0 	.word	0x200004d0
 8000670:	200004cc 	.word	0x200004cc
 8000674:	200003ac 	.word	0x200003ac
 8000678:	20000354 	.word	0x20000354
 800067c:	20000364 	.word	0x20000364

08000680 <OutputStack>:

int ooo =0;
void OutputStack(char TransMes[], uint8_t Len){
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	460b      	mov	r3, r1
 800068a:	70fb      	strb	r3, [r7, #3]


	if(Output_Len_Sum + Len < 256){
 800068c:	78fa      	ldrb	r2, [r7, #3]
 800068e:	4b15      	ldr	r3, [pc, #84]	; (80006e4 <OutputStack+0x64>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4413      	add	r3, r2
 8000694:	2bff      	cmp	r3, #255	; 0xff
 8000696:	dc20      	bgt.n	80006da <OutputStack+0x5a>


		  for(ooo =0; ooo< Len; ooo++){
 8000698:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <OutputStack+0x68>)
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	e011      	b.n	80006c4 <OutputStack+0x44>
					Output_Stack[Output_Len_Sum+ooo]=TransMes[ooo];
 80006a0:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <OutputStack+0x68>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	461a      	mov	r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	441a      	add	r2, r3
 80006aa:	4b0e      	ldr	r3, [pc, #56]	; (80006e4 <OutputStack+0x64>)
 80006ac:	6819      	ldr	r1, [r3, #0]
 80006ae:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <OutputStack+0x68>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	440b      	add	r3, r1
 80006b4:	7811      	ldrb	r1, [r2, #0]
 80006b6:	4a0d      	ldr	r2, [pc, #52]	; (80006ec <OutputStack+0x6c>)
 80006b8:	54d1      	strb	r1, [r2, r3]
		  for(ooo =0; ooo< Len; ooo++){
 80006ba:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <OutputStack+0x68>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	3301      	adds	r3, #1
 80006c0:	4a09      	ldr	r2, [pc, #36]	; (80006e8 <OutputStack+0x68>)
 80006c2:	6013      	str	r3, [r2, #0]
 80006c4:	78fa      	ldrb	r2, [r7, #3]
 80006c6:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <OutputStack+0x68>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	429a      	cmp	r2, r3
 80006cc:	dce8      	bgt.n	80006a0 <OutputStack+0x20>
			      }
			      Output_Len_Sum += Len;
 80006ce:	78fa      	ldrb	r2, [r7, #3]
 80006d0:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <OutputStack+0x64>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4413      	add	r3, r2
 80006d6:	4a03      	ldr	r2, [pc, #12]	; (80006e4 <OutputStack+0x64>)
 80006d8:	6013      	str	r3, [r2, #0]
	//BusyFlag = CDC_Transmit_FS(TransMes,Len);


	}

}
 80006da:	bf00      	nop
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr
 80006e4:	200004b0 	.word	0x200004b0
 80006e8:	200004d4 	.word	0x200004d4
 80006ec:	200003b0 	.word	0x200003b0

080006f0 <OutputHandler>:



void OutputHandler(){
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0

	BusyFlag = CDC_Transmit_FS(Output_Stack,Output_Len_Sum);
 80006f4:	4b07      	ldr	r3, [pc, #28]	; (8000714 <OutputHandler+0x24>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	4619      	mov	r1, r3
 80006fc:	4806      	ldr	r0, [pc, #24]	; (8000718 <OutputHandler+0x28>)
 80006fe:	f008 fe11 	bl	8009324 <CDC_Transmit_FS>
 8000702:	4603      	mov	r3, r0
 8000704:	461a      	mov	r2, r3
 8000706:	4b05      	ldr	r3, [pc, #20]	; (800071c <OutputHandler+0x2c>)
 8000708:	701a      	strb	r2, [r3, #0]

	Output_Len_Sum = 0;
 800070a:	4b02      	ldr	r3, [pc, #8]	; (8000714 <OutputHandler+0x24>)
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
	}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	200004b0 	.word	0x200004b0
 8000718:	200003b0 	.word	0x200003b0
 800071c:	200003a8 	.word	0x200003a8

08000720 <ReceiveHandler>:

void ReceiveHandler(){
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /// len istead of i
	// int i = 0;

	if (i == Ovf && i!=0){
 8000724:	4b2d      	ldr	r3, [pc, #180]	; (80007dc <ReceiveHandler+0xbc>)
 8000726:	f9b3 3000 	ldrsh.w	r3, [r3]
 800072a:	461a      	mov	r2, r3
 800072c:	4b2c      	ldr	r3, [pc, #176]	; (80007e0 <ReceiveHandler+0xc0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	429a      	cmp	r2, r3
 8000732:	d114      	bne.n	800075e <ReceiveHandler+0x3e>
 8000734:	4b2a      	ldr	r3, [pc, #168]	; (80007e0 <ReceiveHandler+0xc0>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d010      	beq.n	800075e <ReceiveHandler+0x3e>
			i=0;
 800073c:	4b28      	ldr	r3, [pc, #160]	; (80007e0 <ReceiveHandler+0xc0>)
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
			Sum_Len = Sum_Len - Ovf;
 8000742:	4b28      	ldr	r3, [pc, #160]	; (80007e4 <ReceiveHandler+0xc4>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a25      	ldr	r2, [pc, #148]	; (80007dc <ReceiveHandler+0xbc>)
 8000748:	f9b2 2000 	ldrsh.w	r2, [r2]
 800074c:	1a9b      	subs	r3, r3, r2
 800074e:	4a25      	ldr	r2, [pc, #148]	; (80007e4 <ReceiveHandler+0xc4>)
 8000750:	6013      	str	r3, [r2, #0]


			Ovf_Flag =0; ///  в обработчик сброса оверфлова
 8000752:	4b25      	ldr	r3, [pc, #148]	; (80007e8 <ReceiveHandler+0xc8>)
 8000754:	2200      	movs	r2, #0
 8000756:	801a      	strh	r2, [r3, #0]
			        ii = 0;
 8000758:	4b24      	ldr	r3, [pc, #144]	; (80007ec <ReceiveHandler+0xcc>)
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]


	//  CDC_Transmit_FS(Rec_Len,sizeof(Rec_Len));


	if (Rec_Stack[i]=='l'){
 800075e:	4b20      	ldr	r3, [pc, #128]	; (80007e0 <ReceiveHandler+0xc0>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a23      	ldr	r2, [pc, #140]	; (80007f0 <ReceiveHandler+0xd0>)
 8000764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000768:	2b6c      	cmp	r3, #108	; 0x6c
 800076a:	d102      	bne.n	8000772 <ReceiveHandler+0x52>
				IfReceivedL();
 800076c:	f000 f86a 	bl	8000844 <IfReceivedL>
 //  Rec_Len =0;
 //  memset(Rec_Data,0,128);



}
 8000770:	e032      	b.n	80007d8 <ReceiveHandler+0xb8>
			} else if (Rec_Stack[i]=='v'){
 8000772:	4b1b      	ldr	r3, [pc, #108]	; (80007e0 <ReceiveHandler+0xc0>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a1e      	ldr	r2, [pc, #120]	; (80007f0 <ReceiveHandler+0xd0>)
 8000778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800077c:	2b76      	cmp	r3, #118	; 0x76
 800077e:	d102      	bne.n	8000786 <ReceiveHandler+0x66>
			IfReceivedV();
 8000780:	f000 f84c 	bl	800081c <IfReceivedV>
}
 8000784:	e028      	b.n	80007d8 <ReceiveHandler+0xb8>
		} else if (Rec_Stack[i]=='a'){
 8000786:	4b16      	ldr	r3, [pc, #88]	; (80007e0 <ReceiveHandler+0xc0>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a19      	ldr	r2, [pc, #100]	; (80007f0 <ReceiveHandler+0xd0>)
 800078c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000790:	2b61      	cmp	r3, #97	; 0x61
 8000792:	d102      	bne.n	800079a <ReceiveHandler+0x7a>
				IfReceivedA();
 8000794:	f000 f84c 	bl	8000830 <IfReceivedA>
}
 8000798:	e01e      	b.n	80007d8 <ReceiveHandler+0xb8>
			} else if (Rec_Stack[i]=='e'){
 800079a:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <ReceiveHandler+0xc0>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a14      	ldr	r2, [pc, #80]	; (80007f0 <ReceiveHandler+0xd0>)
 80007a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007a4:	2b65      	cmp	r3, #101	; 0x65
 80007a6:	d102      	bne.n	80007ae <ReceiveHandler+0x8e>
					StartMenu();
 80007a8:	f000 f824 	bl	80007f4 <StartMenu>
}
 80007ac:	e014      	b.n	80007d8 <ReceiveHandler+0xb8>
				}else if (Rec_Stack[i]>0 && Rec_Stack[i]<4099){
 80007ae:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <ReceiveHandler+0xc0>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4a0f      	ldr	r2, [pc, #60]	; (80007f0 <ReceiveHandler+0xd0>)
 80007b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d00b      	beq.n	80007d4 <ReceiveHandler+0xb4>
 80007bc:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <ReceiveHandler+0xc0>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a0b      	ldr	r2, [pc, #44]	; (80007f0 <ReceiveHandler+0xd0>)
 80007c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007c6:	f241 0202 	movw	r2, #4098	; 0x1002
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d802      	bhi.n	80007d4 <ReceiveHandler+0xb4>
					StartMenu(); //&
 80007ce:	f000 f811 	bl	80007f4 <StartMenu>
}
 80007d2:	e001      	b.n	80007d8 <ReceiveHandler+0xb8>
				StartMenu();
 80007d4:	f000 f80e 	bl	80007f4 <StartMenu>
}
 80007d8:	bf00      	nop
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20000360 	.word	0x20000360
 80007e0:	200003ac 	.word	0x200003ac
 80007e4:	2000035c 	.word	0x2000035c
 80007e8:	200003aa 	.word	0x200003aa
 80007ec:	200004cc 	.word	0x200004cc
 80007f0:	20000364 	.word	0x20000364

080007f4 <StartMenu>:

void StartMenu(void){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0


	 OutputStack( Start_Menu_1,sizeof(Start_Menu_1) );
 80007f8:	2141      	movs	r1, #65	; 0x41
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <StartMenu+0x1c>)
 80007fc:	f7ff ff40 	bl	8000680 <OutputStack>

	//BusyFlag = CDC_Transmit_FS(Start_Menu_1,sizeof(Start_Menu_1));
	HAL_ADC_Stop_DMA(&hadc1);
 8000800:	4804      	ldr	r0, [pc, #16]	; (8000814 <StartMenu+0x20>)
 8000802:	f000 fcb7 	bl	8001174 <HAL_ADC_Stop_DMA>
	HAL_TIM_Base_Stop_IT(&htim2);
 8000806:	4804      	ldr	r0, [pc, #16]	; (8000818 <StartMenu+0x24>)
 8000808:	f003 fff0 	bl	80047ec <HAL_TIM_Base_Stop_IT>


}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20000000 	.word	0x20000000
 8000814:	20000258 	.word	0x20000258
 8000818:	200002cc 	.word	0x200002cc

0800081c <IfReceivedV>:

void IfReceivedV(void){
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0

	//BusyFlag = CDC_Transmit_FS("\r\n"__DATE__ " " __TIME__ ,sizeof("\r\n"__DATE__ " " __TIME__ ));

	//BusyFlag = CDC_Transmit_FS(str_V,23);

	OutputStack(str_V,23 );
 8000820:	2117      	movs	r1, #23
 8000822:	4802      	ldr	r0, [pc, #8]	; (800082c <IfReceivedV+0x10>)
 8000824:	f7ff ff2c 	bl	8000680 <OutputStack>

}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}
 800082c:	200004b4 	.word	0x200004b4

08000830 <IfReceivedA>:
void IfReceivedA(void){
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0

	//HAL_ADC_Start_DMA(&hadc1, (uint16_t*) &adc_2, 2);

			//FlagStartADC =1;

	HAL_TIM_Base_Start_IT(&htim2);
 8000834:	4802      	ldr	r0, [pc, #8]	; (8000840 <IfReceivedA+0x10>)
 8000836:	f003 ff87 	bl	8004748 <HAL_TIM_Base_Start_IT>

}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	200002cc 	.word	0x200002cc

08000844 <IfReceivedL>:

void IfReceivedL(void){
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

	   HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000848:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800084c:	480a      	ldr	r0, [pc, #40]	; (8000878 <IfReceivedL+0x34>)
 800084e:	f001 fcb0 	bl	80021b2 <HAL_GPIO_TogglePin>
	   if( HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET ) {
 8000852:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000856:	4808      	ldr	r0, [pc, #32]	; (8000878 <IfReceivedL+0x34>)
 8000858:	f001 fc7c 	bl	8002154 <HAL_GPIO_ReadPin>
 800085c:	4603      	mov	r3, r0
 800085e:	2b01      	cmp	r3, #1
 8000860:	d104      	bne.n	800086c <IfReceivedL+0x28>


		   //BusyFlag =   CDC_Transmit_FS("\r\n LED OFF",sizeof("\r\n LED OFF"));

		   OutputStack(Led_Off,10 );
 8000862:	210a      	movs	r1, #10
 8000864:	4805      	ldr	r0, [pc, #20]	; (800087c <IfReceivedL+0x38>)
 8000866:	f7ff ff0b 	bl	8000680 <OutputStack>

		   //BusyFlag =  CDC_Transmit_FS("\r\n LED ON",sizeof("\r\n LED ON"));
		   OutputStack(Led_On,9 );
	   }

}
 800086a:	e003      	b.n	8000874 <IfReceivedL+0x30>
		   OutputStack(Led_On,9 );
 800086c:	2109      	movs	r1, #9
 800086e:	4804      	ldr	r0, [pc, #16]	; (8000880 <IfReceivedL+0x3c>)
 8000870:	f7ff ff06 	bl	8000680 <OutputStack>
}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40011000 	.word	0x40011000
 800087c:	20000044 	.word	0x20000044
 8000880:	20000050 	.word	0x20000050

08000884 <HAL_ADC_ConvCpltCallback>:


int count = 0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1 ){
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a18      	ldr	r2, [pc, #96]	; (80008f4 <HAL_ADC_ConvCpltCallback+0x70>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d129      	bne.n	80008ea <HAL_ADC_ConvCpltCallback+0x66>

			//HAL_TIM_Base_Start_IT(&htim2);
			//     HAL_ADC_Start_DMA(&hadc1, (uint16_t*)&adc_2, 2);


		HAL_ADC_Stop_DMA(&hadc1);
 8000896:	4818      	ldr	r0, [pc, #96]	; (80008f8 <HAL_ADC_ConvCpltCallback+0x74>)
 8000898:	f000 fc6c 	bl	8001174 <HAL_ADC_Stop_DMA>

			adc_buf[count]= adc_2[0];
 800089c:	4b17      	ldr	r3, [pc, #92]	; (80008fc <HAL_ADC_ConvCpltCallback+0x78>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a17      	ldr	r2, [pc, #92]	; (8000900 <HAL_ADC_ConvCpltCallback+0x7c>)
 80008a2:	8812      	ldrh	r2, [r2, #0]
 80008a4:	b291      	uxth	r1, r2
 80008a6:	4a17      	ldr	r2, [pc, #92]	; (8000904 <HAL_ADC_ConvCpltCallback+0x80>)
 80008a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			adc_buf[count+1]= adc_2[1];
 80008ac:	4b13      	ldr	r3, [pc, #76]	; (80008fc <HAL_ADC_ConvCpltCallback+0x78>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	3301      	adds	r3, #1
 80008b2:	4a13      	ldr	r2, [pc, #76]	; (8000900 <HAL_ADC_ConvCpltCallback+0x7c>)
 80008b4:	8852      	ldrh	r2, [r2, #2]
 80008b6:	b291      	uxth	r1, r2
 80008b8:	4a12      	ldr	r2, [pc, #72]	; (8000904 <HAL_ADC_ConvCpltCallback+0x80>)
 80008ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			count ++;
 80008be:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <HAL_ADC_ConvCpltCallback+0x78>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3301      	adds	r3, #1
 80008c4:	4a0d      	ldr	r2, [pc, #52]	; (80008fc <HAL_ADC_ConvCpltCallback+0x78>)
 80008c6:	6013      	str	r3, [r2, #0]
			count ++;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <HAL_ADC_ConvCpltCallback+0x78>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	3301      	adds	r3, #1
 80008ce:	4a0b      	ldr	r2, [pc, #44]	; (80008fc <HAL_ADC_ConvCpltCallback+0x78>)
 80008d0:	6013      	str	r3, [r2, #0]

		if(count==20) {
 80008d2:	4b0a      	ldr	r3, [pc, #40]	; (80008fc <HAL_ADC_ConvCpltCallback+0x78>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	2b14      	cmp	r3, #20
 80008d8:	d107      	bne.n	80008ea <HAL_ADC_ConvCpltCallback+0x66>
			HAL_ADC_Stop_DMA(&hadc1); ADC_Result(); count =0;
 80008da:	4807      	ldr	r0, [pc, #28]	; (80008f8 <HAL_ADC_ConvCpltCallback+0x74>)
 80008dc:	f000 fc4a 	bl	8001174 <HAL_ADC_Stop_DMA>
 80008e0:	f000 f820 	bl	8000924 <ADC_Result>
 80008e4:	4b05      	ldr	r3, [pc, #20]	; (80008fc <HAL_ADC_ConvCpltCallback+0x78>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
		}


	 }
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40012400 	.word	0x40012400
 80008f8:	20000258 	.word	0x20000258
 80008fc:	200004d8 	.word	0x200004d8
 8000900:	20000314 	.word	0x20000314
 8000904:	20000328 	.word	0x20000328

08000908 <ADC_Start>:
void ADC_Start(void){
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0

	HAL_ADC_Start_DMA(&hadc1, (uint16_t*) &adc_2, 2);
 800090c:	2202      	movs	r2, #2
 800090e:	4903      	ldr	r1, [pc, #12]	; (800091c <ADC_Start+0x14>)
 8000910:	4803      	ldr	r0, [pc, #12]	; (8000920 <ADC_Start+0x18>)
 8000912:	f000 fb51 	bl	8000fb8 <HAL_ADC_Start_DMA>
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20000314 	.word	0x20000314
 8000920:	20000258 	.word	0x20000258

08000924 <ADC_Result>:


void ADC_Result(void){
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0

	HAL_ADC_Stop_DMA(&hadc1); // это необязательно
 800092a:	481d      	ldr	r0, [pc, #116]	; (80009a0 <ADC_Result+0x7c>)
 800092c:	f000 fc22 	bl	8001174 <HAL_ADC_Stop_DMA>
	HAL_TIM_Base_Stop_IT(&htim2);
 8000930:	481c      	ldr	r0, [pc, #112]	; (80009a4 <ADC_Result+0x80>)
 8000932:	f003 ff5b 	bl	80047ec <HAL_TIM_Base_Stop_IT>

	int AdcResult = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	607b      	str	r3, [r7, #4]

	for (int a =0; a<20; a++){
 800093a:	2300      	movs	r3, #0
 800093c:	603b      	str	r3, [r7, #0]
 800093e:	e00a      	b.n	8000956 <ADC_Result+0x32>

		AdcResult += adc_buf[a];
 8000940:	4a19      	ldr	r2, [pc, #100]	; (80009a8 <ADC_Result+0x84>)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000948:	461a      	mov	r2, r3
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4413      	add	r3, r2
 800094e:	607b      	str	r3, [r7, #4]
	for (int a =0; a<20; a++){
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	3301      	adds	r3, #1
 8000954:	603b      	str	r3, [r7, #0]
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	2b13      	cmp	r3, #19
 800095a:	ddf1      	ble.n	8000940 <ADC_Result+0x1c>


	}

	AdcResult = AdcResult/20;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	4a13      	ldr	r2, [pc, #76]	; (80009ac <ADC_Result+0x88>)
 8000960:	fb82 1203 	smull	r1, r2, r2, r3
 8000964:	10d2      	asrs	r2, r2, #3
 8000966:	17db      	asrs	r3, r3, #31
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	607b      	str	r3, [r7, #4]

	 //  sprintf (str, "\r\n ADC %d %d ", adc_2[0], adc_2[1]);
	sprintf (str, "\r\n ADC %d ", AdcResult);
 800096c:	687a      	ldr	r2, [r7, #4]
 800096e:	4910      	ldr	r1, [pc, #64]	; (80009b0 <ADC_Result+0x8c>)
 8000970:	4810      	ldr	r0, [pc, #64]	; (80009b4 <ADC_Result+0x90>)
 8000972:	f009 f8ff 	bl	8009b74 <siprintf>
				  		   adc_2[0]=0;
 8000976:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <ADC_Result+0x94>)
 8000978:	2200      	movs	r2, #0
 800097a:	801a      	strh	r2, [r3, #0]
				  		   adc_2[1]=0;
 800097c:	4b0e      	ldr	r3, [pc, #56]	; (80009b8 <ADC_Result+0x94>)
 800097e:	2200      	movs	r2, #0
 8000980:	805a      	strh	r2, [r3, #2]



	 // BusyFlag = CDC_Transmit_FS(str,11);
	  OutputStack(str,11);
 8000982:	210b      	movs	r1, #11
 8000984:	480b      	ldr	r0, [pc, #44]	; (80009b4 <ADC_Result+0x90>)
 8000986:	f7ff fe7b 	bl	8000680 <OutputStack>

	 str[16]= " ";
 800098a:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <ADC_Result+0x98>)
 800098c:	b2da      	uxtb	r2, r3
 800098e:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <ADC_Result+0x90>)
 8000990:	741a      	strb	r2, [r3, #16]

	 HAL_TIM_Base_Start_IT(&htim2);
 8000992:	4804      	ldr	r0, [pc, #16]	; (80009a4 <ADC_Result+0x80>)
 8000994:	f003 fed8 	bl	8004748 <HAL_TIM_Base_Start_IT>
	  //	 HAL_ADC_Start_DMA(&hadc1, (uint16_t*)&adc_2, 2);
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000258 	.word	0x20000258
 80009a4:	200002cc 	.word	0x200002cc
 80009a8:	20000328 	.word	0x20000328
 80009ac:	66666667 	.word	0x66666667
 80009b0:	0800a4a4 	.word	0x0800a4a4
 80009b4:	20000318 	.word	0x20000318
 80009b8:	20000314 	.word	0x20000314
 80009bc:	0800a4b0 	.word	0x0800a4b0

080009c0 <button_state>:


void button_state(void){
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80009c4:	2006      	movs	r0, #6
 80009c6:	f000 fffe 	bl	80019c6 <HAL_NVIC_DisableIRQ>


while(HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_SET){
 80009ca:	e029      	b.n	8000a20 <button_state+0x60>
	btn_cnt++;
 80009cc:	4b1c      	ldr	r3, [pc, #112]	; (8000a40 <button_state+0x80>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	3301      	adds	r3, #1
 80009d2:	4a1b      	ldr	r2, [pc, #108]	; (8000a40 <button_state+0x80>)
 80009d4:	6013      	str	r3, [r2, #0]
	if( btn_cnt==12000){           /// TIME = 15 ms
 80009d6:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <button_state+0x80>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80009de:	4293      	cmp	r3, r2
 80009e0:	d11e      	bne.n	8000a20 <button_state+0x60>
		 while(HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_SET){};
 80009e2:	bf00      	nop
 80009e4:	2101      	movs	r1, #1
 80009e6:	4817      	ldr	r0, [pc, #92]	; (8000a44 <button_state+0x84>)
 80009e8:	f001 fbb4 	bl	8002154 <HAL_GPIO_ReadPin>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d0f8      	beq.n	80009e4 <button_state+0x24>
		 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80009f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009f6:	4814      	ldr	r0, [pc, #80]	; (8000a48 <button_state+0x88>)
 80009f8:	f001 fbdb 	bl	80021b2 <HAL_GPIO_TogglePin>

		 if( HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET )
 80009fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a00:	4811      	ldr	r0, [pc, #68]	; (8000a48 <button_state+0x88>)
 8000a02:	f001 fba7 	bl	8002154 <HAL_GPIO_ReadPin>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d104      	bne.n	8000a16 <button_state+0x56>
		 	   {

			  // BusyFlag =   CDC_Transmit_FS("\r\n LED OFF",sizeof("\r\n LED OFF"));
			    OutputStack(Led_Off,10 );
 8000a0c:	210a      	movs	r1, #10
 8000a0e:	480f      	ldr	r0, [pc, #60]	; (8000a4c <button_state+0x8c>)
 8000a10:	f7ff fe36 	bl	8000680 <OutputStack>
		 else {
			   //BusyFlag =  CDC_Transmit_FS("\r\n LED ON",sizeof("\r\n LED ON"));
			   OutputStack(Led_On,9 );
		 	  }

		 	break;
 8000a14:	e00b      	b.n	8000a2e <button_state+0x6e>
			   OutputStack(Led_On,9 );
 8000a16:	2109      	movs	r1, #9
 8000a18:	480d      	ldr	r0, [pc, #52]	; (8000a50 <button_state+0x90>)
 8000a1a:	f7ff fe31 	bl	8000680 <OutputStack>
		 	break;
 8000a1e:	e006      	b.n	8000a2e <button_state+0x6e>
while(HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_SET){
 8000a20:	2101      	movs	r1, #1
 8000a22:	4808      	ldr	r0, [pc, #32]	; (8000a44 <button_state+0x84>)
 8000a24:	f001 fb96 	bl	8002154 <HAL_GPIO_ReadPin>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d0ce      	beq.n	80009cc <button_state+0xc>
			}


	}

     btn_cnt=0;
 8000a2e:	4b04      	ldr	r3, [pc, #16]	; (8000a40 <button_state+0x80>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
	 HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a34:	2006      	movs	r0, #6
 8000a36:	f000 ffb8 	bl	80019aa <HAL_NVIC_EnableIRQ>
}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000350 	.word	0x20000350
 8000a44:	40010c00 	.word	0x40010c00
 8000a48:	40011000 	.word	0x40011000
 8000a4c:	20000044 	.word	0x20000044
 8000a50:	20000050 	.word	0x20000050

08000a54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a58:	b672      	cpsid	i
}
 8000a5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <Error_Handler+0x8>
	...

08000a60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <HAL_MspInit+0x5c>)
 8000a68:	699b      	ldr	r3, [r3, #24]
 8000a6a:	4a14      	ldr	r2, [pc, #80]	; (8000abc <HAL_MspInit+0x5c>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6193      	str	r3, [r2, #24]
 8000a72:	4b12      	ldr	r3, [pc, #72]	; (8000abc <HAL_MspInit+0x5c>)
 8000a74:	699b      	ldr	r3, [r3, #24]
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7e:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <HAL_MspInit+0x5c>)
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	4a0e      	ldr	r2, [pc, #56]	; (8000abc <HAL_MspInit+0x5c>)
 8000a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a88:	61d3      	str	r3, [r2, #28]
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <HAL_MspInit+0x5c>)
 8000a8c:	69db      	ldr	r3, [r3, #28]
 8000a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a96:	4b0a      	ldr	r3, [pc, #40]	; (8000ac0 <HAL_MspInit+0x60>)
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	4a04      	ldr	r2, [pc, #16]	; (8000ac0 <HAL_MspInit+0x60>)
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	40010000 	.word	0x40010000

08000ac4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b088      	sub	sp, #32
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 0310 	add.w	r3, r7, #16
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a29      	ldr	r2, [pc, #164]	; (8000b84 <HAL_ADC_MspInit+0xc0>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d14a      	bne.n	8000b7a <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ae4:	4b28      	ldr	r3, [pc, #160]	; (8000b88 <HAL_ADC_MspInit+0xc4>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a27      	ldr	r2, [pc, #156]	; (8000b88 <HAL_ADC_MspInit+0xc4>)
 8000aea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b25      	ldr	r3, [pc, #148]	; (8000b88 <HAL_ADC_MspInit+0xc4>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afc:	4b22      	ldr	r3, [pc, #136]	; (8000b88 <HAL_ADC_MspInit+0xc4>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	4a21      	ldr	r2, [pc, #132]	; (8000b88 <HAL_ADC_MspInit+0xc4>)
 8000b02:	f043 0304 	orr.w	r3, r3, #4
 8000b06:	6193      	str	r3, [r2, #24]
 8000b08:	4b1f      	ldr	r3, [pc, #124]	; (8000b88 <HAL_ADC_MspInit+0xc4>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f003 0304 	and.w	r3, r3, #4
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b14:	2303      	movs	r3, #3
 8000b16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1c:	f107 0310 	add.w	r3, r7, #16
 8000b20:	4619      	mov	r1, r3
 8000b22:	481a      	ldr	r0, [pc, #104]	; (8000b8c <HAL_ADC_MspInit+0xc8>)
 8000b24:	f001 f992 	bl	8001e4c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000b28:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b2a:	4a1a      	ldr	r2, [pc, #104]	; (8000b94 <HAL_ADC_MspInit+0xd0>)
 8000b2c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b2e:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b34:	4b16      	ldr	r3, [pc, #88]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b3c:	2280      	movs	r2, #128	; 0x80
 8000b3e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b40:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b46:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b48:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b4e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b5c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b5e:	480c      	ldr	r0, [pc, #48]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b60:	f000 ff4c 	bl	80019fc <HAL_DMA_Init>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8000b6a:	f7ff ff73 	bl	8000a54 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a07      	ldr	r2, [pc, #28]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b72:	621a      	str	r2, [r3, #32]
 8000b74:	4a06      	ldr	r2, [pc, #24]	; (8000b90 <HAL_ADC_MspInit+0xcc>)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b7a:	bf00      	nop
 8000b7c:	3720      	adds	r7, #32
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40012400 	.word	0x40012400
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	40010800 	.word	0x40010800
 8000b90:	20000288 	.word	0x20000288
 8000b94:	40020008 	.word	0x40020008

08000b98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ba8:	d113      	bne.n	8000bd2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000baa:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <HAL_TIM_Base_MspInit+0x44>)
 8000bac:	69db      	ldr	r3, [r3, #28]
 8000bae:	4a0b      	ldr	r2, [pc, #44]	; (8000bdc <HAL_TIM_Base_MspInit+0x44>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	61d3      	str	r3, [r2, #28]
 8000bb6:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <HAL_TIM_Base_MspInit+0x44>)
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	201c      	movs	r0, #28
 8000bc8:	f000 fed3 	bl	8001972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000bcc:	201c      	movs	r0, #28
 8000bce:	f000 feec 	bl	80019aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000bd2:	bf00      	nop
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40021000 	.word	0x40021000

08000be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000be4:	e7fe      	b.n	8000be4 <NMI_Handler+0x4>

08000be6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be6:	b480      	push	{r7}
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bea:	e7fe      	b.n	8000bea <HardFault_Handler+0x4>

08000bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <MemManage_Handler+0x4>

08000bf2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bf6:	e7fe      	b.n	8000bf6 <BusFault_Handler+0x4>

08000bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <UsageFault_Handler+0x4>

08000bfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr

08000c0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr

08000c16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bc80      	pop	{r7}
 8000c20:	4770      	bx	lr

08000c22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c26:	f000 f8d3 	bl	8000dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8000c32:	2001      	movs	r0, #1
 8000c34:	f001 fad6 	bl	80021e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  button_state();
 8000c38:	f7ff fec2 	bl	80009c0 <button_state>
  /* USER CODE END EXTI0_IRQn 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c44:	4802      	ldr	r0, [pc, #8]	; (8000c50 <DMA1_Channel1_IRQHandler+0x10>)
 8000c46:	f000 ffcd 	bl	8001be4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
 // ADC_Result();
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000288 	.word	0x20000288

08000c54 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000c58:	4802      	ldr	r0, [pc, #8]	; (8000c64 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000c5a:	f001 fc16 	bl	800248a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	2000117c 	.word	0x2000117c

08000c68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c6c:	4803      	ldr	r0, [pc, #12]	; (8000c7c <TIM2_IRQHandler+0x14>)
 8000c6e:	f003 fdeb 	bl	8004848 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  ADC_Start();
 8000c72:	f7ff fe49 	bl	8000908 <ADC_Start>

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200002cc 	.word	0x200002cc

08000c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c88:	4a14      	ldr	r2, [pc, #80]	; (8000cdc <_sbrk+0x5c>)
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <_sbrk+0x60>)
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c94:	4b13      	ldr	r3, [pc, #76]	; (8000ce4 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d102      	bne.n	8000ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <_sbrk+0x64>)
 8000c9e:	4a12      	ldr	r2, [pc, #72]	; (8000ce8 <_sbrk+0x68>)
 8000ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca2:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d207      	bcs.n	8000cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb0:	f008 ff2e 	bl	8009b10 <__errno>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbe:	e009      	b.n	8000cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	; (8000ce4 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	4a05      	ldr	r2, [pc, #20]	; (8000ce4 <_sbrk+0x64>)
 8000cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20005000 	.word	0x20005000
 8000ce0:	00000400 	.word	0x00000400
 8000ce4:	200004dc 	.word	0x200004dc
 8000ce8:	20001698 	.word	0x20001698

08000cec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr

08000cf8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cf8:	480c      	ldr	r0, [pc, #48]	; (8000d2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cfa:	490d      	ldr	r1, [pc, #52]	; (8000d30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cfc:	4a0d      	ldr	r2, [pc, #52]	; (8000d34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d00:	e002      	b.n	8000d08 <LoopCopyDataInit>

08000d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d06:	3304      	adds	r3, #4

08000d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d0c:	d3f9      	bcc.n	8000d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	; (8000d38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d10:	4c0a      	ldr	r4, [pc, #40]	; (8000d3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d14:	e001      	b.n	8000d1a <LoopFillZerobss>

08000d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d18:	3204      	adds	r2, #4

08000d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d1c:	d3fb      	bcc.n	8000d16 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d1e:	f7ff ffe5 	bl	8000cec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d22:	f008 fefb 	bl	8009b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d26:	f7ff fa11 	bl	800014c <main>
  bx lr
 8000d2a:	4770      	bx	lr
  ldr r0, =_sdata
 8000d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d30:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8000d34:	0800a570 	.word	0x0800a570
  ldr r2, =_sbss
 8000d38:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 8000d3c:	20001698 	.word	0x20001698

08000d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d40:	e7fe      	b.n	8000d40 <ADC1_2_IRQHandler>
	...

08000d44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <HAL_Init+0x28>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a07      	ldr	r2, [pc, #28]	; (8000d6c <HAL_Init+0x28>)
 8000d4e:	f043 0310 	orr.w	r3, r3, #16
 8000d52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d54:	2003      	movs	r0, #3
 8000d56:	f000 fe01 	bl	800195c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d5a:	200f      	movs	r0, #15
 8000d5c:	f000 f808 	bl	8000d70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d60:	f7ff fe7e 	bl	8000a60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40022000 	.word	0x40022000

08000d70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d78:	4b12      	ldr	r3, [pc, #72]	; (8000dc4 <HAL_InitTick+0x54>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <HAL_InitTick+0x58>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	4619      	mov	r1, r3
 8000d82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f000 fe27 	bl	80019e2 <HAL_SYSTICK_Config>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e00e      	b.n	8000dbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2b0f      	cmp	r3, #15
 8000da2:	d80a      	bhi.n	8000dba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da4:	2200      	movs	r2, #0
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f000 fde1 	bl	8001972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000db0:	4a06      	ldr	r2, [pc, #24]	; (8000dcc <HAL_InitTick+0x5c>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000db6:	2300      	movs	r3, #0
 8000db8:	e000      	b.n	8000dbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	2000005c 	.word	0x2000005c
 8000dc8:	20000064 	.word	0x20000064
 8000dcc:	20000060 	.word	0x20000060

08000dd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dd4:	4b05      	ldr	r3, [pc, #20]	; (8000dec <HAL_IncTick+0x1c>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	4b05      	ldr	r3, [pc, #20]	; (8000df0 <HAL_IncTick+0x20>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4413      	add	r3, r2
 8000de0:	4a03      	ldr	r2, [pc, #12]	; (8000df0 <HAL_IncTick+0x20>)
 8000de2:	6013      	str	r3, [r2, #0]
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr
 8000dec:	20000064 	.word	0x20000064
 8000df0:	200004e0 	.word	0x200004e0

08000df4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return uwTick;
 8000df8:	4b02      	ldr	r3, [pc, #8]	; (8000e04 <HAL_GetTick+0x10>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr
 8000e04:	200004e0 	.word	0x200004e0

08000e08 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e10:	2300      	movs	r3, #0
 8000e12:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000e14:	2300      	movs	r3, #0
 8000e16:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d101      	bne.n	8000e2a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e0be      	b.n	8000fa8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d109      	bne.n	8000e4c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2200      	movs	r2, #0
 8000e42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f7ff fe3c 	bl	8000ac4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f000 fb41 	bl	80014d4 <ADC_ConversionStop_Disable>
 8000e52:	4603      	mov	r3, r0
 8000e54:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e5a:	f003 0310 	and.w	r3, r3, #16
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8099 	bne.w	8000f96 <HAL_ADC_Init+0x18e>
 8000e64:	7dfb      	ldrb	r3, [r7, #23]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	f040 8095 	bne.w	8000f96 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e70:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e74:	f023 0302 	bic.w	r3, r3, #2
 8000e78:	f043 0202 	orr.w	r2, r3, #2
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e88:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	7b1b      	ldrb	r3, [r3, #12]
 8000e8e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e90:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ea0:	d003      	beq.n	8000eaa <HAL_ADC_Init+0xa2>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d102      	bne.n	8000eb0 <HAL_ADC_Init+0xa8>
 8000eaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eae:	e000      	b.n	8000eb2 <HAL_ADC_Init+0xaa>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	7d1b      	ldrb	r3, [r3, #20]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d119      	bne.n	8000ef4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	7b1b      	ldrb	r3, [r3, #12]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d109      	bne.n	8000edc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	035a      	lsls	r2, r3, #13
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	e00b      	b.n	8000ef4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee0:	f043 0220 	orr.w	r2, r3, #32
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eec:	f043 0201 	orr.w	r2, r3, #1
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	430a      	orrs	r2, r1
 8000f06:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	4b28      	ldr	r3, [pc, #160]	; (8000fb0 <HAL_ADC_Init+0x1a8>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	6812      	ldr	r2, [r2, #0]
 8000f16:	68b9      	ldr	r1, [r7, #8]
 8000f18:	430b      	orrs	r3, r1
 8000f1a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f24:	d003      	beq.n	8000f2e <HAL_ADC_Init+0x126>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d104      	bne.n	8000f38 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	3b01      	subs	r3, #1
 8000f34:	051b      	lsls	r3, r3, #20
 8000f36:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f3e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	430a      	orrs	r2, r1
 8000f4a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	689a      	ldr	r2, [r3, #8]
 8000f52:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <HAL_ADC_Init+0x1ac>)
 8000f54:	4013      	ands	r3, r2
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d10b      	bne.n	8000f74 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f66:	f023 0303 	bic.w	r3, r3, #3
 8000f6a:	f043 0201 	orr.w	r2, r3, #1
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f72:	e018      	b.n	8000fa6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f78:	f023 0312 	bic.w	r3, r3, #18
 8000f7c:	f043 0210 	orr.w	r2, r3, #16
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f88:	f043 0201 	orr.w	r2, r3, #1
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f94:	e007      	b.n	8000fa6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f9a:	f043 0210 	orr.w	r2, r3, #16
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	ffe1f7fd 	.word	0xffe1f7fd
 8000fb4:	ff1f0efe 	.word	0xff1f0efe

08000fb8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a64      	ldr	r2, [pc, #400]	; (8001160 <HAL_ADC_Start_DMA+0x1a8>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d004      	beq.n	8000fdc <HAL_ADC_Start_DMA+0x24>
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a63      	ldr	r2, [pc, #396]	; (8001164 <HAL_ADC_Start_DMA+0x1ac>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d106      	bne.n	8000fea <HAL_ADC_Start_DMA+0x32>
 8000fdc:	4b60      	ldr	r3, [pc, #384]	; (8001160 <HAL_ADC_Start_DMA+0x1a8>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	f040 80b3 	bne.w	8001150 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d101      	bne.n	8000ff8 <HAL_ADC_Start_DMA+0x40>
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	e0ae      	b.n	8001156 <HAL_ADC_Start_DMA+0x19e>
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f000 fa0d 	bl	8001420 <ADC_Enable>
 8001006:	4603      	mov	r3, r0
 8001008:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800100a:	7dfb      	ldrb	r3, [r7, #23]
 800100c:	2b00      	cmp	r3, #0
 800100e:	f040 809a 	bne.w	8001146 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001016:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800101a:	f023 0301 	bic.w	r3, r3, #1
 800101e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a4e      	ldr	r2, [pc, #312]	; (8001164 <HAL_ADC_Start_DMA+0x1ac>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d105      	bne.n	800103c <HAL_ADC_Start_DMA+0x84>
 8001030:	4b4b      	ldr	r3, [pc, #300]	; (8001160 <HAL_ADC_Start_DMA+0x1a8>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d115      	bne.n	8001068 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001040:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001052:	2b00      	cmp	r3, #0
 8001054:	d026      	beq.n	80010a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800105a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800105e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001066:	e01d      	b.n	80010a4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800106c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a39      	ldr	r2, [pc, #228]	; (8001160 <HAL_ADC_Start_DMA+0x1a8>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d004      	beq.n	8001088 <HAL_ADC_Start_DMA+0xd0>
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a38      	ldr	r2, [pc, #224]	; (8001164 <HAL_ADC_Start_DMA+0x1ac>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d10d      	bne.n	80010a4 <HAL_ADC_Start_DMA+0xec>
 8001088:	4b35      	ldr	r3, [pc, #212]	; (8001160 <HAL_ADC_Start_DMA+0x1a8>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001090:	2b00      	cmp	r3, #0
 8001092:	d007      	beq.n	80010a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001098:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800109c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d006      	beq.n	80010be <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b4:	f023 0206 	bic.w	r2, r3, #6
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80010bc:	e002      	b.n	80010c4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	2200      	movs	r2, #0
 80010c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	4a25      	ldr	r2, [pc, #148]	; (8001168 <HAL_ADC_Start_DMA+0x1b0>)
 80010d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	6a1b      	ldr	r3, [r3, #32]
 80010d8:	4a24      	ldr	r2, [pc, #144]	; (800116c <HAL_ADC_Start_DMA+0x1b4>)
 80010da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	6a1b      	ldr	r3, [r3, #32]
 80010e0:	4a23      	ldr	r2, [pc, #140]	; (8001170 <HAL_ADC_Start_DMA+0x1b8>)
 80010e2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f06f 0202 	mvn.w	r2, #2
 80010ec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010fc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	6a18      	ldr	r0, [r3, #32]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	334c      	adds	r3, #76	; 0x4c
 8001108:	4619      	mov	r1, r3
 800110a:	68ba      	ldr	r2, [r7, #8]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f000 fccf 	bl	8001ab0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800111c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001120:	d108      	bne.n	8001134 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	689a      	ldr	r2, [r3, #8]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001130:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001132:	e00f      	b.n	8001154 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001142:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001144:	e006      	b.n	8001154 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2200      	movs	r2, #0
 800114a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800114e:	e001      	b.n	8001154 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001154:	7dfb      	ldrb	r3, [r7, #23]
}
 8001156:	4618      	mov	r0, r3
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40012400 	.word	0x40012400
 8001164:	40012800 	.word	0x40012800
 8001168:	08001557 	.word	0x08001557
 800116c:	080015d3 	.word	0x080015d3
 8001170:	080015ef 	.word	0x080015ef

08001174 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800117c:	2300      	movs	r3, #0
 800117e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001186:	2b01      	cmp	r3, #1
 8001188:	d101      	bne.n	800118e <HAL_ADC_Stop_DMA+0x1a>
 800118a:	2302      	movs	r3, #2
 800118c:	e039      	b.n	8001202 <HAL_ADC_Stop_DMA+0x8e>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2201      	movs	r2, #1
 8001192:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f000 f99c 	bl	80014d4 <ADC_ConversionStop_Disable>
 800119c:	4603      	mov	r3, r0
 800119e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d128      	bne.n	80011f8 <HAL_ADC_Stop_DMA+0x84>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	689a      	ldr	r2, [r3, #8]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80011b4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a1b      	ldr	r3, [r3, #32]
 80011ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d11a      	bne.n	80011f8 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6a1b      	ldr	r3, [r3, #32]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 fcd1 	bl	8001b6e <HAL_DMA_Abort>
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 80011d0:	7bfb      	ldrb	r3, [r7, #15]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d10a      	bne.n	80011ec <HAL_ADC_Stop_DMA+0x78>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011da:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80011de:	f023 0301 	bic.w	r3, r3, #1
 80011e2:	f043 0201 	orr.w	r2, r3, #1
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	629a      	str	r2, [r3, #40]	; 0x28
 80011ea:	e005      	b.n	80011f8 <HAL_ADC_Stop_DMA+0x84>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2200      	movs	r2, #0
 80011fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8001200:	7bfb      	ldrb	r3, [r7, #15]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr
	...

08001230 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800123e:	2300      	movs	r3, #0
 8001240:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001248:	2b01      	cmp	r3, #1
 800124a:	d101      	bne.n	8001250 <HAL_ADC_ConfigChannel+0x20>
 800124c:	2302      	movs	r3, #2
 800124e:	e0dc      	b.n	800140a <HAL_ADC_ConfigChannel+0x1da>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2201      	movs	r2, #1
 8001254:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b06      	cmp	r3, #6
 800125e:	d81c      	bhi.n	800129a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685a      	ldr	r2, [r3, #4]
 800126a:	4613      	mov	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	4413      	add	r3, r2
 8001270:	3b05      	subs	r3, #5
 8001272:	221f      	movs	r2, #31
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	4019      	ands	r1, r3
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	6818      	ldr	r0, [r3, #0]
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	4613      	mov	r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	4413      	add	r3, r2
 800128a:	3b05      	subs	r3, #5
 800128c:	fa00 f203 	lsl.w	r2, r0, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	430a      	orrs	r2, r1
 8001296:	635a      	str	r2, [r3, #52]	; 0x34
 8001298:	e03c      	b.n	8001314 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	2b0c      	cmp	r3, #12
 80012a0:	d81c      	bhi.n	80012dc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685a      	ldr	r2, [r3, #4]
 80012ac:	4613      	mov	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4413      	add	r3, r2
 80012b2:	3b23      	subs	r3, #35	; 0x23
 80012b4:	221f      	movs	r2, #31
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43db      	mvns	r3, r3
 80012bc:	4019      	ands	r1, r3
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	6818      	ldr	r0, [r3, #0]
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685a      	ldr	r2, [r3, #4]
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	3b23      	subs	r3, #35	; 0x23
 80012ce:	fa00 f203 	lsl.w	r2, r0, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	430a      	orrs	r2, r1
 80012d8:	631a      	str	r2, [r3, #48]	; 0x30
 80012da:	e01b      	b.n	8001314 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	3b41      	subs	r3, #65	; 0x41
 80012ee:	221f      	movs	r2, #31
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	4019      	ands	r1, r3
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	6818      	ldr	r0, [r3, #0]
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	4613      	mov	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	4413      	add	r3, r2
 8001306:	3b41      	subs	r3, #65	; 0x41
 8001308:	fa00 f203 	lsl.w	r2, r0, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	430a      	orrs	r2, r1
 8001312:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b09      	cmp	r3, #9
 800131a:	d91c      	bls.n	8001356 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	68d9      	ldr	r1, [r3, #12]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	4613      	mov	r3, r2
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	4413      	add	r3, r2
 800132c:	3b1e      	subs	r3, #30
 800132e:	2207      	movs	r2, #7
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	43db      	mvns	r3, r3
 8001336:	4019      	ands	r1, r3
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	6898      	ldr	r0, [r3, #8]
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	4613      	mov	r3, r2
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	4413      	add	r3, r2
 8001346:	3b1e      	subs	r3, #30
 8001348:	fa00 f203 	lsl.w	r2, r0, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	430a      	orrs	r2, r1
 8001352:	60da      	str	r2, [r3, #12]
 8001354:	e019      	b.n	800138a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	6919      	ldr	r1, [r3, #16]
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4613      	mov	r3, r2
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4413      	add	r3, r2
 8001366:	2207      	movs	r2, #7
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	4019      	ands	r1, r3
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	6898      	ldr	r0, [r3, #8]
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	4613      	mov	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4413      	add	r3, r2
 800137e:	fa00 f203 	lsl.w	r2, r0, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	430a      	orrs	r2, r1
 8001388:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2b10      	cmp	r3, #16
 8001390:	d003      	beq.n	800139a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001396:	2b11      	cmp	r3, #17
 8001398:	d132      	bne.n	8001400 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a1d      	ldr	r2, [pc, #116]	; (8001414 <HAL_ADC_ConfigChannel+0x1e4>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d125      	bne.n	80013f0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d126      	bne.n	8001400 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	689a      	ldr	r2, [r3, #8]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80013c0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b10      	cmp	r3, #16
 80013c8:	d11a      	bne.n	8001400 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013ca:	4b13      	ldr	r3, [pc, #76]	; (8001418 <HAL_ADC_ConfigChannel+0x1e8>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a13      	ldr	r2, [pc, #76]	; (800141c <HAL_ADC_ConfigChannel+0x1ec>)
 80013d0:	fba2 2303 	umull	r2, r3, r2, r3
 80013d4:	0c9a      	lsrs	r2, r3, #18
 80013d6:	4613      	mov	r3, r2
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	4413      	add	r3, r2
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80013e0:	e002      	b.n	80013e8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	3b01      	subs	r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1f9      	bne.n	80013e2 <HAL_ADC_ConfigChannel+0x1b2>
 80013ee:	e007      	b.n	8001400 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f4:	f043 0220 	orr.w	r2, r3, #32
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2200      	movs	r2, #0
 8001404:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	40012400 	.word	0x40012400
 8001418:	2000005c 	.word	0x2000005c
 800141c:	431bde83 	.word	0x431bde83

08001420 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800142c:	2300      	movs	r3, #0
 800142e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b01      	cmp	r3, #1
 800143c:	d040      	beq.n	80014c0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f042 0201 	orr.w	r2, r2, #1
 800144c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800144e:	4b1f      	ldr	r3, [pc, #124]	; (80014cc <ADC_Enable+0xac>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a1f      	ldr	r2, [pc, #124]	; (80014d0 <ADC_Enable+0xb0>)
 8001454:	fba2 2303 	umull	r2, r3, r2, r3
 8001458:	0c9b      	lsrs	r3, r3, #18
 800145a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800145c:	e002      	b.n	8001464 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	3b01      	subs	r3, #1
 8001462:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1f9      	bne.n	800145e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800146a:	f7ff fcc3 	bl	8000df4 <HAL_GetTick>
 800146e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001470:	e01f      	b.n	80014b2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001472:	f7ff fcbf 	bl	8000df4 <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b02      	cmp	r3, #2
 800147e:	d918      	bls.n	80014b2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	2b01      	cmp	r3, #1
 800148c:	d011      	beq.n	80014b2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001492:	f043 0210 	orr.w	r2, r3, #16
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149e:	f043 0201 	orr.w	r2, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e007      	b.n	80014c2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d1d8      	bne.n	8001472 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	2000005c 	.word	0x2000005c
 80014d0:	431bde83 	.word	0x431bde83

080014d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014dc:	2300      	movs	r3, #0
 80014de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d12e      	bne.n	800154c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f022 0201 	bic.w	r2, r2, #1
 80014fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80014fe:	f7ff fc79 	bl	8000df4 <HAL_GetTick>
 8001502:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001504:	e01b      	b.n	800153e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001506:	f7ff fc75 	bl	8000df4 <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b02      	cmp	r3, #2
 8001512:	d914      	bls.n	800153e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	2b01      	cmp	r3, #1
 8001520:	d10d      	bne.n	800153e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001526:	f043 0210 	orr.w	r2, r3, #16
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001532:	f043 0201 	orr.w	r2, r3, #1
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e007      	b.n	800154e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	f003 0301 	and.w	r3, r3, #1
 8001548:	2b01      	cmp	r3, #1
 800154a:	d0dc      	beq.n	8001506 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b084      	sub	sp, #16
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001562:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001568:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800156c:	2b00      	cmp	r3, #0
 800156e:	d127      	bne.n	80015c0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001574:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001586:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800158a:	d115      	bne.n	80015b8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001590:	2b00      	cmp	r3, #0
 8001592:	d111      	bne.n	80015b8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001598:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d105      	bne.n	80015b8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b0:	f043 0201 	orr.w	r2, r3, #1
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80015b8:	68f8      	ldr	r0, [r7, #12]
 80015ba:	f7ff f963 	bl	8000884 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80015be:	e004      	b.n	80015ca <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	4798      	blx	r3
}
 80015ca:	bf00      	nop
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b084      	sub	sp, #16
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015de:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80015e0:	68f8      	ldr	r0, [r7, #12]
 80015e2:	f7ff fe12 	bl	800120a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80015e6:	bf00      	nop
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b084      	sub	sp, #16
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015fa:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001600:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800160c:	f043 0204 	orr.w	r2, r3, #4
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001614:	68f8      	ldr	r0, [r7, #12]
 8001616:	f7ff fe01 	bl	800121c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800161a:	bf00      	nop
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001624:	b590      	push	{r4, r7, lr}
 8001626:	b087      	sub	sp, #28
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800162c:	2300      	movs	r3, #0
 800162e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800163a:	2b01      	cmp	r3, #1
 800163c:	d101      	bne.n	8001642 <HAL_ADCEx_Calibration_Start+0x1e>
 800163e:	2302      	movs	r3, #2
 8001640:	e095      	b.n	800176e <HAL_ADCEx_Calibration_Start+0x14a>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2201      	movs	r2, #1
 8001646:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7ff ff42 	bl	80014d4 <ADC_ConversionStop_Disable>
 8001650:	4603      	mov	r3, r0
 8001652:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001654:	7dfb      	ldrb	r3, [r7, #23]
 8001656:	2b00      	cmp	r3, #0
 8001658:	f040 8084 	bne.w	8001764 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001660:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001664:	f023 0302 	bic.w	r3, r3, #2
 8001668:	f043 0202 	orr.w	r2, r3, #2
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001670:	4b41      	ldr	r3, [pc, #260]	; (8001778 <HAL_ADCEx_Calibration_Start+0x154>)
 8001672:	681c      	ldr	r4, [r3, #0]
 8001674:	2002      	movs	r0, #2
 8001676:	f002 ff57 	bl	8004528 <HAL_RCCEx_GetPeriphCLKFreq>
 800167a:	4603      	mov	r3, r0
 800167c:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001680:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001682:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001684:	e002      	b.n	800168c <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	3b01      	subs	r3, #1
 800168a:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1f9      	bne.n	8001686 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff fec4 	bl	8001420 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f042 0208 	orr.w	r2, r2, #8
 80016a6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80016a8:	f7ff fba4 	bl	8000df4 <HAL_GetTick>
 80016ac:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80016ae:	e01b      	b.n	80016e8 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80016b0:	f7ff fba0 	bl	8000df4 <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b0a      	cmp	r3, #10
 80016bc:	d914      	bls.n	80016e8 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f003 0308 	and.w	r3, r3, #8
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d00d      	beq.n	80016e8 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d0:	f023 0312 	bic.w	r3, r3, #18
 80016d4:	f043 0210 	orr.w	r2, r3, #16
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e042      	b.n	800176e <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f003 0308 	and.w	r3, r3, #8
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1dc      	bne.n	80016b0 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	689a      	ldr	r2, [r3, #8]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f042 0204 	orr.w	r2, r2, #4
 8001704:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001706:	f7ff fb75 	bl	8000df4 <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800170c:	e01b      	b.n	8001746 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800170e:	f7ff fb71 	bl	8000df4 <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b0a      	cmp	r3, #10
 800171a:	d914      	bls.n	8001746 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f003 0304 	and.w	r3, r3, #4
 8001726:	2b00      	cmp	r3, #0
 8001728:	d00d      	beq.n	8001746 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172e:	f023 0312 	bic.w	r3, r3, #18
 8001732:	f043 0210 	orr.w	r2, r3, #16
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e013      	b.n	800176e <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d1dc      	bne.n	800170e <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001758:	f023 0303 	bic.w	r3, r3, #3
 800175c:	f043 0201 	orr.w	r2, r3, #1
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800176c:	7dfb      	ldrb	r3, [r7, #23]
}
 800176e:	4618      	mov	r0, r3
 8001770:	371c      	adds	r7, #28
 8001772:	46bd      	mov	sp, r7
 8001774:	bd90      	pop	{r4, r7, pc}
 8001776:	bf00      	nop
 8001778:	2000005c 	.word	0x2000005c

0800177c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800178c:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <__NVIC_SetPriorityGrouping+0x44>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001792:	68ba      	ldr	r2, [r7, #8]
 8001794:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001798:	4013      	ands	r3, r2
 800179a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ae:	4a04      	ldr	r2, [pc, #16]	; (80017c0 <__NVIC_SetPriorityGrouping+0x44>)
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	60d3      	str	r3, [r2, #12]
}
 80017b4:	bf00      	nop
 80017b6:	3714      	adds	r7, #20
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c8:	4b04      	ldr	r3, [pc, #16]	; (80017dc <__NVIC_GetPriorityGrouping+0x18>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	0a1b      	lsrs	r3, r3, #8
 80017ce:	f003 0307 	and.w	r3, r3, #7
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	db0b      	blt.n	800180a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	f003 021f 	and.w	r2, r3, #31
 80017f8:	4906      	ldr	r1, [pc, #24]	; (8001814 <__NVIC_EnableIRQ+0x34>)
 80017fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fe:	095b      	lsrs	r3, r3, #5
 8001800:	2001      	movs	r0, #1
 8001802:	fa00 f202 	lsl.w	r2, r0, r2
 8001806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	e000e100 	.word	0xe000e100

08001818 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	2b00      	cmp	r3, #0
 8001828:	db12      	blt.n	8001850 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	f003 021f 	and.w	r2, r3, #31
 8001830:	490a      	ldr	r1, [pc, #40]	; (800185c <__NVIC_DisableIRQ+0x44>)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	095b      	lsrs	r3, r3, #5
 8001838:	2001      	movs	r0, #1
 800183a:	fa00 f202 	lsl.w	r2, r0, r2
 800183e:	3320      	adds	r3, #32
 8001840:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001844:	f3bf 8f4f 	dsb	sy
}
 8001848:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800184a:	f3bf 8f6f 	isb	sy
}
 800184e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	e000e100 	.word	0xe000e100

08001860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	6039      	str	r1, [r7, #0]
 800186a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800186c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001870:	2b00      	cmp	r3, #0
 8001872:	db0a      	blt.n	800188a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	b2da      	uxtb	r2, r3
 8001878:	490c      	ldr	r1, [pc, #48]	; (80018ac <__NVIC_SetPriority+0x4c>)
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	0112      	lsls	r2, r2, #4
 8001880:	b2d2      	uxtb	r2, r2
 8001882:	440b      	add	r3, r1
 8001884:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001888:	e00a      	b.n	80018a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4908      	ldr	r1, [pc, #32]	; (80018b0 <__NVIC_SetPriority+0x50>)
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	3b04      	subs	r3, #4
 8001898:	0112      	lsls	r2, r2, #4
 800189a:	b2d2      	uxtb	r2, r2
 800189c:	440b      	add	r3, r1
 800189e:	761a      	strb	r2, [r3, #24]
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000e100 	.word	0xe000e100
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b089      	sub	sp, #36	; 0x24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	f1c3 0307 	rsb	r3, r3, #7
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	bf28      	it	cs
 80018d2:	2304      	movcs	r3, #4
 80018d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	3304      	adds	r3, #4
 80018da:	2b06      	cmp	r3, #6
 80018dc:	d902      	bls.n	80018e4 <NVIC_EncodePriority+0x30>
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	3b03      	subs	r3, #3
 80018e2:	e000      	b.n	80018e6 <NVIC_EncodePriority+0x32>
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e8:	f04f 32ff 	mov.w	r2, #4294967295
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43da      	mvns	r2, r3
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	401a      	ands	r2, r3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	fa01 f303 	lsl.w	r3, r1, r3
 8001906:	43d9      	mvns	r1, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	4313      	orrs	r3, r2
         );
}
 800190e:	4618      	mov	r0, r3
 8001910:	3724      	adds	r7, #36	; 0x24
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr

08001918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3b01      	subs	r3, #1
 8001924:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001928:	d301      	bcc.n	800192e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800192a:	2301      	movs	r3, #1
 800192c:	e00f      	b.n	800194e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800192e:	4a0a      	ldr	r2, [pc, #40]	; (8001958 <SysTick_Config+0x40>)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3b01      	subs	r3, #1
 8001934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001936:	210f      	movs	r1, #15
 8001938:	f04f 30ff 	mov.w	r0, #4294967295
 800193c:	f7ff ff90 	bl	8001860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001940:	4b05      	ldr	r3, [pc, #20]	; (8001958 <SysTick_Config+0x40>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001946:	4b04      	ldr	r3, [pc, #16]	; (8001958 <SysTick_Config+0x40>)
 8001948:	2207      	movs	r2, #7
 800194a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	e000e010 	.word	0xe000e010

0800195c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7ff ff09 	bl	800177c <__NVIC_SetPriorityGrouping>
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001972:	b580      	push	{r7, lr}
 8001974:	b086      	sub	sp, #24
 8001976:	af00      	add	r7, sp, #0
 8001978:	4603      	mov	r3, r0
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	607a      	str	r2, [r7, #4]
 800197e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001984:	f7ff ff1e 	bl	80017c4 <__NVIC_GetPriorityGrouping>
 8001988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	68b9      	ldr	r1, [r7, #8]
 800198e:	6978      	ldr	r0, [r7, #20]
 8001990:	f7ff ff90 	bl	80018b4 <NVIC_EncodePriority>
 8001994:	4602      	mov	r2, r0
 8001996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800199a:	4611      	mov	r1, r2
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff ff5f 	bl	8001860 <__NVIC_SetPriority>
}
 80019a2:	bf00      	nop
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4603      	mov	r3, r0
 80019b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff11 	bl	80017e0 <__NVIC_EnableIRQ>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	4603      	mov	r3, r0
 80019ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80019d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff ff1f 	bl	8001818 <__NVIC_DisableIRQ>
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff ff94 	bl	8001918 <SysTick_Config>
 80019f0:	4603      	mov	r3, r0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d101      	bne.n	8001a12 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e043      	b.n	8001a9a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	4b22      	ldr	r3, [pc, #136]	; (8001aa4 <HAL_DMA_Init+0xa8>)
 8001a1a:	4413      	add	r3, r2
 8001a1c:	4a22      	ldr	r2, [pc, #136]	; (8001aa8 <HAL_DMA_Init+0xac>)
 8001a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a22:	091b      	lsrs	r3, r3, #4
 8001a24:	009a      	lsls	r2, r3, #2
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a1f      	ldr	r2, [pc, #124]	; (8001aac <HAL_DMA_Init+0xb0>)
 8001a2e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2202      	movs	r2, #2
 8001a34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001a46:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001a4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001a54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	bffdfff8 	.word	0xbffdfff8
 8001aa8:	cccccccd 	.word	0xcccccccd
 8001aac:	40020000 	.word	0x40020000

08001ab0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
 8001abc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <HAL_DMA_Start_IT+0x20>
 8001acc:	2302      	movs	r3, #2
 8001ace:	e04a      	b.n	8001b66 <HAL_DMA_Start_IT+0xb6>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d13a      	bne.n	8001b58 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2200      	movs	r2, #0
 8001aee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f022 0201 	bic.w	r2, r2, #1
 8001afe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	68b9      	ldr	r1, [r7, #8]
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	f000 f972 	bl	8001df0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d008      	beq.n	8001b26 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f042 020e 	orr.w	r2, r2, #14
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	e00f      	b.n	8001b46 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f022 0204 	bic.w	r2, r2, #4
 8001b34:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f042 020a 	orr.w	r2, r2, #10
 8001b44:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f042 0201 	orr.w	r2, r2, #1
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	e005      	b.n	8001b64 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001b60:	2302      	movs	r3, #2
 8001b62:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001b64:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b085      	sub	sp, #20
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b76:	2300      	movs	r3, #0
 8001b78:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d008      	beq.n	8001b96 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2204      	movs	r2, #4
 8001b88:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e020      	b.n	8001bd8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 020e 	bic.w	r2, r2, #14
 8001ba4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 0201 	bic.w	r2, r2, #1
 8001bb4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr
	...

08001be4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c00:	2204      	movs	r2, #4
 8001c02:	409a      	lsls	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4013      	ands	r3, r2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d04f      	beq.n	8001cac <HAL_DMA_IRQHandler+0xc8>
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	f003 0304 	and.w	r3, r3, #4
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d04a      	beq.n	8001cac <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0320 	and.w	r3, r3, #32
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d107      	bne.n	8001c34 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0204 	bic.w	r2, r2, #4
 8001c32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a66      	ldr	r2, [pc, #408]	; (8001dd4 <HAL_DMA_IRQHandler+0x1f0>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d029      	beq.n	8001c92 <HAL_DMA_IRQHandler+0xae>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a65      	ldr	r2, [pc, #404]	; (8001dd8 <HAL_DMA_IRQHandler+0x1f4>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d022      	beq.n	8001c8e <HAL_DMA_IRQHandler+0xaa>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a63      	ldr	r2, [pc, #396]	; (8001ddc <HAL_DMA_IRQHandler+0x1f8>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d01a      	beq.n	8001c88 <HAL_DMA_IRQHandler+0xa4>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a62      	ldr	r2, [pc, #392]	; (8001de0 <HAL_DMA_IRQHandler+0x1fc>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d012      	beq.n	8001c82 <HAL_DMA_IRQHandler+0x9e>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a60      	ldr	r2, [pc, #384]	; (8001de4 <HAL_DMA_IRQHandler+0x200>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d00a      	beq.n	8001c7c <HAL_DMA_IRQHandler+0x98>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a5f      	ldr	r2, [pc, #380]	; (8001de8 <HAL_DMA_IRQHandler+0x204>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d102      	bne.n	8001c76 <HAL_DMA_IRQHandler+0x92>
 8001c70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c74:	e00e      	b.n	8001c94 <HAL_DMA_IRQHandler+0xb0>
 8001c76:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001c7a:	e00b      	b.n	8001c94 <HAL_DMA_IRQHandler+0xb0>
 8001c7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001c80:	e008      	b.n	8001c94 <HAL_DMA_IRQHandler+0xb0>
 8001c82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c86:	e005      	b.n	8001c94 <HAL_DMA_IRQHandler+0xb0>
 8001c88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c8c:	e002      	b.n	8001c94 <HAL_DMA_IRQHandler+0xb0>
 8001c8e:	2340      	movs	r3, #64	; 0x40
 8001c90:	e000      	b.n	8001c94 <HAL_DMA_IRQHandler+0xb0>
 8001c92:	2304      	movs	r3, #4
 8001c94:	4a55      	ldr	r2, [pc, #340]	; (8001dec <HAL_DMA_IRQHandler+0x208>)
 8001c96:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f000 8094 	beq.w	8001dca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001caa:	e08e      	b.n	8001dca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	409a      	lsls	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d056      	beq.n	8001d6a <HAL_DMA_IRQHandler+0x186>
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d051      	beq.n	8001d6a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0320 	and.w	r3, r3, #32
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10b      	bne.n	8001cec <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f022 020a 	bic.w	r2, r2, #10
 8001ce2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a38      	ldr	r2, [pc, #224]	; (8001dd4 <HAL_DMA_IRQHandler+0x1f0>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d029      	beq.n	8001d4a <HAL_DMA_IRQHandler+0x166>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a37      	ldr	r2, [pc, #220]	; (8001dd8 <HAL_DMA_IRQHandler+0x1f4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d022      	beq.n	8001d46 <HAL_DMA_IRQHandler+0x162>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a35      	ldr	r2, [pc, #212]	; (8001ddc <HAL_DMA_IRQHandler+0x1f8>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d01a      	beq.n	8001d40 <HAL_DMA_IRQHandler+0x15c>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a34      	ldr	r2, [pc, #208]	; (8001de0 <HAL_DMA_IRQHandler+0x1fc>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d012      	beq.n	8001d3a <HAL_DMA_IRQHandler+0x156>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a32      	ldr	r2, [pc, #200]	; (8001de4 <HAL_DMA_IRQHandler+0x200>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d00a      	beq.n	8001d34 <HAL_DMA_IRQHandler+0x150>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a31      	ldr	r2, [pc, #196]	; (8001de8 <HAL_DMA_IRQHandler+0x204>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d102      	bne.n	8001d2e <HAL_DMA_IRQHandler+0x14a>
 8001d28:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d2c:	e00e      	b.n	8001d4c <HAL_DMA_IRQHandler+0x168>
 8001d2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d32:	e00b      	b.n	8001d4c <HAL_DMA_IRQHandler+0x168>
 8001d34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d38:	e008      	b.n	8001d4c <HAL_DMA_IRQHandler+0x168>
 8001d3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d3e:	e005      	b.n	8001d4c <HAL_DMA_IRQHandler+0x168>
 8001d40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d44:	e002      	b.n	8001d4c <HAL_DMA_IRQHandler+0x168>
 8001d46:	2320      	movs	r3, #32
 8001d48:	e000      	b.n	8001d4c <HAL_DMA_IRQHandler+0x168>
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	4a27      	ldr	r2, [pc, #156]	; (8001dec <HAL_DMA_IRQHandler+0x208>)
 8001d4e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d034      	beq.n	8001dca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d68:	e02f      	b.n	8001dca <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	2208      	movs	r2, #8
 8001d70:	409a      	lsls	r2, r3
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d028      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x1e8>
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	f003 0308 	and.w	r3, r3, #8
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d023      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 020e 	bic.w	r2, r2, #14
 8001d92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8001da2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2201      	movs	r2, #1
 8001dae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d004      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	4798      	blx	r3
    }
  }
  return;
 8001dca:	bf00      	nop
 8001dcc:	bf00      	nop
}
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40020008 	.word	0x40020008
 8001dd8:	4002001c 	.word	0x4002001c
 8001ddc:	40020030 	.word	0x40020030
 8001de0:	40020044 	.word	0x40020044
 8001de4:	40020058 	.word	0x40020058
 8001de8:	4002006c 	.word	0x4002006c
 8001dec:	40020000 	.word	0x40020000

08001df0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
 8001dfc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e06:	2101      	movs	r1, #1
 8001e08:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	683a      	ldr	r2, [r7, #0]
 8001e14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2b10      	cmp	r3, #16
 8001e1c:	d108      	bne.n	8001e30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	68ba      	ldr	r2, [r7, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e2e:	e007      	b.n	8001e40 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68ba      	ldr	r2, [r7, #8]
 8001e36:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	60da      	str	r2, [r3, #12]
}
 8001e40:	bf00      	nop
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr
	...

08001e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b08b      	sub	sp, #44	; 0x2c
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e56:	2300      	movs	r3, #0
 8001e58:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e5e:	e169      	b.n	8002134 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e60:	2201      	movs	r2, #1
 8001e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	69fa      	ldr	r2, [r7, #28]
 8001e70:	4013      	ands	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	f040 8158 	bne.w	800212e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	4a9a      	ldr	r2, [pc, #616]	; (80020ec <HAL_GPIO_Init+0x2a0>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d05e      	beq.n	8001f46 <HAL_GPIO_Init+0xfa>
 8001e88:	4a98      	ldr	r2, [pc, #608]	; (80020ec <HAL_GPIO_Init+0x2a0>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d875      	bhi.n	8001f7a <HAL_GPIO_Init+0x12e>
 8001e8e:	4a98      	ldr	r2, [pc, #608]	; (80020f0 <HAL_GPIO_Init+0x2a4>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d058      	beq.n	8001f46 <HAL_GPIO_Init+0xfa>
 8001e94:	4a96      	ldr	r2, [pc, #600]	; (80020f0 <HAL_GPIO_Init+0x2a4>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d86f      	bhi.n	8001f7a <HAL_GPIO_Init+0x12e>
 8001e9a:	4a96      	ldr	r2, [pc, #600]	; (80020f4 <HAL_GPIO_Init+0x2a8>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d052      	beq.n	8001f46 <HAL_GPIO_Init+0xfa>
 8001ea0:	4a94      	ldr	r2, [pc, #592]	; (80020f4 <HAL_GPIO_Init+0x2a8>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d869      	bhi.n	8001f7a <HAL_GPIO_Init+0x12e>
 8001ea6:	4a94      	ldr	r2, [pc, #592]	; (80020f8 <HAL_GPIO_Init+0x2ac>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d04c      	beq.n	8001f46 <HAL_GPIO_Init+0xfa>
 8001eac:	4a92      	ldr	r2, [pc, #584]	; (80020f8 <HAL_GPIO_Init+0x2ac>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d863      	bhi.n	8001f7a <HAL_GPIO_Init+0x12e>
 8001eb2:	4a92      	ldr	r2, [pc, #584]	; (80020fc <HAL_GPIO_Init+0x2b0>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d046      	beq.n	8001f46 <HAL_GPIO_Init+0xfa>
 8001eb8:	4a90      	ldr	r2, [pc, #576]	; (80020fc <HAL_GPIO_Init+0x2b0>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d85d      	bhi.n	8001f7a <HAL_GPIO_Init+0x12e>
 8001ebe:	2b12      	cmp	r3, #18
 8001ec0:	d82a      	bhi.n	8001f18 <HAL_GPIO_Init+0xcc>
 8001ec2:	2b12      	cmp	r3, #18
 8001ec4:	d859      	bhi.n	8001f7a <HAL_GPIO_Init+0x12e>
 8001ec6:	a201      	add	r2, pc, #4	; (adr r2, 8001ecc <HAL_GPIO_Init+0x80>)
 8001ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ecc:	08001f47 	.word	0x08001f47
 8001ed0:	08001f21 	.word	0x08001f21
 8001ed4:	08001f33 	.word	0x08001f33
 8001ed8:	08001f75 	.word	0x08001f75
 8001edc:	08001f7b 	.word	0x08001f7b
 8001ee0:	08001f7b 	.word	0x08001f7b
 8001ee4:	08001f7b 	.word	0x08001f7b
 8001ee8:	08001f7b 	.word	0x08001f7b
 8001eec:	08001f7b 	.word	0x08001f7b
 8001ef0:	08001f7b 	.word	0x08001f7b
 8001ef4:	08001f7b 	.word	0x08001f7b
 8001ef8:	08001f7b 	.word	0x08001f7b
 8001efc:	08001f7b 	.word	0x08001f7b
 8001f00:	08001f7b 	.word	0x08001f7b
 8001f04:	08001f7b 	.word	0x08001f7b
 8001f08:	08001f7b 	.word	0x08001f7b
 8001f0c:	08001f7b 	.word	0x08001f7b
 8001f10:	08001f29 	.word	0x08001f29
 8001f14:	08001f3d 	.word	0x08001f3d
 8001f18:	4a79      	ldr	r2, [pc, #484]	; (8002100 <HAL_GPIO_Init+0x2b4>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d013      	beq.n	8001f46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f1e:	e02c      	b.n	8001f7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	623b      	str	r3, [r7, #32]
          break;
 8001f26:	e029      	b.n	8001f7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	623b      	str	r3, [r7, #32]
          break;
 8001f30:	e024      	b.n	8001f7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	3308      	adds	r3, #8
 8001f38:	623b      	str	r3, [r7, #32]
          break;
 8001f3a:	e01f      	b.n	8001f7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	330c      	adds	r3, #12
 8001f42:	623b      	str	r3, [r7, #32]
          break;
 8001f44:	e01a      	b.n	8001f7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d102      	bne.n	8001f54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f4e:	2304      	movs	r3, #4
 8001f50:	623b      	str	r3, [r7, #32]
          break;
 8001f52:	e013      	b.n	8001f7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d105      	bne.n	8001f68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f5c:	2308      	movs	r3, #8
 8001f5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	611a      	str	r2, [r3, #16]
          break;
 8001f66:	e009      	b.n	8001f7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f68:	2308      	movs	r3, #8
 8001f6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	69fa      	ldr	r2, [r7, #28]
 8001f70:	615a      	str	r2, [r3, #20]
          break;
 8001f72:	e003      	b.n	8001f7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f74:	2300      	movs	r3, #0
 8001f76:	623b      	str	r3, [r7, #32]
          break;
 8001f78:	e000      	b.n	8001f7c <HAL_GPIO_Init+0x130>
          break;
 8001f7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	2bff      	cmp	r3, #255	; 0xff
 8001f80:	d801      	bhi.n	8001f86 <HAL_GPIO_Init+0x13a>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	e001      	b.n	8001f8a <HAL_GPIO_Init+0x13e>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	3304      	adds	r3, #4
 8001f8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	2bff      	cmp	r3, #255	; 0xff
 8001f90:	d802      	bhi.n	8001f98 <HAL_GPIO_Init+0x14c>
 8001f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	e002      	b.n	8001f9e <HAL_GPIO_Init+0x152>
 8001f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9a:	3b08      	subs	r3, #8
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	210f      	movs	r1, #15
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fac:	43db      	mvns	r3, r3
 8001fae:	401a      	ands	r2, r3
 8001fb0:	6a39      	ldr	r1, [r7, #32]
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 80b1 	beq.w	800212e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fcc:	4b4d      	ldr	r3, [pc, #308]	; (8002104 <HAL_GPIO_Init+0x2b8>)
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	4a4c      	ldr	r2, [pc, #304]	; (8002104 <HAL_GPIO_Init+0x2b8>)
 8001fd2:	f043 0301 	orr.w	r3, r3, #1
 8001fd6:	6193      	str	r3, [r2, #24]
 8001fd8:	4b4a      	ldr	r3, [pc, #296]	; (8002104 <HAL_GPIO_Init+0x2b8>)
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fe4:	4a48      	ldr	r2, [pc, #288]	; (8002108 <HAL_GPIO_Init+0x2bc>)
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	089b      	lsrs	r3, r3, #2
 8001fea:	3302      	adds	r3, #2
 8001fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff4:	f003 0303 	and.w	r3, r3, #3
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	4013      	ands	r3, r2
 8002006:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a40      	ldr	r2, [pc, #256]	; (800210c <HAL_GPIO_Init+0x2c0>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d013      	beq.n	8002038 <HAL_GPIO_Init+0x1ec>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a3f      	ldr	r2, [pc, #252]	; (8002110 <HAL_GPIO_Init+0x2c4>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d00d      	beq.n	8002034 <HAL_GPIO_Init+0x1e8>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a3e      	ldr	r2, [pc, #248]	; (8002114 <HAL_GPIO_Init+0x2c8>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d007      	beq.n	8002030 <HAL_GPIO_Init+0x1e4>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a3d      	ldr	r2, [pc, #244]	; (8002118 <HAL_GPIO_Init+0x2cc>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d101      	bne.n	800202c <HAL_GPIO_Init+0x1e0>
 8002028:	2303      	movs	r3, #3
 800202a:	e006      	b.n	800203a <HAL_GPIO_Init+0x1ee>
 800202c:	2304      	movs	r3, #4
 800202e:	e004      	b.n	800203a <HAL_GPIO_Init+0x1ee>
 8002030:	2302      	movs	r3, #2
 8002032:	e002      	b.n	800203a <HAL_GPIO_Init+0x1ee>
 8002034:	2301      	movs	r3, #1
 8002036:	e000      	b.n	800203a <HAL_GPIO_Init+0x1ee>
 8002038:	2300      	movs	r3, #0
 800203a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800203c:	f002 0203 	and.w	r2, r2, #3
 8002040:	0092      	lsls	r2, r2, #2
 8002042:	4093      	lsls	r3, r2
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	4313      	orrs	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800204a:	492f      	ldr	r1, [pc, #188]	; (8002108 <HAL_GPIO_Init+0x2bc>)
 800204c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204e:	089b      	lsrs	r3, r3, #2
 8002050:	3302      	adds	r3, #2
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d006      	beq.n	8002072 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002064:	4b2d      	ldr	r3, [pc, #180]	; (800211c <HAL_GPIO_Init+0x2d0>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	492c      	ldr	r1, [pc, #176]	; (800211c <HAL_GPIO_Init+0x2d0>)
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	4313      	orrs	r3, r2
 800206e:	600b      	str	r3, [r1, #0]
 8002070:	e006      	b.n	8002080 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002072:	4b2a      	ldr	r3, [pc, #168]	; (800211c <HAL_GPIO_Init+0x2d0>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	43db      	mvns	r3, r3
 800207a:	4928      	ldr	r1, [pc, #160]	; (800211c <HAL_GPIO_Init+0x2d0>)
 800207c:	4013      	ands	r3, r2
 800207e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d006      	beq.n	800209a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800208c:	4b23      	ldr	r3, [pc, #140]	; (800211c <HAL_GPIO_Init+0x2d0>)
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	4922      	ldr	r1, [pc, #136]	; (800211c <HAL_GPIO_Init+0x2d0>)
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	4313      	orrs	r3, r2
 8002096:	604b      	str	r3, [r1, #4]
 8002098:	e006      	b.n	80020a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800209a:	4b20      	ldr	r3, [pc, #128]	; (800211c <HAL_GPIO_Init+0x2d0>)
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	43db      	mvns	r3, r3
 80020a2:	491e      	ldr	r1, [pc, #120]	; (800211c <HAL_GPIO_Init+0x2d0>)
 80020a4:	4013      	ands	r3, r2
 80020a6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d006      	beq.n	80020c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020b4:	4b19      	ldr	r3, [pc, #100]	; (800211c <HAL_GPIO_Init+0x2d0>)
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	4918      	ldr	r1, [pc, #96]	; (800211c <HAL_GPIO_Init+0x2d0>)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	608b      	str	r3, [r1, #8]
 80020c0:	e006      	b.n	80020d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020c2:	4b16      	ldr	r3, [pc, #88]	; (800211c <HAL_GPIO_Init+0x2d0>)
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	43db      	mvns	r3, r3
 80020ca:	4914      	ldr	r1, [pc, #80]	; (800211c <HAL_GPIO_Init+0x2d0>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d021      	beq.n	8002120 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020dc:	4b0f      	ldr	r3, [pc, #60]	; (800211c <HAL_GPIO_Init+0x2d0>)
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	490e      	ldr	r1, [pc, #56]	; (800211c <HAL_GPIO_Init+0x2d0>)
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	60cb      	str	r3, [r1, #12]
 80020e8:	e021      	b.n	800212e <HAL_GPIO_Init+0x2e2>
 80020ea:	bf00      	nop
 80020ec:	10320000 	.word	0x10320000
 80020f0:	10310000 	.word	0x10310000
 80020f4:	10220000 	.word	0x10220000
 80020f8:	10210000 	.word	0x10210000
 80020fc:	10120000 	.word	0x10120000
 8002100:	10110000 	.word	0x10110000
 8002104:	40021000 	.word	0x40021000
 8002108:	40010000 	.word	0x40010000
 800210c:	40010800 	.word	0x40010800
 8002110:	40010c00 	.word	0x40010c00
 8002114:	40011000 	.word	0x40011000
 8002118:	40011400 	.word	0x40011400
 800211c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002120:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <HAL_GPIO_Init+0x304>)
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	43db      	mvns	r3, r3
 8002128:	4909      	ldr	r1, [pc, #36]	; (8002150 <HAL_GPIO_Init+0x304>)
 800212a:	4013      	ands	r3, r2
 800212c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002130:	3301      	adds	r3, #1
 8002132:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213a:	fa22 f303 	lsr.w	r3, r2, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	f47f ae8e 	bne.w	8001e60 <HAL_GPIO_Init+0x14>
  }
}
 8002144:	bf00      	nop
 8002146:	bf00      	nop
 8002148:	372c      	adds	r7, #44	; 0x2c
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr
 8002150:	40010400 	.word	0x40010400

08002154 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002154:	b480      	push	{r7}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	460b      	mov	r3, r1
 800215e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	887b      	ldrh	r3, [r7, #2]
 8002166:	4013      	ands	r3, r2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d002      	beq.n	8002172 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800216c:	2301      	movs	r3, #1
 800216e:	73fb      	strb	r3, [r7, #15]
 8002170:	e001      	b.n	8002176 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002172:	2300      	movs	r3, #0
 8002174:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002176:	7bfb      	ldrb	r3, [r7, #15]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr

08002182 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002182:	b480      	push	{r7}
 8002184:	b083      	sub	sp, #12
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
 800218a:	460b      	mov	r3, r1
 800218c:	807b      	strh	r3, [r7, #2]
 800218e:	4613      	mov	r3, r2
 8002190:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002192:	787b      	ldrb	r3, [r7, #1]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002198:	887a      	ldrh	r2, [r7, #2]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800219e:	e003      	b.n	80021a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021a0:	887b      	ldrh	r3, [r7, #2]
 80021a2:	041a      	lsls	r2, r3, #16
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	611a      	str	r2, [r3, #16]
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr

080021b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b085      	sub	sp, #20
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	460b      	mov	r3, r1
 80021bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021c4:	887a      	ldrh	r2, [r7, #2]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4013      	ands	r3, r2
 80021ca:	041a      	lsls	r2, r3, #16
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	43d9      	mvns	r1, r3
 80021d0:	887b      	ldrh	r3, [r7, #2]
 80021d2:	400b      	ands	r3, r1
 80021d4:	431a      	orrs	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	611a      	str	r2, [r3, #16]
}
 80021da:	bf00      	nop
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	4603      	mov	r3, r0
 80021ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021ee:	4b08      	ldr	r3, [pc, #32]	; (8002210 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021f0:	695a      	ldr	r2, [r3, #20]
 80021f2:	88fb      	ldrh	r3, [r7, #6]
 80021f4:	4013      	ands	r3, r2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d006      	beq.n	8002208 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021fa:	4a05      	ldr	r2, [pc, #20]	; (8002210 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021fc:	88fb      	ldrh	r3, [r7, #6]
 80021fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	4618      	mov	r0, r3
 8002204:	f000 f806 	bl	8002214 <HAL_GPIO_EXTI_Callback>
  }
}
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40010400 	.word	0x40010400

08002214 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr

08002228 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800222a:	b08b      	sub	sp, #44	; 0x2c
 800222c:	af06      	add	r7, sp, #24
 800222e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e0fd      	b.n	8002436 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d106      	bne.n	8002254 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f007 f9b4 	bl	80095bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2203      	movs	r2, #3
 8002258:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f002 fe79 	bl	8004f58 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	603b      	str	r3, [r7, #0]
 800226c:	687e      	ldr	r6, [r7, #4]
 800226e:	466d      	mov	r5, sp
 8002270:	f106 0410 	add.w	r4, r6, #16
 8002274:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002276:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002278:	6823      	ldr	r3, [r4, #0]
 800227a:	602b      	str	r3, [r5, #0]
 800227c:	1d33      	adds	r3, r6, #4
 800227e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002280:	6838      	ldr	r0, [r7, #0]
 8002282:	f002 fe43 	bl	8004f0c <USB_CoreInit>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d005      	beq.n	8002298 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2202      	movs	r2, #2
 8002290:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e0ce      	b.n	8002436 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2100      	movs	r1, #0
 800229e:	4618      	mov	r0, r3
 80022a0:	f002 fe74 	bl	8004f8c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022a4:	2300      	movs	r3, #0
 80022a6:	73fb      	strb	r3, [r7, #15]
 80022a8:	e04c      	b.n	8002344 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	1c5a      	adds	r2, r3, #1
 80022b0:	4613      	mov	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	4413      	add	r3, r2
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	440b      	add	r3, r1
 80022ba:	3301      	adds	r3, #1
 80022bc:	2201      	movs	r2, #1
 80022be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022c0:	7bfb      	ldrb	r3, [r7, #15]
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	4613      	mov	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	440b      	add	r3, r1
 80022d0:	7bfa      	ldrb	r2, [r7, #15]
 80022d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022d4:	7bfa      	ldrb	r2, [r7, #15]
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	b298      	uxth	r0, r3
 80022da:	6879      	ldr	r1, [r7, #4]
 80022dc:	4613      	mov	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4413      	add	r3, r2
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	440b      	add	r3, r1
 80022e6:	3336      	adds	r3, #54	; 0x36
 80022e8:	4602      	mov	r2, r0
 80022ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	1c5a      	adds	r2, r3, #1
 80022f2:	4613      	mov	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4413      	add	r3, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	440b      	add	r3, r1
 80022fc:	3303      	adds	r3, #3
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002302:	7bfa      	ldrb	r2, [r7, #15]
 8002304:	6879      	ldr	r1, [r7, #4]
 8002306:	4613      	mov	r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	4413      	add	r3, r2
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	440b      	add	r3, r1
 8002310:	3338      	adds	r3, #56	; 0x38
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002316:	7bfa      	ldrb	r2, [r7, #15]
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	440b      	add	r3, r1
 8002324:	333c      	adds	r3, #60	; 0x3c
 8002326:	2200      	movs	r2, #0
 8002328:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800232a:	7bfa      	ldrb	r2, [r7, #15]
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	4613      	mov	r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4413      	add	r3, r2
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	440b      	add	r3, r1
 8002338:	3340      	adds	r3, #64	; 0x40
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800233e:	7bfb      	ldrb	r3, [r7, #15]
 8002340:	3301      	adds	r3, #1
 8002342:	73fb      	strb	r3, [r7, #15]
 8002344:	7bfa      	ldrb	r2, [r7, #15]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	429a      	cmp	r2, r3
 800234c:	d3ad      	bcc.n	80022aa <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800234e:	2300      	movs	r3, #0
 8002350:	73fb      	strb	r3, [r7, #15]
 8002352:	e044      	b.n	80023de <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002354:	7bfa      	ldrb	r2, [r7, #15]
 8002356:	6879      	ldr	r1, [r7, #4]
 8002358:	4613      	mov	r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	4413      	add	r3, r2
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	440b      	add	r3, r1
 8002362:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800236a:	7bfa      	ldrb	r2, [r7, #15]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	440b      	add	r3, r1
 8002378:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800237c:	7bfa      	ldrb	r2, [r7, #15]
 800237e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002380:	7bfa      	ldrb	r2, [r7, #15]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	440b      	add	r3, r1
 800238e:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002392:	2200      	movs	r2, #0
 8002394:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002396:	7bfa      	ldrb	r2, [r7, #15]
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	4613      	mov	r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4413      	add	r3, r2
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	440b      	add	r3, r1
 80023a4:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023ac:	7bfa      	ldrb	r2, [r7, #15]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	440b      	add	r3, r1
 80023ba:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023c2:	7bfa      	ldrb	r2, [r7, #15]
 80023c4:	6879      	ldr	r1, [r7, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4413      	add	r3, r2
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	440b      	add	r3, r1
 80023d0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80023d4:	2200      	movs	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	3301      	adds	r3, #1
 80023dc:	73fb      	strb	r3, [r7, #15]
 80023de:	7bfa      	ldrb	r2, [r7, #15]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d3b5      	bcc.n	8002354 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	603b      	str	r3, [r7, #0]
 80023ee:	687e      	ldr	r6, [r7, #4]
 80023f0:	466d      	mov	r5, sp
 80023f2:	f106 0410 	add.w	r4, r6, #16
 80023f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023fa:	6823      	ldr	r3, [r4, #0]
 80023fc:	602b      	str	r3, [r5, #0]
 80023fe:	1d33      	adds	r3, r6, #4
 8002400:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002402:	6838      	ldr	r0, [r7, #0]
 8002404:	f002 fdce 	bl	8004fa4 <USB_DevInit>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d005      	beq.n	800241a <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2202      	movs	r2, #2
 8002412:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e00d      	b.n	8002436 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f005 fa80 	bl	8007934 <USB_DevDisconnect>

  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800243e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <HAL_PCD_Start+0x16>
 8002450:	2302      	movs	r3, #2
 8002452:	e016      	b.n	8002482 <HAL_PCD_Start+0x44>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4618      	mov	r0, r3
 8002462:	f002 fd63 	bl	8004f2c <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002466:	2101      	movs	r1, #1
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f007 fb1a 	bl	8009aa2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f005 fa54 	bl	8007920 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b088      	sub	sp, #32
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f005 fa56 	bl	8007948 <USB_ReadInterrupts>
 800249c:	4603      	mov	r3, r0
 800249e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80024a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024a6:	d102      	bne.n	80024ae <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 fb5f 	bl	8002b6c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f005 fa48 	bl	8007948 <USB_ReadInterrupts>
 80024b8:	4603      	mov	r3, r0
 80024ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024c2:	d112      	bne.n	80024ea <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024d6:	b292      	uxth	r2, r2
 80024d8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f007 f8e8 	bl	80096b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80024e2:	2100      	movs	r1, #0
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f923 	bl	8002730 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f005 fa2a 	bl	8007948 <USB_ReadInterrupts>
 80024f4:	4603      	mov	r3, r0
 80024f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024fe:	d10b      	bne.n	8002518 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002508:	b29a      	uxth	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002512:	b292      	uxth	r2, r2
 8002514:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f005 fa13 	bl	8007948 <USB_ReadInterrupts>
 8002522:	4603      	mov	r3, r0
 8002524:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002528:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800252c:	d10b      	bne.n	8002546 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002536:	b29a      	uxth	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002540:	b292      	uxth	r2, r2
 8002542:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f005 f9fc 	bl	8007948 <USB_ReadInterrupts>
 8002550:	4603      	mov	r3, r0
 8002552:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800255a:	d126      	bne.n	80025aa <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002564:	b29a      	uxth	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f022 0204 	bic.w	r2, r2, #4
 800256e:	b292      	uxth	r2, r2
 8002570:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800257c:	b29a      	uxth	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 0208 	bic.w	r2, r2, #8
 8002586:	b292      	uxth	r2, r2
 8002588:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f007 f8c9 	bl	8009724 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800259a:	b29a      	uxth	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80025a4:	b292      	uxth	r2, r2
 80025a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f005 f9ca 	bl	8007948 <USB_ReadInterrupts>
 80025b4:	4603      	mov	r3, r0
 80025b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025be:	f040 8082 	bne.w	80026c6 <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 80025c2:	2300      	movs	r3, #0
 80025c4:	77fb      	strb	r3, [r7, #31]
 80025c6:	e010      	b.n	80025ea <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	461a      	mov	r2, r3
 80025ce:	7ffb      	ldrb	r3, [r7, #31]
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	441a      	add	r2, r3
 80025d4:	7ffb      	ldrb	r3, [r7, #31]
 80025d6:	8812      	ldrh	r2, [r2, #0]
 80025d8:	b292      	uxth	r2, r2
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	3320      	adds	r3, #32
 80025de:	443b      	add	r3, r7
 80025e0:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 80025e4:	7ffb      	ldrb	r3, [r7, #31]
 80025e6:	3301      	adds	r3, #1
 80025e8:	77fb      	strb	r3, [r7, #31]
 80025ea:	7ffb      	ldrb	r3, [r7, #31]
 80025ec:	2b07      	cmp	r3, #7
 80025ee:	d9eb      	bls.n	80025c8 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 0201 	orr.w	r2, r2, #1
 8002602:	b292      	uxth	r2, r2
 8002604:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002610:	b29a      	uxth	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	b292      	uxth	r2, r2
 800261c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002620:	bf00      	nop
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800262a:	b29b      	uxth	r3, r3
 800262c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f6      	beq.n	8002622 <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800263c:	b29a      	uxth	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002646:	b292      	uxth	r2, r2
 8002648:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800264c:	2300      	movs	r3, #0
 800264e:	77fb      	strb	r3, [r7, #31]
 8002650:	e00f      	b.n	8002672 <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002652:	7ffb      	ldrb	r3, [r7, #31]
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	6812      	ldr	r2, [r2, #0]
 8002658:	4611      	mov	r1, r2
 800265a:	7ffa      	ldrb	r2, [r7, #31]
 800265c:	0092      	lsls	r2, r2, #2
 800265e:	440a      	add	r2, r1
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	3320      	adds	r3, #32
 8002664:	443b      	add	r3, r7
 8002666:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800266a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800266c:	7ffb      	ldrb	r3, [r7, #31]
 800266e:	3301      	adds	r3, #1
 8002670:	77fb      	strb	r3, [r7, #31]
 8002672:	7ffb      	ldrb	r3, [r7, #31]
 8002674:	2b07      	cmp	r3, #7
 8002676:	d9ec      	bls.n	8002652 <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002680:	b29a      	uxth	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 0208 	orr.w	r2, r2, #8
 800268a:	b292      	uxth	r2, r2
 800268c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002698:	b29a      	uxth	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026a2:	b292      	uxth	r2, r2
 80026a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f042 0204 	orr.w	r2, r2, #4
 80026ba:	b292      	uxth	r2, r2
 80026bc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f007 f815 	bl	80096f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f005 f93c 	bl	8007948 <USB_ReadInterrupts>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026da:	d10e      	bne.n	80026fa <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026ee:	b292      	uxth	r2, r2
 80026f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f006 ffce 	bl	8009696 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4618      	mov	r0, r3
 8002700:	f005 f922 	bl	8007948 <USB_ReadInterrupts>
 8002704:	4603      	mov	r3, r0
 8002706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800270a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800270e:	d10b      	bne.n	8002728 <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002718:	b29a      	uxth	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002722:	b292      	uxth	r2, r2
 8002724:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002728:	bf00      	nop
 800272a:	3720      	adds	r7, #32
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	460b      	mov	r3, r1
 800273a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <HAL_PCD_SetAddress+0x1a>
 8002746:	2302      	movs	r3, #2
 8002748:	e013      	b.n	8002772 <HAL_PCD_SetAddress+0x42>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	78fa      	ldrb	r2, [r7, #3]
 8002756:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	78fa      	ldrb	r2, [r7, #3]
 8002760:	4611      	mov	r1, r2
 8002762:	4618      	mov	r0, r3
 8002764:	f005 f8c9 	bl	80078fa <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	4608      	mov	r0, r1
 8002784:	4611      	mov	r1, r2
 8002786:	461a      	mov	r2, r3
 8002788:	4603      	mov	r3, r0
 800278a:	70fb      	strb	r3, [r7, #3]
 800278c:	460b      	mov	r3, r1
 800278e:	803b      	strh	r3, [r7, #0]
 8002790:	4613      	mov	r3, r2
 8002792:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002794:	2300      	movs	r3, #0
 8002796:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002798:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800279c:	2b00      	cmp	r3, #0
 800279e:	da0e      	bge.n	80027be <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027a0:	78fb      	ldrb	r3, [r7, #3]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	1c5a      	adds	r2, r3, #1
 80027a8:	4613      	mov	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	4413      	add	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2201      	movs	r2, #1
 80027ba:	705a      	strb	r2, [r3, #1]
 80027bc:	e00e      	b.n	80027dc <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027be:	78fb      	ldrb	r3, [r7, #3]
 80027c0:	f003 0207 	and.w	r2, r3, #7
 80027c4:	4613      	mov	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	4413      	add	r3, r2
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	4413      	add	r3, r2
 80027d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2200      	movs	r2, #0
 80027da:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80027dc:	78fb      	ldrb	r3, [r7, #3]
 80027de:	f003 0307 	and.w	r3, r3, #7
 80027e2:	b2da      	uxtb	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80027e8:	883a      	ldrh	r2, [r7, #0]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	78ba      	ldrb	r2, [r7, #2]
 80027f2:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	785b      	ldrb	r3, [r3, #1]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d004      	beq.n	8002806 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	b29a      	uxth	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002806:	78bb      	ldrb	r3, [r7, #2]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d102      	bne.n	8002812 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2200      	movs	r2, #0
 8002810:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002818:	2b01      	cmp	r3, #1
 800281a:	d101      	bne.n	8002820 <HAL_PCD_EP_Open+0xa6>
 800281c:	2302      	movs	r3, #2
 800281e:	e00e      	b.n	800283e <HAL_PCD_EP_Open+0xc4>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68f9      	ldr	r1, [r7, #12]
 800282e:	4618      	mov	r0, r3
 8002830:	f002 fbd8 	bl	8004fe4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800283c:	7afb      	ldrb	r3, [r7, #11]
}
 800283e:	4618      	mov	r0, r3
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b084      	sub	sp, #16
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
 800284e:	460b      	mov	r3, r1
 8002850:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002852:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002856:	2b00      	cmp	r3, #0
 8002858:	da0e      	bge.n	8002878 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800285a:	78fb      	ldrb	r3, [r7, #3]
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	1c5a      	adds	r2, r3, #1
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	4413      	add	r3, r2
 800286e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2201      	movs	r2, #1
 8002874:	705a      	strb	r2, [r3, #1]
 8002876:	e00e      	b.n	8002896 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002878:	78fb      	ldrb	r3, [r7, #3]
 800287a:	f003 0207 	and.w	r2, r3, #7
 800287e:	4613      	mov	r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4413      	add	r3, r2
 8002884:	00db      	lsls	r3, r3, #3
 8002886:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	4413      	add	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002896:	78fb      	ldrb	r3, [r7, #3]
 8002898:	f003 0307 	and.w	r3, r3, #7
 800289c:	b2da      	uxtb	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <HAL_PCD_EP_Close+0x6a>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e00e      	b.n	80028ce <HAL_PCD_EP_Close+0x88>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68f9      	ldr	r1, [r7, #12]
 80028be:	4618      	mov	r0, r3
 80028c0:	f002 fefa 	bl	80056b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b086      	sub	sp, #24
 80028da:	af00      	add	r7, sp, #0
 80028dc:	60f8      	str	r0, [r7, #12]
 80028de:	607a      	str	r2, [r7, #4]
 80028e0:	603b      	str	r3, [r7, #0]
 80028e2:	460b      	mov	r3, r1
 80028e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028e6:	7afb      	ldrb	r3, [r7, #11]
 80028e8:	f003 0207 	and.w	r2, r3, #7
 80028ec:	4613      	mov	r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	4413      	add	r3, r2
 80028f2:	00db      	lsls	r3, r3, #3
 80028f4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	4413      	add	r3, r2
 80028fc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	2200      	movs	r2, #0
 800290e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	2200      	movs	r2, #0
 8002914:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002916:	7afb      	ldrb	r3, [r7, #11]
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	b2da      	uxtb	r2, r3
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002922:	7afb      	ldrb	r3, [r7, #11]
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	2b00      	cmp	r3, #0
 800292a:	d106      	bne.n	800293a <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6979      	ldr	r1, [r7, #20]
 8002932:	4618      	mov	r0, r3
 8002934:	f003 f8ac 	bl	8005a90 <USB_EPStartXfer>
 8002938:	e005      	b.n	8002946 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6979      	ldr	r1, [r7, #20]
 8002940:	4618      	mov	r0, r3
 8002942:	f003 f8a5 	bl	8005a90 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	460b      	mov	r3, r1
 800295a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800295c:	78fb      	ldrb	r3, [r7, #3]
 800295e:	f003 0207 	and.w	r2, r3, #7
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4413      	add	r3, r2
 800296a:	00db      	lsls	r3, r3, #3
 800296c:	440b      	add	r3, r1
 800296e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002972:	681b      	ldr	r3, [r3, #0]
}
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr

0800297e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b086      	sub	sp, #24
 8002982:	af00      	add	r7, sp, #0
 8002984:	60f8      	str	r0, [r7, #12]
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	603b      	str	r3, [r7, #0]
 800298a:	460b      	mov	r3, r1
 800298c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800298e:	7afb      	ldrb	r3, [r7, #11]
 8002990:	f003 0307 	and.w	r3, r3, #7
 8002994:	1c5a      	adds	r2, r3, #1
 8002996:	4613      	mov	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	00db      	lsls	r3, r3, #3
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	4413      	add	r3, r2
 80029a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	2200      	movs	r2, #0
 80029c2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	2201      	movs	r2, #1
 80029c8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029ca:	7afb      	ldrb	r3, [r7, #11]
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	b2da      	uxtb	r2, r3
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80029d6:	7afb      	ldrb	r3, [r7, #11]
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d106      	bne.n	80029ee <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6979      	ldr	r1, [r7, #20]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f003 f852 	bl	8005a90 <USB_EPStartXfer>
 80029ec:	e005      	b.n	80029fa <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6979      	ldr	r1, [r7, #20]
 80029f4:	4618      	mov	r0, r3
 80029f6:	f003 f84b 	bl	8005a90 <USB_EPStartXfer>
  }

  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002a10:	78fb      	ldrb	r3, [r7, #3]
 8002a12:	f003 0207 	and.w	r2, r3, #7
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d901      	bls.n	8002a22 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e04c      	b.n	8002abc <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002a22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	da0e      	bge.n	8002a48 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a2a:	78fb      	ldrb	r3, [r7, #3]
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	00db      	lsls	r3, r3, #3
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2201      	movs	r2, #1
 8002a44:	705a      	strb	r2, [r3, #1]
 8002a46:	e00c      	b.n	8002a62 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002a48:	78fa      	ldrb	r2, [r7, #3]
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	00db      	lsls	r3, r3, #3
 8002a52:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	4413      	add	r3, r2
 8002a5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2201      	movs	r2, #1
 8002a66:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	f003 0307 	and.w	r3, r3, #7
 8002a6e:	b2da      	uxtb	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d101      	bne.n	8002a82 <HAL_PCD_EP_SetStall+0x7e>
 8002a7e:	2302      	movs	r3, #2
 8002a80:	e01c      	b.n	8002abc <HAL_PCD_EP_SetStall+0xb8>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2201      	movs	r2, #1
 8002a86:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68f9      	ldr	r1, [r7, #12]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f004 fe35 	bl	8007700 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a96:	78fb      	ldrb	r3, [r7, #3]
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d108      	bne.n	8002ab2 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4610      	mov	r0, r2
 8002aae:	f004 ff5a 	bl	8007966 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3710      	adds	r7, #16
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	460b      	mov	r3, r1
 8002ace:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002ad0:	78fb      	ldrb	r3, [r7, #3]
 8002ad2:	f003 020f 	and.w	r2, r3, #15
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d901      	bls.n	8002ae2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e040      	b.n	8002b64 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ae2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	da0e      	bge.n	8002b08 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	4613      	mov	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	4413      	add	r3, r2
 8002afe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2201      	movs	r2, #1
 8002b04:	705a      	strb	r2, [r3, #1]
 8002b06:	e00e      	b.n	8002b26 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b08:	78fb      	ldrb	r3, [r7, #3]
 8002b0a:	f003 0207 	and.w	r2, r3, #7
 8002b0e:	4613      	mov	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4413      	add	r3, r2
 8002b14:	00db      	lsls	r3, r3, #3
 8002b16:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b2c:	78fb      	ldrb	r3, [r7, #3]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	b2da      	uxtb	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d101      	bne.n	8002b46 <HAL_PCD_EP_ClrStall+0x82>
 8002b42:	2302      	movs	r3, #2
 8002b44:	e00e      	b.n	8002b64 <HAL_PCD_EP_ClrStall+0xa0>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68f9      	ldr	r1, [r7, #12]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f004 fe23 	bl	80077a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08e      	sub	sp, #56	; 0x38
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002b74:	e2ec      	b.n	8003150 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b7e:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002b80:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	f003 030f 	and.w	r3, r3, #15
 8002b88:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002b8c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f040 8161 	bne.w	8002e58 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002b96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002b98:	f003 0310 	and.w	r3, r3, #16
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d152      	bne.n	8002c46 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	881b      	ldrh	r3, [r3, #0]
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002bac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bb0:	81fb      	strh	r3, [r7, #14]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	89fb      	ldrh	r3, [r7, #14]
 8002bb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3328      	adds	r3, #40	; 0x28
 8002bc8:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	4413      	add	r3, r2
 8002bde:	3302      	adds	r3, #2
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	4413      	add	r3, r2
 8002be8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf8:	695a      	ldr	r2, [r3, #20]
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	441a      	add	r2, r3
 8002c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c02:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002c04:	2100      	movs	r1, #0
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f006 fd2b 	bl	8009662 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 829b 	beq.w	8003150 <PCD_EP_ISR_Handler+0x5e4>
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f040 8296 	bne.w	8003150 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	b292      	uxth	r2, r2
 8002c38:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002c44:	e284      	b.n	8003150 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002c4c:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002c56:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002c58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d034      	beq.n	8002cca <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	00db      	lsls	r3, r3, #3
 8002c72:	4413      	add	r3, r2
 8002c74:	3306      	adds	r3, #6
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	6812      	ldr	r2, [r2, #0]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c82:	881b      	ldrh	r3, [r3, #0]
 8002c84:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6818      	ldr	r0, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c98:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	f004 feb1 	bl	8007a06 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	823b      	strh	r3, [r7, #16]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	8a3a      	ldrh	r2, [r7, #16]
 8002cba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002cbe:	b292      	uxth	r2, r2
 8002cc0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f006 fca0 	bl	8009608 <HAL_PCD_SetupStageCallback>
 8002cc8:	e242      	b.n	8003150 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002cca:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f280 823e 	bge.w	8003150 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	881b      	ldrh	r3, [r3, #0]
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	83bb      	strh	r3, [r7, #28]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	8bba      	ldrh	r2, [r7, #28]
 8002cea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002cee:	b292      	uxth	r2, r2
 8002cf0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	4413      	add	r3, r2
 8002d06:	3306      	adds	r3, #6
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6812      	ldr	r2, [r2, #0]
 8002d0e:	4413      	add	r3, r2
 8002d10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d14:	881b      	ldrh	r3, [r3, #0]
 8002d16:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d20:	69db      	ldr	r3, [r3, #28]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d019      	beq.n	8002d5a <PCD_EP_ISR_Handler+0x1ee>
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d015      	beq.n	8002d5a <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d34:	6959      	ldr	r1, [r3, #20]
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	f004 fe61 	bl	8007a06 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d46:	695a      	ldr	r2, [r3, #20]
 8002d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	441a      	add	r2, r3
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d50:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002d52:	2100      	movs	r1, #0
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f006 fc69 	bl	800962c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f040 81f2 	bne.w	8003150 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	4413      	add	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d112      	bne.n	8002dba <PCD_EP_ISR_Handler+0x24e>
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	881b      	ldrh	r3, [r3, #0]
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	801a      	strh	r2, [r3, #0]
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	801a      	strh	r2, [r3, #0]
 8002db8:	e02f      	b.n	8002e1a <PCD_EP_ISR_Handler+0x2ae>
 8002dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	2b3e      	cmp	r3, #62	; 0x3e
 8002dc0:	d813      	bhi.n	8002dea <PCD_EP_ISR_Handler+0x27e>
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	085b      	lsrs	r3, r3, #1
 8002dc8:	633b      	str	r3, [r7, #48]	; 0x30
 8002dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d002      	beq.n	8002ddc <PCD_EP_ISR_Handler+0x270>
 8002dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd8:	3301      	adds	r3, #1
 8002dda:	633b      	str	r3, [r7, #48]	; 0x30
 8002ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	029b      	lsls	r3, r3, #10
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	801a      	strh	r2, [r3, #0]
 8002de8:	e017      	b.n	8002e1a <PCD_EP_ISR_Handler+0x2ae>
 8002dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	095b      	lsrs	r3, r3, #5
 8002df0:	633b      	str	r3, [r7, #48]	; 0x30
 8002df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	f003 031f 	and.w	r3, r3, #31
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d102      	bne.n	8002e04 <PCD_EP_ISR_Handler+0x298>
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e00:	3b01      	subs	r3, #1
 8002e02:	633b      	str	r3, [r7, #48]	; 0x30
 8002e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	029b      	lsls	r3, r3, #10
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	881b      	ldrh	r3, [r3, #0]
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e2a:	827b      	strh	r3, [r7, #18]
 8002e2c:	8a7b      	ldrh	r3, [r7, #18]
 8002e2e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002e32:	827b      	strh	r3, [r7, #18]
 8002e34:	8a7b      	ldrh	r3, [r7, #18]
 8002e36:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002e3a:	827b      	strh	r3, [r7, #18]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	8a7b      	ldrh	r3, [r7, #18]
 8002e42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002e46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002e4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	8013      	strh	r3, [r2, #0]
 8002e56:	e17b      	b.n	8003150 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4413      	add	r3, r2
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002e6a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f280 80ea 	bge.w	8003048 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	4413      	add	r3, r2
 8002e82:	881b      	ldrh	r3, [r3, #0]
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	853b      	strh	r3, [r7, #40]	; 0x28
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	4413      	add	r3, r2
 8002e9c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002e9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ea2:	b292      	uxth	r2, r2
 8002ea4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002ea6:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002eaa:	4613      	mov	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4413      	add	r3, r2
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebe:	7b1b      	ldrb	r3, [r3, #12]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d122      	bne.n	8002f0a <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	461a      	mov	r2, r3
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	4413      	add	r3, r2
 8002ed8:	3306      	adds	r3, #6
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6812      	ldr	r2, [r2, #0]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002eec:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8002eee:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	f000 8087 	beq.w	8003004 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6818      	ldr	r0, [r3, #0]
 8002efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efc:	6959      	ldr	r1, [r3, #20]
 8002efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f00:	88da      	ldrh	r2, [r3, #6]
 8002f02:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002f04:	f004 fd7f 	bl	8007a06 <USB_ReadPMA>
 8002f08:	e07c      	b.n	8003004 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0c:	78db      	ldrb	r3, [r3, #3]
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d108      	bne.n	8002f24 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002f12:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002f14:	461a      	mov	r2, r3
 8002f16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 f927 	bl	800316c <HAL_PCD_EP_DB_Receive>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002f22:	e06f      	b.n	8003004 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	461a      	mov	r2, r3
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	881b      	ldrh	r3, [r3, #0]
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f3e:	847b      	strh	r3, [r7, #34]	; 0x22
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	441a      	add	r2, r3
 8002f4e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002f50:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002f54:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f5c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	881b      	ldrh	r3, [r3, #0]
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d021      	beq.n	8002fc2 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	461a      	mov	r2, r3
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	4413      	add	r3, r2
 8002f92:	3302      	adds	r3, #2
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	6812      	ldr	r2, [r2, #0]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fa6:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002fa8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d02a      	beq.n	8003004 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6818      	ldr	r0, [r3, #0]
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb4:	6959      	ldr	r1, [r3, #20]
 8002fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb8:	891a      	ldrh	r2, [r3, #8]
 8002fba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002fbc:	f004 fd23 	bl	8007a06 <USB_ReadPMA>
 8002fc0:	e020      	b.n	8003004 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4413      	add	r3, r2
 8002fd6:	3306      	adds	r3, #6
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6812      	ldr	r2, [r2, #0]
 8002fde:	4413      	add	r3, r2
 8002fe0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fea:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002fec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6818      	ldr	r0, [r3, #0]
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	6959      	ldr	r1, [r3, #20]
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffc:	895a      	ldrh	r2, [r3, #10]
 8002ffe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003000:	f004 fd01 	bl	8007a06 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003006:	69da      	ldr	r2, [r3, #28]
 8003008:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800300a:	441a      	add	r2, r3
 800300c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003012:	695a      	ldr	r2, [r3, #20]
 8003014:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003016:	441a      	add	r2, r3
 8003018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800301c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d004      	beq.n	800302e <PCD_EP_ISR_Handler+0x4c2>
 8003024:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	429a      	cmp	r2, r3
 800302c:	d206      	bcs.n	800303c <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800302e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	4619      	mov	r1, r3
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f006 faf9 	bl	800962c <HAL_PCD_DataOutStageCallback>
 800303a:	e005      	b.n	8003048 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003042:	4618      	mov	r0, r3
 8003044:	f002 fd24 	bl	8005a90 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003048:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800304a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304e:	2b00      	cmp	r3, #0
 8003050:	d07e      	beq.n	8003150 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8003052:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003056:	1c5a      	adds	r2, r3, #1
 8003058:	4613      	mov	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	4413      	add	r3, r2
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	4413      	add	r3, r2
 8003064:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	461a      	mov	r2, r3
 800306c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	881b      	ldrh	r3, [r3, #0]
 8003076:	b29b      	uxth	r3, r3
 8003078:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800307c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003080:	843b      	strh	r3, [r7, #32]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	461a      	mov	r2, r3
 8003088:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	441a      	add	r2, r3
 8003090:	8c3b      	ldrh	r3, [r7, #32]
 8003092:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003096:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800309a:	b29b      	uxth	r3, r3
 800309c:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	78db      	ldrb	r3, [r3, #3]
 80030a2:	2b03      	cmp	r3, #3
 80030a4:	d00c      	beq.n	80030c0 <PCD_EP_ISR_Handler+0x554>
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	78db      	ldrb	r3, [r3, #3]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d008      	beq.n	80030c0 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80030ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b0:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d146      	bne.n	8003144 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80030b6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80030b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d141      	bne.n	8003144 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	461a      	mov	r2, r3
 80030cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	4413      	add	r3, r2
 80030d4:	3302      	adds	r3, #2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	6812      	ldr	r2, [r2, #0]
 80030dc:	4413      	add	r3, r2
 80030de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030e2:	881b      	ldrh	r3, [r3, #0]
 80030e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030e8:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	699a      	ldr	r2, [r3, #24]
 80030ee:	8bfb      	ldrh	r3, [r7, #30]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d906      	bls.n	8003102 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	699a      	ldr	r2, [r3, #24]
 80030f8:	8bfb      	ldrh	r3, [r7, #30]
 80030fa:	1ad2      	subs	r2, r2, r3
 80030fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fe:	619a      	str	r2, [r3, #24]
 8003100:	e002      	b.n	8003108 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	2200      	movs	r2, #0
 8003106:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d106      	bne.n	800311e <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	4619      	mov	r1, r3
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f006 faa3 	bl	8009662 <HAL_PCD_DataInStageCallback>
 800311c:	e018      	b.n	8003150 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 800311e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003120:	695a      	ldr	r2, [r3, #20]
 8003122:	8bfb      	ldrh	r3, [r7, #30]
 8003124:	441a      	add	r2, r3
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	69da      	ldr	r2, [r3, #28]
 800312e:	8bfb      	ldrh	r3, [r7, #30]
 8003130:	441a      	add	r2, r3
 8003132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003134:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800313c:	4618      	mov	r0, r3
 800313e:	f002 fca7 	bl	8005a90 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8003142:	e005      	b.n	8003150 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003144:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003146:	461a      	mov	r2, r3
 8003148:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f91b 	bl	8003386 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003158:	b29b      	uxth	r3, r3
 800315a:	b21b      	sxth	r3, r3
 800315c:	2b00      	cmp	r3, #0
 800315e:	f6ff ad0a 	blt.w	8002b76 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3738      	adds	r7, #56	; 0x38
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	4613      	mov	r3, r2
 8003178:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800317a:	88fb      	ldrh	r3, [r7, #6]
 800317c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d07e      	beq.n	8003282 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800318c:	b29b      	uxth	r3, r3
 800318e:	461a      	mov	r2, r3
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	00db      	lsls	r3, r3, #3
 8003196:	4413      	add	r3, r2
 8003198:	3302      	adds	r3, #2
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	4413      	add	r3, r2
 80031a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80031a6:	881b      	ldrh	r3, [r3, #0]
 80031a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031ac:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	699a      	ldr	r2, [r3, #24]
 80031b2:	8b7b      	ldrh	r3, [r7, #26]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d306      	bcc.n	80031c6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	699a      	ldr	r2, [r3, #24]
 80031bc:	8b7b      	ldrh	r3, [r7, #26]
 80031be:	1ad2      	subs	r2, r2, r3
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	619a      	str	r2, [r3, #24]
 80031c4:	e002      	b.n	80031cc <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2200      	movs	r2, #0
 80031ca:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d123      	bne.n	800321c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	461a      	mov	r2, r3
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4413      	add	r3, r2
 80031e2:	881b      	ldrh	r3, [r3, #0]
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ee:	833b      	strh	r3, [r7, #24]
 80031f0:	8b3b      	ldrh	r3, [r7, #24]
 80031f2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80031f6:	833b      	strh	r3, [r7, #24]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	461a      	mov	r2, r3
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	441a      	add	r2, r3
 8003206:	8b3b      	ldrh	r3, [r7, #24]
 8003208:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800320c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003210:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003218:	b29b      	uxth	r3, r3
 800321a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800321c:	88fb      	ldrh	r3, [r7, #6]
 800321e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003222:	2b00      	cmp	r3, #0
 8003224:	d01f      	beq.n	8003266 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	461a      	mov	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4413      	add	r3, r2
 8003234:	881b      	ldrh	r3, [r3, #0]
 8003236:	b29b      	uxth	r3, r3
 8003238:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800323c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003240:	82fb      	strh	r3, [r7, #22]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	461a      	mov	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	441a      	add	r2, r3
 8003250:	8afb      	ldrh	r3, [r7, #22]
 8003252:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003256:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800325a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800325e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003262:	b29b      	uxth	r3, r3
 8003264:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003266:	8b7b      	ldrh	r3, [r7, #26]
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 8087 	beq.w	800337c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6818      	ldr	r0, [r3, #0]
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	6959      	ldr	r1, [r3, #20]
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	891a      	ldrh	r2, [r3, #8]
 800327a:	8b7b      	ldrh	r3, [r7, #26]
 800327c:	f004 fbc3 	bl	8007a06 <USB_ReadPMA>
 8003280:	e07c      	b.n	800337c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800328a:	b29b      	uxth	r3, r3
 800328c:	461a      	mov	r2, r3
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	4413      	add	r3, r2
 8003296:	3306      	adds	r3, #6
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	6812      	ldr	r2, [r2, #0]
 800329e:	4413      	add	r3, r2
 80032a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032a4:	881b      	ldrh	r3, [r3, #0]
 80032a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032aa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	699a      	ldr	r2, [r3, #24]
 80032b0:	8b7b      	ldrh	r3, [r7, #26]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d306      	bcc.n	80032c4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	699a      	ldr	r2, [r3, #24]
 80032ba:	8b7b      	ldrh	r3, [r7, #26]
 80032bc:	1ad2      	subs	r2, r2, r3
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	619a      	str	r2, [r3, #24]
 80032c2:	e002      	b.n	80032ca <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2200      	movs	r2, #0
 80032c8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d123      	bne.n	800331a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	4413      	add	r3, r2
 80032e0:	881b      	ldrh	r3, [r3, #0]
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ec:	83fb      	strh	r3, [r7, #30]
 80032ee:	8bfb      	ldrh	r3, [r7, #30]
 80032f0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80032f4:	83fb      	strh	r3, [r7, #30]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	441a      	add	r2, r3
 8003304:	8bfb      	ldrh	r3, [r7, #30]
 8003306:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800330a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800330e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003316:	b29b      	uxth	r3, r3
 8003318:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003320:	2b00      	cmp	r3, #0
 8003322:	d11f      	bne.n	8003364 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	461a      	mov	r2, r3
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	881b      	ldrh	r3, [r3, #0]
 8003334:	b29b      	uxth	r3, r3
 8003336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800333a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800333e:	83bb      	strh	r3, [r7, #28]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	441a      	add	r2, r3
 800334e:	8bbb      	ldrh	r3, [r7, #28]
 8003350:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003354:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003358:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800335c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003360:	b29b      	uxth	r3, r3
 8003362:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003364:	8b7b      	ldrh	r3, [r7, #26]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d008      	beq.n	800337c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6818      	ldr	r0, [r3, #0]
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	6959      	ldr	r1, [r3, #20]
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	895a      	ldrh	r2, [r3, #10]
 8003376:	8b7b      	ldrh	r3, [r7, #26]
 8003378:	f004 fb45 	bl	8007a06 <USB_ReadPMA>
    }
  }

  return count;
 800337c:	8b7b      	ldrh	r3, [r7, #26]
}
 800337e:	4618      	mov	r0, r3
 8003380:	3720      	adds	r7, #32
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b0a2      	sub	sp, #136	; 0x88
 800338a:	af00      	add	r7, sp, #0
 800338c:	60f8      	str	r0, [r7, #12]
 800338e:	60b9      	str	r1, [r7, #8]
 8003390:	4613      	mov	r3, r2
 8003392:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003394:	88fb      	ldrh	r3, [r7, #6]
 8003396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 81c7 	beq.w	800372e <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	461a      	mov	r2, r3
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	00db      	lsls	r3, r3, #3
 80033b2:	4413      	add	r3, r2
 80033b4:	3302      	adds	r3, #2
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	4413      	add	r3, r2
 80033be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033c8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	699a      	ldr	r2, [r3, #24]
 80033d0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d907      	bls.n	80033e8 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	699a      	ldr	r2, [r3, #24]
 80033dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80033e0:	1ad2      	subs	r2, r2, r3
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	619a      	str	r2, [r3, #24]
 80033e6:	e002      	b.n	80033ee <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	2200      	movs	r2, #0
 80033ec:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	f040 80b9 	bne.w	800356a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	785b      	ldrb	r3, [r3, #1]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d126      	bne.n	800344e <HAL_PCD_EP_DB_Transmit+0xc8>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	62bb      	str	r3, [r7, #40]	; 0x28
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800340e:	b29b      	uxth	r3, r3
 8003410:	461a      	mov	r2, r3
 8003412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003414:	4413      	add	r3, r2
 8003416:	62bb      	str	r3, [r7, #40]	; 0x28
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	011a      	lsls	r2, r3, #4
 800341e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003420:	4413      	add	r3, r2
 8003422:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003426:	627b      	str	r3, [r7, #36]	; 0x24
 8003428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342a:	881b      	ldrh	r3, [r3, #0]
 800342c:	b29b      	uxth	r3, r3
 800342e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003432:	b29a      	uxth	r2, r3
 8003434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003436:	801a      	strh	r2, [r3, #0]
 8003438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343a:	881b      	ldrh	r3, [r3, #0]
 800343c:	b29b      	uxth	r3, r3
 800343e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003442:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003446:	b29a      	uxth	r2, r3
 8003448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344a:	801a      	strh	r2, [r3, #0]
 800344c:	e01a      	b.n	8003484 <HAL_PCD_EP_DB_Transmit+0xfe>
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	785b      	ldrb	r3, [r3, #1]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d116      	bne.n	8003484 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	633b      	str	r3, [r7, #48]	; 0x30
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003464:	b29b      	uxth	r3, r3
 8003466:	461a      	mov	r2, r3
 8003468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800346a:	4413      	add	r3, r2
 800346c:	633b      	str	r3, [r7, #48]	; 0x30
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	011a      	lsls	r2, r3, #4
 8003474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003476:	4413      	add	r3, r2
 8003478:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800347c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800347e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003480:	2200      	movs	r2, #0
 8003482:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	623b      	str	r3, [r7, #32]
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	785b      	ldrb	r3, [r3, #1]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d126      	bne.n	80034e0 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	61bb      	str	r3, [r7, #24]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	461a      	mov	r2, r3
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	4413      	add	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	011a      	lsls	r2, r3, #4
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	4413      	add	r3, r2
 80034b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	801a      	strh	r2, [r3, #0]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	881b      	ldrh	r3, [r3, #0]
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034d8:	b29a      	uxth	r2, r3
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	801a      	strh	r2, [r3, #0]
 80034de:	e017      	b.n	8003510 <HAL_PCD_EP_DB_Transmit+0x18a>
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	785b      	ldrb	r3, [r3, #1]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d113      	bne.n	8003510 <HAL_PCD_EP_DB_Transmit+0x18a>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	461a      	mov	r2, r3
 80034f4:	6a3b      	ldr	r3, [r7, #32]
 80034f6:	4413      	add	r3, r2
 80034f8:	623b      	str	r3, [r7, #32]
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	011a      	lsls	r2, r3, #4
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	4413      	add	r3, r2
 8003504:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003508:	61fb      	str	r3, [r7, #28]
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	2200      	movs	r2, #0
 800350e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	4619      	mov	r1, r3
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f006 f8a3 	bl	8009662 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800351c:	88fb      	ldrh	r3, [r7, #6]
 800351e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 82d4 	beq.w	8003ad0 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	461a      	mov	r2, r3
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	881b      	ldrh	r3, [r3, #0]
 8003538:	b29b      	uxth	r3, r3
 800353a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800353e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003542:	827b      	strh	r3, [r7, #18]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	461a      	mov	r2, r3
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	441a      	add	r2, r3
 8003552:	8a7b      	ldrh	r3, [r7, #18]
 8003554:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003558:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800355c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003564:	b29b      	uxth	r3, r3
 8003566:	8013      	strh	r3, [r2, #0]
 8003568:	e2b2      	b.n	8003ad0 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800356a:	88fb      	ldrh	r3, [r7, #6]
 800356c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d021      	beq.n	80035b8 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	461a      	mov	r2, r3
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	b29b      	uxth	r3, r3
 8003586:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800358a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800358e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	461a      	mov	r2, r3
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	441a      	add	r2, r3
 80035a0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80035a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80035be:	2b01      	cmp	r3, #1
 80035c0:	f040 8286 	bne.w	8003ad0 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	695a      	ldr	r2, [r3, #20]
 80035c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80035cc:	441a      	add	r2, r3
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	69da      	ldr	r2, [r3, #28]
 80035d6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80035da:	441a      	add	r2, r3
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	6a1a      	ldr	r2, [r3, #32]
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d309      	bcc.n	8003600 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	691b      	ldr	r3, [r3, #16]
 80035f0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	6a1a      	ldr	r2, [r3, #32]
 80035f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035f8:	1ad2      	subs	r2, r2, r3
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	621a      	str	r2, [r3, #32]
 80035fe:	e015      	b.n	800362c <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d107      	bne.n	8003618 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8003608:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800360c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003616:	e009      	b.n	800362c <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	2200      	movs	r2, #0
 800362a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	785b      	ldrb	r3, [r3, #1]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d155      	bne.n	80036e0 <HAL_PCD_EP_DB_Transmit+0x35a>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	63bb      	str	r3, [r7, #56]	; 0x38
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003642:	b29b      	uxth	r3, r3
 8003644:	461a      	mov	r2, r3
 8003646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003648:	4413      	add	r3, r2
 800364a:	63bb      	str	r3, [r7, #56]	; 0x38
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	011a      	lsls	r2, r3, #4
 8003652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003654:	4413      	add	r3, r2
 8003656:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800365a:	637b      	str	r3, [r7, #52]	; 0x34
 800365c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800365e:	2b00      	cmp	r3, #0
 8003660:	d112      	bne.n	8003688 <HAL_PCD_EP_DB_Transmit+0x302>
 8003662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	b29b      	uxth	r3, r3
 8003668:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800366c:	b29a      	uxth	r2, r3
 800366e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003670:	801a      	strh	r2, [r3, #0]
 8003672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003674:	881b      	ldrh	r3, [r3, #0]
 8003676:	b29b      	uxth	r3, r3
 8003678:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800367c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003680:	b29a      	uxth	r2, r3
 8003682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003684:	801a      	strh	r2, [r3, #0]
 8003686:	e047      	b.n	8003718 <HAL_PCD_EP_DB_Transmit+0x392>
 8003688:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800368a:	2b3e      	cmp	r3, #62	; 0x3e
 800368c:	d811      	bhi.n	80036b2 <HAL_PCD_EP_DB_Transmit+0x32c>
 800368e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003690:	085b      	lsrs	r3, r3, #1
 8003692:	64bb      	str	r3, [r7, #72]	; 0x48
 8003694:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <HAL_PCD_EP_DB_Transmit+0x31e>
 800369e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036a0:	3301      	adds	r3, #1
 80036a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80036a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	029b      	lsls	r3, r3, #10
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036ae:	801a      	strh	r2, [r3, #0]
 80036b0:	e032      	b.n	8003718 <HAL_PCD_EP_DB_Transmit+0x392>
 80036b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036b4:	095b      	lsrs	r3, r3, #5
 80036b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80036b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036ba:	f003 031f 	and.w	r3, r3, #31
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d102      	bne.n	80036c8 <HAL_PCD_EP_DB_Transmit+0x342>
 80036c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036c4:	3b01      	subs	r3, #1
 80036c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80036c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	029b      	lsls	r3, r3, #10
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036d8:	b29a      	uxth	r2, r3
 80036da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036dc:	801a      	strh	r2, [r3, #0]
 80036de:	e01b      	b.n	8003718 <HAL_PCD_EP_DB_Transmit+0x392>
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	785b      	ldrb	r3, [r3, #1]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d117      	bne.n	8003718 <HAL_PCD_EP_DB_Transmit+0x392>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	643b      	str	r3, [r7, #64]	; 0x40
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	461a      	mov	r2, r3
 80036fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036fc:	4413      	add	r3, r2
 80036fe:	643b      	str	r3, [r7, #64]	; 0x40
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	011a      	lsls	r2, r3, #4
 8003706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003708:	4413      	add	r3, r2
 800370a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800370e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003710:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003712:	b29a      	uxth	r2, r3
 8003714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003716:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6818      	ldr	r0, [r3, #0]
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	6959      	ldr	r1, [r3, #20]
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	891a      	ldrh	r2, [r3, #8]
 8003724:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003726:	b29b      	uxth	r3, r3
 8003728:	f004 f928 	bl	800797c <USB_WritePMA>
 800372c:	e1d0      	b.n	8003ad0 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003736:	b29b      	uxth	r3, r3
 8003738:	461a      	mov	r2, r3
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	4413      	add	r3, r2
 8003742:	3306      	adds	r3, #6
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	4413      	add	r3, r2
 800374c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003750:	881b      	ldrh	r3, [r3, #0]
 8003752:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003756:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	699a      	ldr	r2, [r3, #24]
 800375e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003762:	429a      	cmp	r2, r3
 8003764:	d307      	bcc.n	8003776 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	699a      	ldr	r2, [r3, #24]
 800376a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800376e:	1ad2      	subs	r2, r2, r3
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	619a      	str	r2, [r3, #24]
 8003774:	e002      	b.n	800377c <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	2200      	movs	r2, #0
 800377a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	2b00      	cmp	r3, #0
 8003782:	f040 80c4 	bne.w	800390e <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	785b      	ldrb	r3, [r3, #1]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d126      	bne.n	80037dc <HAL_PCD_EP_DB_Transmit+0x456>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800379c:	b29b      	uxth	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037a2:	4413      	add	r3, r2
 80037a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	011a      	lsls	r2, r3, #4
 80037ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ae:	4413      	add	r3, r2
 80037b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80037b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80037b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037c4:	801a      	strh	r2, [r3, #0]
 80037c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037c8:	881b      	ldrh	r3, [r3, #0]
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037d8:	801a      	strh	r2, [r3, #0]
 80037da:	e01a      	b.n	8003812 <HAL_PCD_EP_DB_Transmit+0x48c>
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	785b      	ldrb	r3, [r3, #1]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d116      	bne.n	8003812 <HAL_PCD_EP_DB_Transmit+0x48c>
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	677b      	str	r3, [r7, #116]	; 0x74
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	461a      	mov	r2, r3
 80037f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037f8:	4413      	add	r3, r2
 80037fa:	677b      	str	r3, [r7, #116]	; 0x74
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	011a      	lsls	r2, r3, #4
 8003802:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003804:	4413      	add	r3, r2
 8003806:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800380a:	673b      	str	r3, [r7, #112]	; 0x70
 800380c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800380e:	2200      	movs	r2, #0
 8003810:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	67bb      	str	r3, [r7, #120]	; 0x78
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	785b      	ldrb	r3, [r3, #1]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d12f      	bne.n	8003880 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003830:	b29b      	uxth	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003838:	4413      	add	r3, r2
 800383a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	011a      	lsls	r2, r3, #4
 8003844:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003848:	4413      	add	r3, r2
 800384a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800384e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003852:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003856:	881b      	ldrh	r3, [r3, #0]
 8003858:	b29b      	uxth	r3, r3
 800385a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800385e:	b29a      	uxth	r2, r3
 8003860:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003864:	801a      	strh	r2, [r3, #0]
 8003866:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800386a:	881b      	ldrh	r3, [r3, #0]
 800386c:	b29b      	uxth	r3, r3
 800386e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003872:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003876:	b29a      	uxth	r2, r3
 8003878:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800387c:	801a      	strh	r2, [r3, #0]
 800387e:	e017      	b.n	80038b0 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	785b      	ldrb	r3, [r3, #1]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d113      	bne.n	80038b0 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003890:	b29b      	uxth	r3, r3
 8003892:	461a      	mov	r2, r3
 8003894:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003896:	4413      	add	r3, r2
 8003898:	67bb      	str	r3, [r7, #120]	; 0x78
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	011a      	lsls	r2, r3, #4
 80038a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038a2:	4413      	add	r3, r2
 80038a4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80038a8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80038aa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80038ac:	2200      	movs	r2, #0
 80038ae:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	4619      	mov	r1, r3
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f005 fed3 	bl	8009662 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80038bc:	88fb      	ldrh	r3, [r7, #6]
 80038be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f040 8104 	bne.w	8003ad0 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	461a      	mov	r2, r3
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	881b      	ldrh	r3, [r3, #0]
 80038d8:	b29b      	uxth	r3, r3
 80038da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038e2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	461a      	mov	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	441a      	add	r2, r3
 80038f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80038f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80038fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003900:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003908:	b29b      	uxth	r3, r3
 800390a:	8013      	strh	r3, [r2, #0]
 800390c:	e0e0      	b.n	8003ad0 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800390e:	88fb      	ldrh	r3, [r7, #6]
 8003910:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d121      	bne.n	800395c <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	461a      	mov	r2, r3
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	881b      	ldrh	r3, [r3, #0]
 8003928:	b29b      	uxth	r3, r3
 800392a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800392e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003932:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	441a      	add	r2, r3
 8003944:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003948:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800394c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003950:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003958:	b29b      	uxth	r3, r3
 800395a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003962:	2b01      	cmp	r3, #1
 8003964:	f040 80b4 	bne.w	8003ad0 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	695a      	ldr	r2, [r3, #20]
 800396c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003970:	441a      	add	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	69da      	ldr	r2, [r3, #28]
 800397a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800397e:	441a      	add	r2, r3
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	6a1a      	ldr	r2, [r3, #32]
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	429a      	cmp	r2, r3
 800398e:	d309      	bcc.n	80039a4 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	6a1a      	ldr	r2, [r3, #32]
 800399a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800399c:	1ad2      	subs	r2, r2, r3
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	621a      	str	r2, [r3, #32]
 80039a2:	e015      	b.n	80039d0 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d107      	bne.n	80039bc <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 80039ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80039b0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80039ba:	e009      	b.n	80039d0 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2200      	movs	r2, #0
 80039c6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	667b      	str	r3, [r7, #100]	; 0x64
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	785b      	ldrb	r3, [r3, #1]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d155      	bne.n	8003a8a <HAL_PCD_EP_DB_Transmit+0x704>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	461a      	mov	r2, r3
 80039f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039f2:	4413      	add	r3, r2
 80039f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	011a      	lsls	r2, r3, #4
 80039fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039fe:	4413      	add	r3, r2
 8003a00:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003a04:	65bb      	str	r3, [r7, #88]	; 0x58
 8003a06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d112      	bne.n	8003a32 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8003a0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a0e:	881b      	ldrh	r3, [r3, #0]
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a1a:	801a      	strh	r2, [r3, #0]
 8003a1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a1e:	881b      	ldrh	r3, [r3, #0]
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a2e:	801a      	strh	r2, [r3, #0]
 8003a30:	e044      	b.n	8003abc <HAL_PCD_EP_DB_Transmit+0x736>
 8003a32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a34:	2b3e      	cmp	r3, #62	; 0x3e
 8003a36:	d811      	bhi.n	8003a5c <HAL_PCD_EP_DB_Transmit+0x6d6>
 8003a38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a3a:	085b      	lsrs	r3, r3, #1
 8003a3c:	657b      	str	r3, [r7, #84]	; 0x54
 8003a3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d002      	beq.n	8003a4e <HAL_PCD_EP_DB_Transmit+0x6c8>
 8003a48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	657b      	str	r3, [r7, #84]	; 0x54
 8003a4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	029b      	lsls	r3, r3, #10
 8003a54:	b29a      	uxth	r2, r3
 8003a56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a58:	801a      	strh	r2, [r3, #0]
 8003a5a:	e02f      	b.n	8003abc <HAL_PCD_EP_DB_Transmit+0x736>
 8003a5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	657b      	str	r3, [r7, #84]	; 0x54
 8003a62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d102      	bne.n	8003a72 <HAL_PCD_EP_DB_Transmit+0x6ec>
 8003a6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	657b      	str	r3, [r7, #84]	; 0x54
 8003a72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	029b      	lsls	r3, r3, #10
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a86:	801a      	strh	r2, [r3, #0]
 8003a88:	e018      	b.n	8003abc <HAL_PCD_EP_DB_Transmit+0x736>
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	785b      	ldrb	r3, [r3, #1]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d114      	bne.n	8003abc <HAL_PCD_EP_DB_Transmit+0x736>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003aa0:	4413      	add	r3, r2
 8003aa2:	667b      	str	r3, [r7, #100]	; 0x64
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	011a      	lsls	r2, r3, #4
 8003aaa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003aac:	4413      	add	r3, r2
 8003aae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003ab2:	663b      	str	r3, [r7, #96]	; 0x60
 8003ab4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003aba:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6818      	ldr	r0, [r3, #0]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	6959      	ldr	r1, [r3, #20]
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	895a      	ldrh	r2, [r3, #10]
 8003ac8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	f003 ff56 	bl	800797c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4413      	add	r3, r2
 8003ade:	881b      	ldrh	r3, [r3, #0]
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ae6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003aea:	823b      	strh	r3, [r7, #16]
 8003aec:	8a3b      	ldrh	r3, [r7, #16]
 8003aee:	f083 0310 	eor.w	r3, r3, #16
 8003af2:	823b      	strh	r3, [r7, #16]
 8003af4:	8a3b      	ldrh	r3, [r7, #16]
 8003af6:	f083 0320 	eor.w	r3, r3, #32
 8003afa:	823b      	strh	r3, [r7, #16]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	461a      	mov	r2, r3
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	441a      	add	r2, r3
 8003b0a:	8a3b      	ldrh	r3, [r7, #16]
 8003b0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3788      	adds	r7, #136	; 0x88
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b087      	sub	sp, #28
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	60f8      	str	r0, [r7, #12]
 8003b32:	607b      	str	r3, [r7, #4]
 8003b34:	460b      	mov	r3, r1
 8003b36:	817b      	strh	r3, [r7, #10]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003b3c:	897b      	ldrh	r3, [r7, #10]
 8003b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00b      	beq.n	8003b60 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b48:	897b      	ldrh	r3, [r7, #10]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	1c5a      	adds	r2, r3, #1
 8003b50:	4613      	mov	r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	e009      	b.n	8003b74 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b60:	897a      	ldrh	r2, [r7, #10]
 8003b62:	4613      	mov	r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	4413      	add	r3, r2
 8003b68:	00db      	lsls	r3, r3, #3
 8003b6a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	4413      	add	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003b74:	893b      	ldrh	r3, [r7, #8]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d107      	bne.n	8003b8a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	80da      	strh	r2, [r3, #6]
 8003b88:	e00b      	b.n	8003ba2 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	0c1b      	lsrs	r3, r3, #16
 8003b9c:	b29a      	uxth	r2, r3
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	371c      	adds	r7, #28
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr
	...

08003bb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d101      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e272      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f000 8087 	beq.w	8003cde <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bd0:	4b92      	ldr	r3, [pc, #584]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f003 030c 	and.w	r3, r3, #12
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d00c      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bdc:	4b8f      	ldr	r3, [pc, #572]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f003 030c 	and.w	r3, r3, #12
 8003be4:	2b08      	cmp	r3, #8
 8003be6:	d112      	bne.n	8003c0e <HAL_RCC_OscConfig+0x5e>
 8003be8:	4b8c      	ldr	r3, [pc, #560]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bf4:	d10b      	bne.n	8003c0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf6:	4b89      	ldr	r3, [pc, #548]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d06c      	beq.n	8003cdc <HAL_RCC_OscConfig+0x12c>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d168      	bne.n	8003cdc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e24c      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c16:	d106      	bne.n	8003c26 <HAL_RCC_OscConfig+0x76>
 8003c18:	4b80      	ldr	r3, [pc, #512]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a7f      	ldr	r2, [pc, #508]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c22:	6013      	str	r3, [r2, #0]
 8003c24:	e02e      	b.n	8003c84 <HAL_RCC_OscConfig+0xd4>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10c      	bne.n	8003c48 <HAL_RCC_OscConfig+0x98>
 8003c2e:	4b7b      	ldr	r3, [pc, #492]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a7a      	ldr	r2, [pc, #488]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	4b78      	ldr	r3, [pc, #480]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a77      	ldr	r2, [pc, #476]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	e01d      	b.n	8003c84 <HAL_RCC_OscConfig+0xd4>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c50:	d10c      	bne.n	8003c6c <HAL_RCC_OscConfig+0xbc>
 8003c52:	4b72      	ldr	r3, [pc, #456]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a71      	ldr	r2, [pc, #452]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c5c:	6013      	str	r3, [r2, #0]
 8003c5e:	4b6f      	ldr	r3, [pc, #444]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a6e      	ldr	r2, [pc, #440]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c68:	6013      	str	r3, [r2, #0]
 8003c6a:	e00b      	b.n	8003c84 <HAL_RCC_OscConfig+0xd4>
 8003c6c:	4b6b      	ldr	r3, [pc, #428]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a6a      	ldr	r2, [pc, #424]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c76:	6013      	str	r3, [r2, #0]
 8003c78:	4b68      	ldr	r3, [pc, #416]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a67      	ldr	r2, [pc, #412]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003c7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d013      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8c:	f7fd f8b2 	bl	8000df4 <HAL_GetTick>
 8003c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c92:	e008      	b.n	8003ca6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c94:	f7fd f8ae 	bl	8000df4 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b64      	cmp	r3, #100	; 0x64
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e200      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca6:	4b5d      	ldr	r3, [pc, #372]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0f0      	beq.n	8003c94 <HAL_RCC_OscConfig+0xe4>
 8003cb2:	e014      	b.n	8003cde <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb4:	f7fd f89e 	bl	8000df4 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cbc:	f7fd f89a 	bl	8000df4 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b64      	cmp	r3, #100	; 0x64
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e1ec      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cce:	4b53      	ldr	r3, [pc, #332]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1f0      	bne.n	8003cbc <HAL_RCC_OscConfig+0x10c>
 8003cda:	e000      	b.n	8003cde <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d063      	beq.n	8003db2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cea:	4b4c      	ldr	r3, [pc, #304]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f003 030c 	and.w	r3, r3, #12
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00b      	beq.n	8003d0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003cf6:	4b49      	ldr	r3, [pc, #292]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f003 030c 	and.w	r3, r3, #12
 8003cfe:	2b08      	cmp	r3, #8
 8003d00:	d11c      	bne.n	8003d3c <HAL_RCC_OscConfig+0x18c>
 8003d02:	4b46      	ldr	r3, [pc, #280]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d116      	bne.n	8003d3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d0e:	4b43      	ldr	r3, [pc, #268]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d005      	beq.n	8003d26 <HAL_RCC_OscConfig+0x176>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d001      	beq.n	8003d26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e1c0      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d26:	4b3d      	ldr	r3, [pc, #244]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	4939      	ldr	r1, [pc, #228]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d3a:	e03a      	b.n	8003db2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d020      	beq.n	8003d86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d44:	4b36      	ldr	r3, [pc, #216]	; (8003e20 <HAL_RCC_OscConfig+0x270>)
 8003d46:	2201      	movs	r2, #1
 8003d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4a:	f7fd f853 	bl	8000df4 <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d50:	e008      	b.n	8003d64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d52:	f7fd f84f 	bl	8000df4 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d901      	bls.n	8003d64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e1a1      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d64:	4b2d      	ldr	r3, [pc, #180]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0f0      	beq.n	8003d52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d70:	4b2a      	ldr	r3, [pc, #168]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	00db      	lsls	r3, r3, #3
 8003d7e:	4927      	ldr	r1, [pc, #156]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	600b      	str	r3, [r1, #0]
 8003d84:	e015      	b.n	8003db2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d86:	4b26      	ldr	r3, [pc, #152]	; (8003e20 <HAL_RCC_OscConfig+0x270>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d8c:	f7fd f832 	bl	8000df4 <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d94:	f7fd f82e 	bl	8000df4 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e180      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003da6:	4b1d      	ldr	r3, [pc, #116]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1f0      	bne.n	8003d94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0308 	and.w	r3, r3, #8
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d03a      	beq.n	8003e34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d019      	beq.n	8003dfa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dc6:	4b17      	ldr	r3, [pc, #92]	; (8003e24 <HAL_RCC_OscConfig+0x274>)
 8003dc8:	2201      	movs	r2, #1
 8003dca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dcc:	f7fd f812 	bl	8000df4 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dd4:	f7fd f80e 	bl	8000df4 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e160      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003de6:	4b0d      	ldr	r3, [pc, #52]	; (8003e1c <HAL_RCC_OscConfig+0x26c>)
 8003de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d0f0      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003df2:	2001      	movs	r0, #1
 8003df4:	f000 fac4 	bl	8004380 <RCC_Delay>
 8003df8:	e01c      	b.n	8003e34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dfa:	4b0a      	ldr	r3, [pc, #40]	; (8003e24 <HAL_RCC_OscConfig+0x274>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e00:	f7fc fff8 	bl	8000df4 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e06:	e00f      	b.n	8003e28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e08:	f7fc fff4 	bl	8000df4 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d908      	bls.n	8003e28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e146      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
 8003e1a:	bf00      	nop
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	42420000 	.word	0x42420000
 8003e24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e28:	4b92      	ldr	r3, [pc, #584]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1e9      	bne.n	8003e08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0304 	and.w	r3, r3, #4
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 80a6 	beq.w	8003f8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e42:	2300      	movs	r3, #0
 8003e44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e46:	4b8b      	ldr	r3, [pc, #556]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003e48:	69db      	ldr	r3, [r3, #28]
 8003e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10d      	bne.n	8003e6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e52:	4b88      	ldr	r3, [pc, #544]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	4a87      	ldr	r2, [pc, #540]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e5c:	61d3      	str	r3, [r2, #28]
 8003e5e:	4b85      	ldr	r3, [pc, #532]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e66:	60bb      	str	r3, [r7, #8]
 8003e68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e6e:	4b82      	ldr	r3, [pc, #520]	; (8004078 <HAL_RCC_OscConfig+0x4c8>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d118      	bne.n	8003eac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e7a:	4b7f      	ldr	r3, [pc, #508]	; (8004078 <HAL_RCC_OscConfig+0x4c8>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a7e      	ldr	r2, [pc, #504]	; (8004078 <HAL_RCC_OscConfig+0x4c8>)
 8003e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e86:	f7fc ffb5 	bl	8000df4 <HAL_GetTick>
 8003e8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e8c:	e008      	b.n	8003ea0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e8e:	f7fc ffb1 	bl	8000df4 <HAL_GetTick>
 8003e92:	4602      	mov	r2, r0
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	2b64      	cmp	r3, #100	; 0x64
 8003e9a:	d901      	bls.n	8003ea0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e103      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea0:	4b75      	ldr	r3, [pc, #468]	; (8004078 <HAL_RCC_OscConfig+0x4c8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d0f0      	beq.n	8003e8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d106      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x312>
 8003eb4:	4b6f      	ldr	r3, [pc, #444]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	4a6e      	ldr	r2, [pc, #440]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003eba:	f043 0301 	orr.w	r3, r3, #1
 8003ebe:	6213      	str	r3, [r2, #32]
 8003ec0:	e02d      	b.n	8003f1e <HAL_RCC_OscConfig+0x36e>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d10c      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x334>
 8003eca:	4b6a      	ldr	r3, [pc, #424]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	4a69      	ldr	r2, [pc, #420]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003ed0:	f023 0301 	bic.w	r3, r3, #1
 8003ed4:	6213      	str	r3, [r2, #32]
 8003ed6:	4b67      	ldr	r3, [pc, #412]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	4a66      	ldr	r2, [pc, #408]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003edc:	f023 0304 	bic.w	r3, r3, #4
 8003ee0:	6213      	str	r3, [r2, #32]
 8003ee2:	e01c      	b.n	8003f1e <HAL_RCC_OscConfig+0x36e>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	2b05      	cmp	r3, #5
 8003eea:	d10c      	bne.n	8003f06 <HAL_RCC_OscConfig+0x356>
 8003eec:	4b61      	ldr	r3, [pc, #388]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	4a60      	ldr	r2, [pc, #384]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003ef2:	f043 0304 	orr.w	r3, r3, #4
 8003ef6:	6213      	str	r3, [r2, #32]
 8003ef8:	4b5e      	ldr	r3, [pc, #376]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	4a5d      	ldr	r2, [pc, #372]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003efe:	f043 0301 	orr.w	r3, r3, #1
 8003f02:	6213      	str	r3, [r2, #32]
 8003f04:	e00b      	b.n	8003f1e <HAL_RCC_OscConfig+0x36e>
 8003f06:	4b5b      	ldr	r3, [pc, #364]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	4a5a      	ldr	r2, [pc, #360]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f0c:	f023 0301 	bic.w	r3, r3, #1
 8003f10:	6213      	str	r3, [r2, #32]
 8003f12:	4b58      	ldr	r3, [pc, #352]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	4a57      	ldr	r2, [pc, #348]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f18:	f023 0304 	bic.w	r3, r3, #4
 8003f1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d015      	beq.n	8003f52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f26:	f7fc ff65 	bl	8000df4 <HAL_GetTick>
 8003f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f2c:	e00a      	b.n	8003f44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2e:	f7fc ff61 	bl	8000df4 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d901      	bls.n	8003f44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e0b1      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f44:	4b4b      	ldr	r3, [pc, #300]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d0ee      	beq.n	8003f2e <HAL_RCC_OscConfig+0x37e>
 8003f50:	e014      	b.n	8003f7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f52:	f7fc ff4f 	bl	8000df4 <HAL_GetTick>
 8003f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f58:	e00a      	b.n	8003f70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f5a:	f7fc ff4b 	bl	8000df4 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e09b      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f70:	4b40      	ldr	r3, [pc, #256]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1ee      	bne.n	8003f5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f7c:	7dfb      	ldrb	r3, [r7, #23]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d105      	bne.n	8003f8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f82:	4b3c      	ldr	r3, [pc, #240]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	4a3b      	ldr	r2, [pc, #236]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f000 8087 	beq.w	80040a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f98:	4b36      	ldr	r3, [pc, #216]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f003 030c 	and.w	r3, r3, #12
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d061      	beq.n	8004068 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	69db      	ldr	r3, [r3, #28]
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d146      	bne.n	800403a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fac:	4b33      	ldr	r3, [pc, #204]	; (800407c <HAL_RCC_OscConfig+0x4cc>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb2:	f7fc ff1f 	bl	8000df4 <HAL_GetTick>
 8003fb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fb8:	e008      	b.n	8003fcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fba:	f7fc ff1b 	bl	8000df4 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d901      	bls.n	8003fcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e06d      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fcc:	4b29      	ldr	r3, [pc, #164]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1f0      	bne.n	8003fba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fe0:	d108      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fe2:	4b24      	ldr	r3, [pc, #144]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	4921      	ldr	r1, [pc, #132]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ff4:	4b1f      	ldr	r3, [pc, #124]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a19      	ldr	r1, [r3, #32]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004004:	430b      	orrs	r3, r1
 8004006:	491b      	ldr	r1, [pc, #108]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 8004008:	4313      	orrs	r3, r2
 800400a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800400c:	4b1b      	ldr	r3, [pc, #108]	; (800407c <HAL_RCC_OscConfig+0x4cc>)
 800400e:	2201      	movs	r2, #1
 8004010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004012:	f7fc feef 	bl	8000df4 <HAL_GetTick>
 8004016:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004018:	e008      	b.n	800402c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800401a:	f7fc feeb 	bl	8000df4 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d901      	bls.n	800402c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e03d      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800402c:	4b11      	ldr	r3, [pc, #68]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d0f0      	beq.n	800401a <HAL_RCC_OscConfig+0x46a>
 8004038:	e035      	b.n	80040a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800403a:	4b10      	ldr	r3, [pc, #64]	; (800407c <HAL_RCC_OscConfig+0x4cc>)
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004040:	f7fc fed8 	bl	8000df4 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004048:	f7fc fed4 	bl	8000df4 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e026      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800405a:	4b06      	ldr	r3, [pc, #24]	; (8004074 <HAL_RCC_OscConfig+0x4c4>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1f0      	bne.n	8004048 <HAL_RCC_OscConfig+0x498>
 8004066:	e01e      	b.n	80040a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d107      	bne.n	8004080 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e019      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
 8004074:	40021000 	.word	0x40021000
 8004078:	40007000 	.word	0x40007000
 800407c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004080:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <HAL_RCC_OscConfig+0x500>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	429a      	cmp	r2, r3
 8004092:	d106      	bne.n	80040a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800409e:	429a      	cmp	r2, r3
 80040a0:	d001      	beq.n	80040a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3718      	adds	r7, #24
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	40021000 	.word	0x40021000

080040b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d101      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e0d0      	b.n	800426a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040c8:	4b6a      	ldr	r3, [pc, #424]	; (8004274 <HAL_RCC_ClockConfig+0x1c0>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0307 	and.w	r3, r3, #7
 80040d0:	683a      	ldr	r2, [r7, #0]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d910      	bls.n	80040f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d6:	4b67      	ldr	r3, [pc, #412]	; (8004274 <HAL_RCC_ClockConfig+0x1c0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f023 0207 	bic.w	r2, r3, #7
 80040de:	4965      	ldr	r1, [pc, #404]	; (8004274 <HAL_RCC_ClockConfig+0x1c0>)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040e6:	4b63      	ldr	r3, [pc, #396]	; (8004274 <HAL_RCC_ClockConfig+0x1c0>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0307 	and.w	r3, r3, #7
 80040ee:	683a      	ldr	r2, [r7, #0]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d001      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0b8      	b.n	800426a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d020      	beq.n	8004146 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0304 	and.w	r3, r3, #4
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004110:	4b59      	ldr	r3, [pc, #356]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	4a58      	ldr	r2, [pc, #352]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004116:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800411a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004128:	4b53      	ldr	r3, [pc, #332]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	4a52      	ldr	r2, [pc, #328]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 800412e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004132:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004134:	4b50      	ldr	r3, [pc, #320]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	494d      	ldr	r1, [pc, #308]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004142:	4313      	orrs	r3, r2
 8004144:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d040      	beq.n	80041d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d107      	bne.n	800416a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800415a:	4b47      	ldr	r3, [pc, #284]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d115      	bne.n	8004192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e07f      	b.n	800426a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b02      	cmp	r3, #2
 8004170:	d107      	bne.n	8004182 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004172:	4b41      	ldr	r3, [pc, #260]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d109      	bne.n	8004192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e073      	b.n	800426a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004182:	4b3d      	ldr	r3, [pc, #244]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e06b      	b.n	800426a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004192:	4b39      	ldr	r3, [pc, #228]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f023 0203 	bic.w	r2, r3, #3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	4936      	ldr	r1, [pc, #216]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041a4:	f7fc fe26 	bl	8000df4 <HAL_GetTick>
 80041a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041aa:	e00a      	b.n	80041c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041ac:	f7fc fe22 	bl	8000df4 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e053      	b.n	800426a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041c2:	4b2d      	ldr	r3, [pc, #180]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f003 020c 	and.w	r2, r3, #12
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d1eb      	bne.n	80041ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041d4:	4b27      	ldr	r3, [pc, #156]	; (8004274 <HAL_RCC_ClockConfig+0x1c0>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d210      	bcs.n	8004204 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041e2:	4b24      	ldr	r3, [pc, #144]	; (8004274 <HAL_RCC_ClockConfig+0x1c0>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f023 0207 	bic.w	r2, r3, #7
 80041ea:	4922      	ldr	r1, [pc, #136]	; (8004274 <HAL_RCC_ClockConfig+0x1c0>)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f2:	4b20      	ldr	r3, [pc, #128]	; (8004274 <HAL_RCC_ClockConfig+0x1c0>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e032      	b.n	800426a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0304 	and.w	r3, r3, #4
 800420c:	2b00      	cmp	r3, #0
 800420e:	d008      	beq.n	8004222 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004210:	4b19      	ldr	r3, [pc, #100]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	4916      	ldr	r1, [pc, #88]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 800421e:	4313      	orrs	r3, r2
 8004220:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0308 	and.w	r3, r3, #8
 800422a:	2b00      	cmp	r3, #0
 800422c:	d009      	beq.n	8004242 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800422e:	4b12      	ldr	r3, [pc, #72]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	490e      	ldr	r1, [pc, #56]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 800423e:	4313      	orrs	r3, r2
 8004240:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004242:	f000 f821 	bl	8004288 <HAL_RCC_GetSysClockFreq>
 8004246:	4602      	mov	r2, r0
 8004248:	4b0b      	ldr	r3, [pc, #44]	; (8004278 <HAL_RCC_ClockConfig+0x1c4>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	091b      	lsrs	r3, r3, #4
 800424e:	f003 030f 	and.w	r3, r3, #15
 8004252:	490a      	ldr	r1, [pc, #40]	; (800427c <HAL_RCC_ClockConfig+0x1c8>)
 8004254:	5ccb      	ldrb	r3, [r1, r3]
 8004256:	fa22 f303 	lsr.w	r3, r2, r3
 800425a:	4a09      	ldr	r2, [pc, #36]	; (8004280 <HAL_RCC_ClockConfig+0x1cc>)
 800425c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800425e:	4b09      	ldr	r3, [pc, #36]	; (8004284 <HAL_RCC_ClockConfig+0x1d0>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f7fc fd84 	bl	8000d70 <HAL_InitTick>

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40022000 	.word	0x40022000
 8004278:	40021000 	.word	0x40021000
 800427c:	0800a51c 	.word	0x0800a51c
 8004280:	2000005c 	.word	0x2000005c
 8004284:	20000060 	.word	0x20000060

08004288 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004288:	b490      	push	{r4, r7}
 800428a:	b08a      	sub	sp, #40	; 0x28
 800428c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800428e:	4b29      	ldr	r3, [pc, #164]	; (8004334 <HAL_RCC_GetSysClockFreq+0xac>)
 8004290:	1d3c      	adds	r4, r7, #4
 8004292:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004294:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004298:	f240 2301 	movw	r3, #513	; 0x201
 800429c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800429e:	2300      	movs	r3, #0
 80042a0:	61fb      	str	r3, [r7, #28]
 80042a2:	2300      	movs	r3, #0
 80042a4:	61bb      	str	r3, [r7, #24]
 80042a6:	2300      	movs	r3, #0
 80042a8:	627b      	str	r3, [r7, #36]	; 0x24
 80042aa:	2300      	movs	r3, #0
 80042ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80042b2:	4b21      	ldr	r3, [pc, #132]	; (8004338 <HAL_RCC_GetSysClockFreq+0xb0>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	f003 030c 	and.w	r3, r3, #12
 80042be:	2b04      	cmp	r3, #4
 80042c0:	d002      	beq.n	80042c8 <HAL_RCC_GetSysClockFreq+0x40>
 80042c2:	2b08      	cmp	r3, #8
 80042c4:	d003      	beq.n	80042ce <HAL_RCC_GetSysClockFreq+0x46>
 80042c6:	e02b      	b.n	8004320 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042c8:	4b1c      	ldr	r3, [pc, #112]	; (800433c <HAL_RCC_GetSysClockFreq+0xb4>)
 80042ca:	623b      	str	r3, [r7, #32]
      break;
 80042cc:	e02b      	b.n	8004326 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	0c9b      	lsrs	r3, r3, #18
 80042d2:	f003 030f 	and.w	r3, r3, #15
 80042d6:	3328      	adds	r3, #40	; 0x28
 80042d8:	443b      	add	r3, r7
 80042da:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80042de:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d012      	beq.n	8004310 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042ea:	4b13      	ldr	r3, [pc, #76]	; (8004338 <HAL_RCC_GetSysClockFreq+0xb0>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	0c5b      	lsrs	r3, r3, #17
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	3328      	adds	r3, #40	; 0x28
 80042f6:	443b      	add	r3, r7
 80042f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	4a0e      	ldr	r2, [pc, #56]	; (800433c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004302:	fb03 f202 	mul.w	r2, r3, r2
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	fbb2 f3f3 	udiv	r3, r2, r3
 800430c:	627b      	str	r3, [r7, #36]	; 0x24
 800430e:	e004      	b.n	800431a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	4a0b      	ldr	r2, [pc, #44]	; (8004340 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004314:	fb02 f303 	mul.w	r3, r2, r3
 8004318:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800431a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431c:	623b      	str	r3, [r7, #32]
      break;
 800431e:	e002      	b.n	8004326 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004320:	4b06      	ldr	r3, [pc, #24]	; (800433c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004322:	623b      	str	r3, [r7, #32]
      break;
 8004324:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004326:	6a3b      	ldr	r3, [r7, #32]
}
 8004328:	4618      	mov	r0, r3
 800432a:	3728      	adds	r7, #40	; 0x28
 800432c:	46bd      	mov	sp, r7
 800432e:	bc90      	pop	{r4, r7}
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	0800a4b4 	.word	0x0800a4b4
 8004338:	40021000 	.word	0x40021000
 800433c:	007a1200 	.word	0x007a1200
 8004340:	003d0900 	.word	0x003d0900

08004344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004344:	b480      	push	{r7}
 8004346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004348:	4b02      	ldr	r3, [pc, #8]	; (8004354 <HAL_RCC_GetHCLKFreq+0x10>)
 800434a:	681b      	ldr	r3, [r3, #0]
}
 800434c:	4618      	mov	r0, r3
 800434e:	46bd      	mov	sp, r7
 8004350:	bc80      	pop	{r7}
 8004352:	4770      	bx	lr
 8004354:	2000005c 	.word	0x2000005c

08004358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800435c:	f7ff fff2 	bl	8004344 <HAL_RCC_GetHCLKFreq>
 8004360:	4602      	mov	r2, r0
 8004362:	4b05      	ldr	r3, [pc, #20]	; (8004378 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	0adb      	lsrs	r3, r3, #11
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	4903      	ldr	r1, [pc, #12]	; (800437c <HAL_RCC_GetPCLK2Freq+0x24>)
 800436e:	5ccb      	ldrb	r3, [r1, r3]
 8004370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004374:	4618      	mov	r0, r3
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40021000 	.word	0x40021000
 800437c:	0800a52c 	.word	0x0800a52c

08004380 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004388:	4b0a      	ldr	r3, [pc, #40]	; (80043b4 <RCC_Delay+0x34>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a0a      	ldr	r2, [pc, #40]	; (80043b8 <RCC_Delay+0x38>)
 800438e:	fba2 2303 	umull	r2, r3, r2, r3
 8004392:	0a5b      	lsrs	r3, r3, #9
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	fb02 f303 	mul.w	r3, r2, r3
 800439a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800439c:	bf00      	nop
  }
  while (Delay --);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	1e5a      	subs	r2, r3, #1
 80043a2:	60fa      	str	r2, [r7, #12]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1f9      	bne.n	800439c <RCC_Delay+0x1c>
}
 80043a8:	bf00      	nop
 80043aa:	bf00      	nop
 80043ac:	3714      	adds	r7, #20
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bc80      	pop	{r7}
 80043b2:	4770      	bx	lr
 80043b4:	2000005c 	.word	0x2000005c
 80043b8:	10624dd3 	.word	0x10624dd3

080043bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80043c4:	2300      	movs	r3, #0
 80043c6:	613b      	str	r3, [r7, #16]
 80043c8:	2300      	movs	r3, #0
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d07d      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80043d8:	2300      	movs	r3, #0
 80043da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043dc:	4b4f      	ldr	r3, [pc, #316]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043de:	69db      	ldr	r3, [r3, #28]
 80043e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10d      	bne.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043e8:	4b4c      	ldr	r3, [pc, #304]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ea:	69db      	ldr	r3, [r3, #28]
 80043ec:	4a4b      	ldr	r2, [pc, #300]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043f2:	61d3      	str	r3, [r2, #28]
 80043f4:	4b49      	ldr	r3, [pc, #292]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043fc:	60bb      	str	r3, [r7, #8]
 80043fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004400:	2301      	movs	r3, #1
 8004402:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004404:	4b46      	ldr	r3, [pc, #280]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800440c:	2b00      	cmp	r3, #0
 800440e:	d118      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004410:	4b43      	ldr	r3, [pc, #268]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a42      	ldr	r2, [pc, #264]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800441a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800441c:	f7fc fcea 	bl	8000df4 <HAL_GetTick>
 8004420:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004422:	e008      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004424:	f7fc fce6 	bl	8000df4 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	2b64      	cmp	r3, #100	; 0x64
 8004430:	d901      	bls.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e06d      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004436:	4b3a      	ldr	r3, [pc, #232]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800443e:	2b00      	cmp	r3, #0
 8004440:	d0f0      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004442:	4b36      	ldr	r3, [pc, #216]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800444a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d02e      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	429a      	cmp	r2, r3
 800445e:	d027      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004460:	4b2e      	ldr	r3, [pc, #184]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004468:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800446a:	4b2e      	ldr	r3, [pc, #184]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800446c:	2201      	movs	r2, #1
 800446e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004470:	4b2c      	ldr	r3, [pc, #176]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004472:	2200      	movs	r2, #0
 8004474:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004476:	4a29      	ldr	r2, [pc, #164]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d014      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004486:	f7fc fcb5 	bl	8000df4 <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800448c:	e00a      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800448e:	f7fc fcb1 	bl	8000df4 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	f241 3288 	movw	r2, #5000	; 0x1388
 800449c:	4293      	cmp	r3, r2
 800449e:	d901      	bls.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e036      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a4:	4b1d      	ldr	r3, [pc, #116]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0ee      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044b0:	4b1a      	ldr	r3, [pc, #104]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	4917      	ldr	r1, [pc, #92]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80044c2:	7dfb      	ldrb	r3, [r7, #23]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d105      	bne.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044c8:	4b14      	ldr	r3, [pc, #80]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	4a13      	ldr	r2, [pc, #76]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d008      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044e0:	4b0e      	ldr	r3, [pc, #56]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	490b      	ldr	r1, [pc, #44]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0310 	and.w	r3, r3, #16
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d008      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044fe:	4b07      	ldr	r3, [pc, #28]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	4904      	ldr	r1, [pc, #16]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800450c:	4313      	orrs	r3, r2
 800450e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3718      	adds	r7, #24
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	40021000 	.word	0x40021000
 8004520:	40007000 	.word	0x40007000
 8004524:	42420440 	.word	0x42420440

08004528 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004528:	b590      	push	{r4, r7, lr}
 800452a:	b08d      	sub	sp, #52	; 0x34
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004530:	4b58      	ldr	r3, [pc, #352]	; (8004694 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8004532:	f107 040c 	add.w	r4, r7, #12
 8004536:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004538:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800453c:	f240 2301 	movw	r3, #513	; 0x201
 8004540:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004542:	2300      	movs	r3, #0
 8004544:	627b      	str	r3, [r7, #36]	; 0x24
 8004546:	2300      	movs	r3, #0
 8004548:	62fb      	str	r3, [r7, #44]	; 0x2c
 800454a:	2300      	movs	r3, #0
 800454c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800454e:	2300      	movs	r3, #0
 8004550:	61fb      	str	r3, [r7, #28]
 8004552:	2300      	movs	r3, #0
 8004554:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b10      	cmp	r3, #16
 800455a:	d00a      	beq.n	8004572 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b10      	cmp	r3, #16
 8004560:	f200 808e 	bhi.w	8004680 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d049      	beq.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b02      	cmp	r3, #2
 800456e:	d079      	beq.n	8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004570:	e086      	b.n	8004680 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8004572:	4b49      	ldr	r3, [pc, #292]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004578:	4b47      	ldr	r3, [pc, #284]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d07f      	beq.n	8004684 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	0c9b      	lsrs	r3, r3, #18
 8004588:	f003 030f 	and.w	r3, r3, #15
 800458c:	3330      	adds	r3, #48	; 0x30
 800458e:	443b      	add	r3, r7
 8004590:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004594:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d017      	beq.n	80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80045a0:	4b3d      	ldr	r3, [pc, #244]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	0c5b      	lsrs	r3, r3, #17
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	3330      	adds	r3, #48	; 0x30
 80045ac:	443b      	add	r3, r7
 80045ae:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80045b2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00d      	beq.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80045be:	4a37      	ldr	r2, [pc, #220]	; (800469c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80045c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80045c6:	6a3b      	ldr	r3, [r7, #32]
 80045c8:	fb02 f303 	mul.w	r3, r2, r3
 80045cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045ce:	e004      	b.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80045d0:	6a3b      	ldr	r3, [r7, #32]
 80045d2:	4a33      	ldr	r2, [pc, #204]	; (80046a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80045d4:	fb02 f303 	mul.w	r3, r2, r3
 80045d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80045da:	4b2f      	ldr	r3, [pc, #188]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045e6:	d102      	bne.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 80045e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ea:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80045ec:	e04a      	b.n	8004684 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 80045ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	4a2c      	ldr	r2, [pc, #176]	; (80046a4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80045f4:	fba2 2303 	umull	r2, r3, r2, r3
 80045f8:	085b      	lsrs	r3, r3, #1
 80045fa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80045fc:	e042      	b.n	8004684 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80045fe:	4b26      	ldr	r3, [pc, #152]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800460a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800460e:	d108      	bne.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 800461a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800461e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004620:	e01f      	b.n	8004662 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004628:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800462c:	d109      	bne.n	8004642 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800462e:	4b1a      	ldr	r3, [pc, #104]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 800463a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800463e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004640:	e00f      	b.n	8004662 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004648:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800464c:	d11c      	bne.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800464e:	4b12      	ldr	r3, [pc, #72]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d016      	beq.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 800465a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800465e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004660:	e012      	b.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8004662:	e011      	b.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004664:	f7ff fe78 	bl	8004358 <HAL_RCC_GetPCLK2Freq>
 8004668:	4602      	mov	r2, r0
 800466a:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	0b9b      	lsrs	r3, r3, #14
 8004670:	f003 0303 	and.w	r3, r3, #3
 8004674:	3301      	adds	r3, #1
 8004676:	005b      	lsls	r3, r3, #1
 8004678:	fbb2 f3f3 	udiv	r3, r2, r3
 800467c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800467e:	e004      	b.n	800468a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004680:	bf00      	nop
 8004682:	e002      	b.n	800468a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004684:	bf00      	nop
 8004686:	e000      	b.n	800468a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004688:	bf00      	nop
    }
  }
  return (frequency);
 800468a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800468c:	4618      	mov	r0, r3
 800468e:	3734      	adds	r7, #52	; 0x34
 8004690:	46bd      	mov	sp, r7
 8004692:	bd90      	pop	{r4, r7, pc}
 8004694:	0800a4c4 	.word	0x0800a4c4
 8004698:	40021000 	.word	0x40021000
 800469c:	007a1200 	.word	0x007a1200
 80046a0:	003d0900 	.word	0x003d0900
 80046a4:	aaaaaaab 	.word	0xaaaaaaab

080046a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e041      	b.n	800473e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d106      	bne.n	80046d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f7fc fa62 	bl	8000b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2202      	movs	r2, #2
 80046d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3304      	adds	r3, #4
 80046e4:	4619      	mov	r1, r3
 80046e6:	4610      	mov	r0, r2
 80046e8:	f000 faa8 	bl	8004c3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
	...

08004748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b01      	cmp	r3, #1
 800475a:	d001      	beq.n	8004760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e03a      	b.n	80047d6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2202      	movs	r2, #2
 8004764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f042 0201 	orr.w	r2, r2, #1
 8004776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a18      	ldr	r2, [pc, #96]	; (80047e0 <HAL_TIM_Base_Start_IT+0x98>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d00e      	beq.n	80047a0 <HAL_TIM_Base_Start_IT+0x58>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800478a:	d009      	beq.n	80047a0 <HAL_TIM_Base_Start_IT+0x58>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a14      	ldr	r2, [pc, #80]	; (80047e4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d004      	beq.n	80047a0 <HAL_TIM_Base_Start_IT+0x58>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a13      	ldr	r2, [pc, #76]	; (80047e8 <HAL_TIM_Base_Start_IT+0xa0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d111      	bne.n	80047c4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f003 0307 	and.w	r3, r3, #7
 80047aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2b06      	cmp	r3, #6
 80047b0:	d010      	beq.n	80047d4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f042 0201 	orr.w	r2, r2, #1
 80047c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c2:	e007      	b.n	80047d4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f042 0201 	orr.w	r2, r2, #1
 80047d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	bc80      	pop	{r7}
 80047de:	4770      	bx	lr
 80047e0:	40012c00 	.word	0x40012c00
 80047e4:	40000400 	.word	0x40000400
 80047e8:	40000800 	.word	0x40000800

080047ec <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0201 	bic.w	r2, r2, #1
 8004802:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	6a1a      	ldr	r2, [r3, #32]
 800480a:	f241 1311 	movw	r3, #4369	; 0x1111
 800480e:	4013      	ands	r3, r2
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10f      	bne.n	8004834 <HAL_TIM_Base_Stop_IT+0x48>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6a1a      	ldr	r2, [r3, #32]
 800481a:	f240 4344 	movw	r3, #1092	; 0x444
 800481e:	4013      	ands	r3, r2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d107      	bne.n	8004834 <HAL_TIM_Base_Stop_IT+0x48>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 0201 	bic.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	bc80      	pop	{r7}
 8004846:	4770      	bx	lr

08004848 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b02      	cmp	r3, #2
 800485c:	d122      	bne.n	80048a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	f003 0302 	and.w	r3, r3, #2
 8004868:	2b02      	cmp	r3, #2
 800486a:	d11b      	bne.n	80048a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f06f 0202 	mvn.w	r2, #2
 8004874:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	f003 0303 	and.w	r3, r3, #3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f9ba 	bl	8004c04 <HAL_TIM_IC_CaptureCallback>
 8004890:	e005      	b.n	800489e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 f9ad 	bl	8004bf2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f9bc 	bl	8004c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	f003 0304 	and.w	r3, r3, #4
 80048ae:	2b04      	cmp	r3, #4
 80048b0:	d122      	bne.n	80048f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b04      	cmp	r3, #4
 80048be:	d11b      	bne.n	80048f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f06f 0204 	mvn.w	r2, #4
 80048c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2202      	movs	r2, #2
 80048ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 f990 	bl	8004c04 <HAL_TIM_IC_CaptureCallback>
 80048e4:	e005      	b.n	80048f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f983 	bl	8004bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 f992 	bl	8004c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	f003 0308 	and.w	r3, r3, #8
 8004902:	2b08      	cmp	r3, #8
 8004904:	d122      	bne.n	800494c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	f003 0308 	and.w	r3, r3, #8
 8004910:	2b08      	cmp	r3, #8
 8004912:	d11b      	bne.n	800494c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f06f 0208 	mvn.w	r2, #8
 800491c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2204      	movs	r2, #4
 8004922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f966 	bl	8004c04 <HAL_TIM_IC_CaptureCallback>
 8004938:	e005      	b.n	8004946 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f959 	bl	8004bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 f968 	bl	8004c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	f003 0310 	and.w	r3, r3, #16
 8004956:	2b10      	cmp	r3, #16
 8004958:	d122      	bne.n	80049a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	f003 0310 	and.w	r3, r3, #16
 8004964:	2b10      	cmp	r3, #16
 8004966:	d11b      	bne.n	80049a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f06f 0210 	mvn.w	r2, #16
 8004970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2208      	movs	r2, #8
 8004976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004982:	2b00      	cmp	r3, #0
 8004984:	d003      	beq.n	800498e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f93c 	bl	8004c04 <HAL_TIM_IC_CaptureCallback>
 800498c:	e005      	b.n	800499a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 f92f 	bl	8004bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f000 f93e 	bl	8004c16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	f003 0301 	and.w	r3, r3, #1
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d10e      	bne.n	80049cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	f003 0301 	and.w	r3, r3, #1
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d107      	bne.n	80049cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f06f 0201 	mvn.w	r2, #1
 80049c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f90a 	bl	8004be0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049d6:	2b80      	cmp	r3, #128	; 0x80
 80049d8:	d10e      	bne.n	80049f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049e4:	2b80      	cmp	r3, #128	; 0x80
 80049e6:	d107      	bne.n	80049f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fa81 	bl	8004efa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a02:	2b40      	cmp	r3, #64	; 0x40
 8004a04:	d10e      	bne.n	8004a24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a10:	2b40      	cmp	r3, #64	; 0x40
 8004a12:	d107      	bne.n	8004a24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 f902 	bl	8004c28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	f003 0320 	and.w	r3, r3, #32
 8004a2e:	2b20      	cmp	r3, #32
 8004a30:	d10e      	bne.n	8004a50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	f003 0320 	and.w	r3, r3, #32
 8004a3c:	2b20      	cmp	r3, #32
 8004a3e:	d107      	bne.n	8004a50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f06f 0220 	mvn.w	r2, #32
 8004a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 fa4c 	bl	8004ee8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a50:	bf00      	nop
 8004a52:	3708      	adds	r7, #8
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d101      	bne.n	8004a70 <HAL_TIM_ConfigClockSource+0x18>
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	e0b3      	b.n	8004bd8 <HAL_TIM_ConfigClockSource+0x180>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a96:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aa8:	d03e      	beq.n	8004b28 <HAL_TIM_ConfigClockSource+0xd0>
 8004aaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aae:	f200 8087 	bhi.w	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
 8004ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ab6:	f000 8085 	beq.w	8004bc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004aba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004abe:	d87f      	bhi.n	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
 8004ac0:	2b70      	cmp	r3, #112	; 0x70
 8004ac2:	d01a      	beq.n	8004afa <HAL_TIM_ConfigClockSource+0xa2>
 8004ac4:	2b70      	cmp	r3, #112	; 0x70
 8004ac6:	d87b      	bhi.n	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
 8004ac8:	2b60      	cmp	r3, #96	; 0x60
 8004aca:	d050      	beq.n	8004b6e <HAL_TIM_ConfigClockSource+0x116>
 8004acc:	2b60      	cmp	r3, #96	; 0x60
 8004ace:	d877      	bhi.n	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
 8004ad0:	2b50      	cmp	r3, #80	; 0x50
 8004ad2:	d03c      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0xf6>
 8004ad4:	2b50      	cmp	r3, #80	; 0x50
 8004ad6:	d873      	bhi.n	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
 8004ad8:	2b40      	cmp	r3, #64	; 0x40
 8004ada:	d058      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x136>
 8004adc:	2b40      	cmp	r3, #64	; 0x40
 8004ade:	d86f      	bhi.n	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
 8004ae0:	2b30      	cmp	r3, #48	; 0x30
 8004ae2:	d064      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0x156>
 8004ae4:	2b30      	cmp	r3, #48	; 0x30
 8004ae6:	d86b      	bhi.n	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
 8004ae8:	2b20      	cmp	r3, #32
 8004aea:	d060      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0x156>
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d867      	bhi.n	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d05c      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0x156>
 8004af4:	2b10      	cmp	r3, #16
 8004af6:	d05a      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004af8:	e062      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6818      	ldr	r0, [r3, #0]
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	6899      	ldr	r1, [r3, #8]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	f000 f970 	bl	8004dee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b1c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	609a      	str	r2, [r3, #8]
      break;
 8004b26:	e04e      	b.n	8004bc6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6818      	ldr	r0, [r3, #0]
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	6899      	ldr	r1, [r3, #8]
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	f000 f959 	bl	8004dee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	689a      	ldr	r2, [r3, #8]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b4a:	609a      	str	r2, [r3, #8]
      break;
 8004b4c:	e03b      	b.n	8004bc6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	6859      	ldr	r1, [r3, #4]
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	f000 f8d0 	bl	8004d00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2150      	movs	r1, #80	; 0x50
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 f927 	bl	8004dba <TIM_ITRx_SetConfig>
      break;
 8004b6c:	e02b      	b.n	8004bc6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6818      	ldr	r0, [r3, #0]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	6859      	ldr	r1, [r3, #4]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f000 f8ee 	bl	8004d5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2160      	movs	r1, #96	; 0x60
 8004b86:	4618      	mov	r0, r3
 8004b88:	f000 f917 	bl	8004dba <TIM_ITRx_SetConfig>
      break;
 8004b8c:	e01b      	b.n	8004bc6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6818      	ldr	r0, [r3, #0]
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	6859      	ldr	r1, [r3, #4]
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	f000 f8b0 	bl	8004d00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2140      	movs	r1, #64	; 0x40
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f000 f907 	bl	8004dba <TIM_ITRx_SetConfig>
      break;
 8004bac:	e00b      	b.n	8004bc6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	4610      	mov	r0, r2
 8004bba:	f000 f8fe 	bl	8004dba <TIM_ITRx_SetConfig>
        break;
 8004bbe:	e002      	b.n	8004bc6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004bc0:	bf00      	nop
 8004bc2:	e000      	b.n	8004bc6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004bc4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004be8:	bf00      	nop
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bc80      	pop	{r7}
 8004bf0:	4770      	bx	lr

08004bf2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b083      	sub	sp, #12
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bfa:	bf00      	nop
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bc80      	pop	{r7}
 8004c02:	4770      	bx	lr

08004c04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bc80      	pop	{r7}
 8004c14:	4770      	bx	lr

08004c16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b083      	sub	sp, #12
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c1e:	bf00      	nop
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr

08004c28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bc80      	pop	{r7}
 8004c38:	4770      	bx	lr
	...

08004c3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a29      	ldr	r2, [pc, #164]	; (8004cf4 <TIM_Base_SetConfig+0xb8>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d00b      	beq.n	8004c6c <TIM_Base_SetConfig+0x30>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c5a:	d007      	beq.n	8004c6c <TIM_Base_SetConfig+0x30>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a26      	ldr	r2, [pc, #152]	; (8004cf8 <TIM_Base_SetConfig+0xbc>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d003      	beq.n	8004c6c <TIM_Base_SetConfig+0x30>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a25      	ldr	r2, [pc, #148]	; (8004cfc <TIM_Base_SetConfig+0xc0>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d108      	bne.n	8004c7e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a1c      	ldr	r2, [pc, #112]	; (8004cf4 <TIM_Base_SetConfig+0xb8>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d00b      	beq.n	8004c9e <TIM_Base_SetConfig+0x62>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c8c:	d007      	beq.n	8004c9e <TIM_Base_SetConfig+0x62>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a19      	ldr	r2, [pc, #100]	; (8004cf8 <TIM_Base_SetConfig+0xbc>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d003      	beq.n	8004c9e <TIM_Base_SetConfig+0x62>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a18      	ldr	r2, [pc, #96]	; (8004cfc <TIM_Base_SetConfig+0xc0>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d108      	bne.n	8004cb0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	689a      	ldr	r2, [r3, #8]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a07      	ldr	r2, [pc, #28]	; (8004cf4 <TIM_Base_SetConfig+0xb8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d103      	bne.n	8004ce4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	691a      	ldr	r2, [r3, #16]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	615a      	str	r2, [r3, #20]
}
 8004cea:	bf00      	nop
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bc80      	pop	{r7}
 8004cf2:	4770      	bx	lr
 8004cf4:	40012c00 	.word	0x40012c00
 8004cf8:	40000400 	.word	0x40000400
 8004cfc:	40000800 	.word	0x40000800

08004d00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	f023 0201 	bic.w	r2, r3, #1
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	699b      	ldr	r3, [r3, #24]
 8004d22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f023 030a 	bic.w	r3, r3, #10
 8004d3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	621a      	str	r2, [r3, #32]
}
 8004d52:	bf00      	nop
 8004d54:	371c      	adds	r7, #28
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bc80      	pop	{r7}
 8004d5a:	4770      	bx	lr

08004d5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b087      	sub	sp, #28
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	f023 0210 	bic.w	r2, r3, #16
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	031b      	lsls	r3, r3, #12
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d98:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	621a      	str	r2, [r3, #32]
}
 8004db0:	bf00      	nop
 8004db2:	371c      	adds	r7, #28
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bc80      	pop	{r7}
 8004db8:	4770      	bx	lr

08004dba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b085      	sub	sp, #20
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
 8004dc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f043 0307 	orr.w	r3, r3, #7
 8004ddc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	609a      	str	r2, [r3, #8]
}
 8004de4:	bf00      	nop
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bc80      	pop	{r7}
 8004dec:	4770      	bx	lr

08004dee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b087      	sub	sp, #28
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	60b9      	str	r1, [r7, #8]
 8004df8:	607a      	str	r2, [r7, #4]
 8004dfa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	021a      	lsls	r2, r3, #8
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	431a      	orrs	r2, r3
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	609a      	str	r2, [r3, #8]
}
 8004e22:	bf00      	nop
 8004e24:	371c      	adds	r7, #28
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bc80      	pop	{r7}
 8004e2a:	4770      	bx	lr

08004e2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b085      	sub	sp, #20
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e40:	2302      	movs	r3, #2
 8004e42:	e046      	b.n	8004ed2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a16      	ldr	r2, [pc, #88]	; (8004edc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d00e      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e90:	d009      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a12      	ldr	r2, [pc, #72]	; (8004ee0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d004      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a10      	ldr	r2, [pc, #64]	; (8004ee4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d10c      	bne.n	8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68ba      	ldr	r2, [r7, #8]
 8004ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3714      	adds	r7, #20
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bc80      	pop	{r7}
 8004eda:	4770      	bx	lr
 8004edc:	40012c00 	.word	0x40012c00
 8004ee0:	40000400 	.word	0x40000400
 8004ee4:	40000800 	.word	0x40000800

08004ee8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr

08004efa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b083      	sub	sp, #12
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f02:	bf00      	nop
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bc80      	pop	{r7}
 8004f0a:	4770      	bx	lr

08004f0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004f0c:	b084      	sub	sp, #16
 8004f0e:	b480      	push	{r7}
 8004f10:	b083      	sub	sp, #12
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
 8004f16:	f107 0014 	add.w	r0, r7, #20
 8004f1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bc80      	pop	{r7}
 8004f28:	b004      	add	sp, #16
 8004f2a:	4770      	bx	lr

08004f2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004f3c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004f40:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3714      	adds	r7, #20
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bc80      	pop	{r7}
 8004f56:	4770      	bx	lr

08004f58 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004f60:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004f64:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	43db      	mvns	r3, r3
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	4013      	ands	r3, r2
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3714      	adds	r7, #20
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr

08004f8c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	460b      	mov	r3, r1
 8004f96:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bc80      	pop	{r7}
 8004fa2:	4770      	bx	lr

08004fa4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
 8004fae:	f107 0014 	add.w	r0, r7, #20
 8004fb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bc80      	pop	{r7}
 8004fe0:	b004      	add	sp, #16
 8004fe2:	4770      	bx	lr

08004fe4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b09b      	sub	sp, #108	; 0x6c
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	4413      	add	r3, r2
 8004ffe:	881b      	ldrh	r3, [r3, #0]
 8005000:	b29b      	uxth	r3, r3
 8005002:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800500a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	78db      	ldrb	r3, [r3, #3]
 8005012:	2b03      	cmp	r3, #3
 8005014:	d81f      	bhi.n	8005056 <USB_ActivateEndpoint+0x72>
 8005016:	a201      	add	r2, pc, #4	; (adr r2, 800501c <USB_ActivateEndpoint+0x38>)
 8005018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501c:	0800502d 	.word	0x0800502d
 8005020:	08005049 	.word	0x08005049
 8005024:	0800505f 	.word	0x0800505f
 8005028:	0800503b 	.word	0x0800503b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800502c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005030:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005034:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005038:	e012      	b.n	8005060 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800503a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800503e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005042:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005046:	e00b      	b.n	8005060 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005048:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800504c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005050:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005054:	e004      	b.n	8005060 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 800505c:	e000      	b.n	8005060 <USB_ActivateEndpoint+0x7c>
      break;
 800505e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	441a      	add	r2, r3
 800506a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800506e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005072:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800507a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800507e:	b29b      	uxth	r3, r3
 8005080:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4413      	add	r3, r2
 800508c:	881b      	ldrh	r3, [r3, #0]
 800508e:	b29b      	uxth	r3, r3
 8005090:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005094:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005098:	b29a      	uxth	r2, r3
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	b29b      	uxth	r3, r3
 80050a0:	4313      	orrs	r3, r2
 80050a2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	441a      	add	r2, r3
 80050b0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80050b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	7b1b      	ldrb	r3, [r3, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f040 8149 	bne.w	8005364 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	785b      	ldrb	r3, [r3, #1]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f000 8084 	beq.w	80051e4 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	617b      	str	r3, [r7, #20]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	461a      	mov	r2, r3
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	4413      	add	r3, r2
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	011a      	lsls	r2, r3, #4
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	4413      	add	r3, r2
 80050fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050fe:	613b      	str	r3, [r7, #16]
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	88db      	ldrh	r3, [r3, #6]
 8005104:	085b      	lsrs	r3, r3, #1
 8005106:	b29b      	uxth	r3, r3
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	881b      	ldrh	r3, [r3, #0]
 800511c:	81fb      	strh	r3, [r7, #14]
 800511e:	89fb      	ldrh	r3, [r7, #14]
 8005120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005124:	2b00      	cmp	r3, #0
 8005126:	d01b      	beq.n	8005160 <USB_ActivateEndpoint+0x17c>
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	781b      	ldrb	r3, [r3, #0]
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	4413      	add	r3, r2
 8005132:	881b      	ldrh	r3, [r3, #0]
 8005134:	b29b      	uxth	r3, r3
 8005136:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800513a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800513e:	81bb      	strh	r3, [r7, #12]
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	441a      	add	r2, r3
 800514a:	89bb      	ldrh	r3, [r7, #12]
 800514c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005150:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005154:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005158:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800515c:	b29b      	uxth	r3, r3
 800515e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	78db      	ldrb	r3, [r3, #3]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d020      	beq.n	80051aa <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	881b      	ldrh	r3, [r3, #0]
 8005174:	b29b      	uxth	r3, r3
 8005176:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800517a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800517e:	813b      	strh	r3, [r7, #8]
 8005180:	893b      	ldrh	r3, [r7, #8]
 8005182:	f083 0320 	eor.w	r3, r3, #32
 8005186:	813b      	strh	r3, [r7, #8]
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	441a      	add	r2, r3
 8005192:	893b      	ldrh	r3, [r7, #8]
 8005194:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005198:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800519c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	8013      	strh	r3, [r2, #0]
 80051a8:	e27f      	b.n	80056aa <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4413      	add	r3, r2
 80051b4:	881b      	ldrh	r3, [r3, #0]
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051c0:	817b      	strh	r3, [r7, #10]
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	441a      	add	r2, r3
 80051cc:	897b      	ldrh	r3, [r7, #10]
 80051ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051de:	b29b      	uxth	r3, r3
 80051e0:	8013      	strh	r3, [r2, #0]
 80051e2:	e262      	b.n	80056aa <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	461a      	mov	r2, r3
 80051f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051f4:	4413      	add	r3, r2
 80051f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	011a      	lsls	r2, r3, #4
 80051fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005200:	4413      	add	r3, r2
 8005202:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005206:	62bb      	str	r3, [r7, #40]	; 0x28
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	88db      	ldrh	r3, [r3, #6]
 800520c:	085b      	lsrs	r3, r3, #1
 800520e:	b29b      	uxth	r3, r3
 8005210:	005b      	lsls	r3, r3, #1
 8005212:	b29a      	uxth	r2, r3
 8005214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005216:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	627b      	str	r3, [r7, #36]	; 0x24
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005222:	b29b      	uxth	r3, r3
 8005224:	461a      	mov	r2, r3
 8005226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005228:	4413      	add	r3, r2
 800522a:	627b      	str	r3, [r7, #36]	; 0x24
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	011a      	lsls	r2, r3, #4
 8005232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005234:	4413      	add	r3, r2
 8005236:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800523a:	623b      	str	r3, [r7, #32]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d112      	bne.n	800526a <USB_ActivateEndpoint+0x286>
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	881b      	ldrh	r3, [r3, #0]
 8005248:	b29b      	uxth	r3, r3
 800524a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800524e:	b29a      	uxth	r2, r3
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	801a      	strh	r2, [r3, #0]
 8005254:	6a3b      	ldr	r3, [r7, #32]
 8005256:	881b      	ldrh	r3, [r3, #0]
 8005258:	b29b      	uxth	r3, r3
 800525a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800525e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005262:	b29a      	uxth	r2, r3
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	801a      	strh	r2, [r3, #0]
 8005268:	e02f      	b.n	80052ca <USB_ActivateEndpoint+0x2e6>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	2b3e      	cmp	r3, #62	; 0x3e
 8005270:	d813      	bhi.n	800529a <USB_ActivateEndpoint+0x2b6>
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	085b      	lsrs	r3, r3, #1
 8005278:	663b      	str	r3, [r7, #96]	; 0x60
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b00      	cmp	r3, #0
 8005284:	d002      	beq.n	800528c <USB_ActivateEndpoint+0x2a8>
 8005286:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005288:	3301      	adds	r3, #1
 800528a:	663b      	str	r3, [r7, #96]	; 0x60
 800528c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800528e:	b29b      	uxth	r3, r3
 8005290:	029b      	lsls	r3, r3, #10
 8005292:	b29a      	uxth	r2, r3
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	801a      	strh	r2, [r3, #0]
 8005298:	e017      	b.n	80052ca <USB_ActivateEndpoint+0x2e6>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	095b      	lsrs	r3, r3, #5
 80052a0:	663b      	str	r3, [r7, #96]	; 0x60
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	f003 031f 	and.w	r3, r3, #31
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d102      	bne.n	80052b4 <USB_ActivateEndpoint+0x2d0>
 80052ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052b0:	3b01      	subs	r3, #1
 80052b2:	663b      	str	r3, [r7, #96]	; 0x60
 80052b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	029b      	lsls	r3, r3, #10
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4413      	add	r3, r2
 80052d4:	881b      	ldrh	r3, [r3, #0]
 80052d6:	83fb      	strh	r3, [r7, #30]
 80052d8:	8bfb      	ldrh	r3, [r7, #30]
 80052da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d01b      	beq.n	800531a <USB_ActivateEndpoint+0x336>
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	4413      	add	r3, r2
 80052ec:	881b      	ldrh	r3, [r3, #0]
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f8:	83bb      	strh	r3, [r7, #28]
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	441a      	add	r2, r3
 8005304:	8bbb      	ldrh	r3, [r7, #28]
 8005306:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800530a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800530e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005316:	b29b      	uxth	r3, r3
 8005318:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	4413      	add	r3, r2
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	b29b      	uxth	r3, r3
 8005328:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800532c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005330:	837b      	strh	r3, [r7, #26]
 8005332:	8b7b      	ldrh	r3, [r7, #26]
 8005334:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005338:	837b      	strh	r3, [r7, #26]
 800533a:	8b7b      	ldrh	r3, [r7, #26]
 800533c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005340:	837b      	strh	r3, [r7, #26]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	441a      	add	r2, r3
 800534c:	8b7b      	ldrh	r3, [r7, #26]
 800534e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005352:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005356:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800535a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800535e:	b29b      	uxth	r3, r3
 8005360:	8013      	strh	r3, [r2, #0]
 8005362:	e1a2      	b.n	80056aa <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4413      	add	r3, r2
 800536e:	881b      	ldrh	r3, [r3, #0]
 8005370:	b29b      	uxth	r3, r3
 8005372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800537a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	441a      	add	r2, r3
 8005388:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800538c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005390:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005394:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800539c:	b29b      	uxth	r3, r3
 800539e:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	65bb      	str	r3, [r7, #88]	; 0x58
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	461a      	mov	r2, r3
 80053ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053b0:	4413      	add	r3, r2
 80053b2:	65bb      	str	r3, [r7, #88]	; 0x58
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	011a      	lsls	r2, r3, #4
 80053ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053bc:	4413      	add	r3, r2
 80053be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053c2:	657b      	str	r3, [r7, #84]	; 0x54
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	891b      	ldrh	r3, [r3, #8]
 80053c8:	085b      	lsrs	r3, r3, #1
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	005b      	lsls	r3, r3, #1
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053d2:	801a      	strh	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	653b      	str	r3, [r7, #80]	; 0x50
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80053de:	b29b      	uxth	r3, r3
 80053e0:	461a      	mov	r2, r3
 80053e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053e4:	4413      	add	r3, r2
 80053e6:	653b      	str	r3, [r7, #80]	; 0x50
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	781b      	ldrb	r3, [r3, #0]
 80053ec:	011a      	lsls	r2, r3, #4
 80053ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053f0:	4413      	add	r3, r2
 80053f2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80053f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	895b      	ldrh	r3, [r3, #10]
 80053fc:	085b      	lsrs	r3, r3, #1
 80053fe:	b29b      	uxth	r3, r3
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	b29a      	uxth	r2, r3
 8005404:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005406:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	785b      	ldrb	r3, [r3, #1]
 800540c:	2b00      	cmp	r3, #0
 800540e:	f040 8091 	bne.w	8005534 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4413      	add	r3, r2
 800541c:	881b      	ldrh	r3, [r3, #0]
 800541e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005420:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005422:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d01b      	beq.n	8005462 <USB_ActivateEndpoint+0x47e>
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	4413      	add	r3, r2
 8005434:	881b      	ldrh	r3, [r3, #0]
 8005436:	b29b      	uxth	r3, r3
 8005438:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800543c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005440:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	441a      	add	r2, r3
 800544c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800544e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005452:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005456:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800545a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800545e:	b29b      	uxth	r3, r3
 8005460:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	881b      	ldrh	r3, [r3, #0]
 800546e:	873b      	strh	r3, [r7, #56]	; 0x38
 8005470:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d01b      	beq.n	80054b2 <USB_ActivateEndpoint+0x4ce>
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	4413      	add	r3, r2
 8005484:	881b      	ldrh	r3, [r3, #0]
 8005486:	b29b      	uxth	r3, r3
 8005488:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800548c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005490:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	441a      	add	r2, r3
 800549c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800549e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054aa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	4413      	add	r3, r2
 80054bc:	881b      	ldrh	r3, [r3, #0]
 80054be:	b29b      	uxth	r3, r3
 80054c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c8:	86bb      	strh	r3, [r7, #52]	; 0x34
 80054ca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80054cc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80054d0:	86bb      	strh	r3, [r7, #52]	; 0x34
 80054d2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80054d4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80054d8:	86bb      	strh	r3, [r7, #52]	; 0x34
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	441a      	add	r2, r3
 80054e4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80054e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	4413      	add	r3, r2
 8005504:	881b      	ldrh	r3, [r3, #0]
 8005506:	b29b      	uxth	r3, r3
 8005508:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800550c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005510:	867b      	strh	r3, [r7, #50]	; 0x32
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	441a      	add	r2, r3
 800551c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800551e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005522:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005526:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800552a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800552e:	b29b      	uxth	r3, r3
 8005530:	8013      	strh	r3, [r2, #0]
 8005532:	e0ba      	b.n	80056aa <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4413      	add	r3, r2
 800553e:	881b      	ldrh	r3, [r3, #0]
 8005540:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005544:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005548:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d01d      	beq.n	800558c <USB_ActivateEndpoint+0x5a8>
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	881b      	ldrh	r3, [r3, #0]
 800555c:	b29b      	uxth	r3, r3
 800555e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005566:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	441a      	add	r2, r3
 8005574:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005578:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800557c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005580:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005588:	b29b      	uxth	r3, r3
 800558a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	4413      	add	r3, r2
 8005596:	881b      	ldrh	r3, [r3, #0]
 8005598:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800559c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80055a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d01d      	beq.n	80055e4 <USB_ActivateEndpoint+0x600>
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	881b      	ldrh	r3, [r3, #0]
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055be:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	781b      	ldrb	r3, [r3, #0]
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	441a      	add	r2, r3
 80055cc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80055d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055dc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	78db      	ldrb	r3, [r3, #3]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d024      	beq.n	8005636 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4413      	add	r3, r2
 80055f6:	881b      	ldrh	r3, [r3, #0]
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005602:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005606:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800560a:	f083 0320 	eor.w	r3, r3, #32
 800560e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	441a      	add	r2, r3
 800561c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005620:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005624:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005628:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800562c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005630:	b29b      	uxth	r3, r3
 8005632:	8013      	strh	r3, [r2, #0]
 8005634:	e01d      	b.n	8005672 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	781b      	ldrb	r3, [r3, #0]
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4413      	add	r3, r2
 8005640:	881b      	ldrh	r3, [r3, #0]
 8005642:	b29b      	uxth	r3, r3
 8005644:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005648:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800564c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	441a      	add	r2, r3
 800565a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800565e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005662:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005666:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800566a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800566e:	b29b      	uxth	r3, r3
 8005670:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	881b      	ldrh	r3, [r3, #0]
 800567e:	b29b      	uxth	r3, r3
 8005680:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005684:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005688:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	441a      	add	r2, r3
 8005694:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005696:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800569a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800569e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80056aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	376c      	adds	r7, #108	; 0x6c
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr

080056b8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b08d      	sub	sp, #52	; 0x34
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	7b1b      	ldrb	r3, [r3, #12]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f040 808e 	bne.w	80057e8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	785b      	ldrb	r3, [r3, #1]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d044      	beq.n	800575e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	881b      	ldrh	r3, [r3, #0]
 80056e0:	81bb      	strh	r3, [r7, #12]
 80056e2:	89bb      	ldrh	r3, [r7, #12]
 80056e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d01b      	beq.n	8005724 <USB_DeactivateEndpoint+0x6c>
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	4413      	add	r3, r2
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005702:	817b      	strh	r3, [r7, #10]
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	441a      	add	r2, r3
 800570e:	897b      	ldrh	r3, [r7, #10]
 8005710:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005714:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005718:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800571c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005720:	b29b      	uxth	r3, r3
 8005722:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	4413      	add	r3, r2
 800572e:	881b      	ldrh	r3, [r3, #0]
 8005730:	b29b      	uxth	r3, r3
 8005732:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800573a:	813b      	strh	r3, [r7, #8]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	441a      	add	r2, r3
 8005746:	893b      	ldrh	r3, [r7, #8]
 8005748:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800574c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005750:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005758:	b29b      	uxth	r3, r3
 800575a:	8013      	strh	r3, [r2, #0]
 800575c:	e192      	b.n	8005a84 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4413      	add	r3, r2
 8005768:	881b      	ldrh	r3, [r3, #0]
 800576a:	827b      	strh	r3, [r7, #18]
 800576c:	8a7b      	ldrh	r3, [r7, #18]
 800576e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d01b      	beq.n	80057ae <USB_DeactivateEndpoint+0xf6>
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	881b      	ldrh	r3, [r3, #0]
 8005782:	b29b      	uxth	r3, r3
 8005784:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800578c:	823b      	strh	r3, [r7, #16]
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	781b      	ldrb	r3, [r3, #0]
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	441a      	add	r2, r3
 8005798:	8a3b      	ldrh	r3, [r7, #16]
 800579a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800579e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80057a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4413      	add	r3, r2
 80057b8:	881b      	ldrh	r3, [r3, #0]
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80057c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057c4:	81fb      	strh	r3, [r7, #14]
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	781b      	ldrb	r3, [r3, #0]
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	441a      	add	r2, r3
 80057d0:	89fb      	ldrh	r3, [r7, #14]
 80057d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	8013      	strh	r3, [r2, #0]
 80057e6:	e14d      	b.n	8005a84 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	785b      	ldrb	r3, [r3, #1]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f040 80a5 	bne.w	800593c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	4413      	add	r3, r2
 80057fc:	881b      	ldrh	r3, [r3, #0]
 80057fe:	843b      	strh	r3, [r7, #32]
 8005800:	8c3b      	ldrh	r3, [r7, #32]
 8005802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d01b      	beq.n	8005842 <USB_DeactivateEndpoint+0x18a>
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	781b      	ldrb	r3, [r3, #0]
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	4413      	add	r3, r2
 8005814:	881b      	ldrh	r3, [r3, #0]
 8005816:	b29b      	uxth	r3, r3
 8005818:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800581c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005820:	83fb      	strh	r3, [r7, #30]
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	441a      	add	r2, r3
 800582c:	8bfb      	ldrh	r3, [r7, #30]
 800582e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005832:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005836:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800583a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800583e:	b29b      	uxth	r3, r3
 8005840:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	4413      	add	r3, r2
 800584c:	881b      	ldrh	r3, [r3, #0]
 800584e:	83bb      	strh	r3, [r7, #28]
 8005850:	8bbb      	ldrh	r3, [r7, #28]
 8005852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005856:	2b00      	cmp	r3, #0
 8005858:	d01b      	beq.n	8005892 <USB_DeactivateEndpoint+0x1da>
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4413      	add	r3, r2
 8005864:	881b      	ldrh	r3, [r3, #0]
 8005866:	b29b      	uxth	r3, r3
 8005868:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800586c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005870:	837b      	strh	r3, [r7, #26]
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	441a      	add	r2, r3
 800587c:	8b7b      	ldrh	r3, [r7, #26]
 800587e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005882:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005886:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800588a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800588e:	b29b      	uxth	r3, r3
 8005890:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	4413      	add	r3, r2
 800589c:	881b      	ldrh	r3, [r3, #0]
 800589e:	b29b      	uxth	r3, r3
 80058a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058a8:	833b      	strh	r3, [r7, #24]
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	441a      	add	r2, r3
 80058b4:	8b3b      	ldrh	r3, [r7, #24]
 80058b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058c2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	4413      	add	r3, r2
 80058d4:	881b      	ldrh	r3, [r3, #0]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058e0:	82fb      	strh	r3, [r7, #22]
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	441a      	add	r2, r3
 80058ec:	8afb      	ldrh	r3, [r7, #22]
 80058ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058fe:	b29b      	uxth	r3, r3
 8005900:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	4413      	add	r3, r2
 800590c:	881b      	ldrh	r3, [r3, #0]
 800590e:	b29b      	uxth	r3, r3
 8005910:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005914:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005918:	82bb      	strh	r3, [r7, #20]
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	441a      	add	r2, r3
 8005924:	8abb      	ldrh	r3, [r7, #20]
 8005926:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800592a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800592e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005932:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005936:	b29b      	uxth	r3, r3
 8005938:	8013      	strh	r3, [r2, #0]
 800593a:	e0a3      	b.n	8005a84 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4413      	add	r3, r2
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800594a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800594c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d01b      	beq.n	800598c <USB_DeactivateEndpoint+0x2d4>
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	4413      	add	r3, r2
 800595e:	881b      	ldrh	r3, [r3, #0]
 8005960:	b29b      	uxth	r3, r3
 8005962:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800596a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	441a      	add	r2, r3
 8005976:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005978:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800597c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005980:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005984:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005988:	b29b      	uxth	r3, r3
 800598a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	4413      	add	r3, r2
 8005996:	881b      	ldrh	r3, [r3, #0]
 8005998:	857b      	strh	r3, [r7, #42]	; 0x2a
 800599a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800599c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01b      	beq.n	80059dc <USB_DeactivateEndpoint+0x324>
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	4413      	add	r3, r2
 80059ae:	881b      	ldrh	r3, [r3, #0]
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ba:	853b      	strh	r3, [r7, #40]	; 0x28
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	441a      	add	r2, r3
 80059c6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80059c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80059d8:	b29b      	uxth	r3, r3
 80059da:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4413      	add	r3, r2
 80059e6:	881b      	ldrh	r3, [r3, #0]
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059f2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	441a      	add	r2, r3
 80059fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005a00:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a04:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a08:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	4413      	add	r3, r2
 8005a1e:	881b      	ldrh	r3, [r3, #0]
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a2a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	441a      	add	r2, r3
 8005a36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005a38:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a3c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	4413      	add	r3, r2
 8005a56:	881b      	ldrh	r3, [r3, #0]
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a62:	847b      	strh	r3, [r7, #34]	; 0x22
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	441a      	add	r2, r3
 8005a6e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005a70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3734      	adds	r7, #52	; 0x34
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr

08005a90 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b0cc      	sub	sp, #304	; 0x130
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005a9a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005a9e:	6018      	str	r0, [r3, #0]
 8005aa0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005aa4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005aa8:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005aaa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005aae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	785b      	ldrb	r3, [r3, #1]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	f041 817d 	bne.w	8006db6 <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005abc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ac0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	699a      	ldr	r2, [r3, #24]
 8005ac8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005acc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d908      	bls.n	8005aea <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005ad8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005adc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8005ae8:	e007      	b.n	8005afa <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8005aea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005aee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	699b      	ldr	r3, [r3, #24]
 8005af6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005afa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005afe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	7b1b      	ldrb	r3, [r3, #12]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d152      	bne.n	8005bb0 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005b0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b0e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6959      	ldr	r1, [r3, #20]
 8005b16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b1a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	88da      	ldrh	r2, [r3, #6]
 8005b22:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8005b2c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8005b30:	6800      	ldr	r0, [r0, #0]
 8005b32:	f001 ff23 	bl	800797c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005b36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b3a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005b3e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005b42:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005b46:	6812      	ldr	r2, [r2, #0]
 8005b48:	601a      	str	r2, [r3, #0]
 8005b4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b4e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b60:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005b64:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005b68:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8005b6c:	6812      	ldr	r2, [r2, #0]
 8005b6e:	440a      	add	r2, r1
 8005b70:	601a      	str	r2, [r3, #0]
 8005b72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b76:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	011a      	lsls	r2, r3, #4
 8005b80:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b84:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4413      	add	r3, r2
 8005b8c:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8005b90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b94:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b9e:	b29a      	uxth	r2, r3
 8005ba0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ba4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	801a      	strh	r2, [r3, #0]
 8005bac:	f001 b8b5 	b.w	8006d1a <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005bb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bb4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	78db      	ldrb	r3, [r3, #3]
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	f040 84c6 	bne.w	800654e <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005bc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6a1a      	ldr	r2, [r3, #32]
 8005bce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bd2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	f240 8443 	bls.w	8006466 <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8005be0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005be4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	781b      	ldrb	r3, [r3, #0]
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	881b      	ldrh	r3, [r3, #0]
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c06:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8005c0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c0e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c18:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	441a      	add	r2, r3
 8005c24:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005c28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c30:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005c34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005c3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6a1a      	ldr	r2, [r3, #32]
 8005c48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c4c:	1ad2      	subs	r2, r2, r3
 8005c4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005c5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c5e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c68:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	781b      	ldrb	r3, [r3, #0]
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4413      	add	r3, r2
 8005c74:	881b      	ldrh	r3, [r3, #0]
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f000 823e 	beq.w	80060fe <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005c82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c86:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005c8a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005c8e:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005c92:	6812      	ldr	r2, [r2, #0]
 8005c94:	601a      	str	r2, [r3, #0]
 8005c96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c9a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	785b      	ldrb	r3, [r3, #1]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f040 809a 	bne.w	8005ddc <USB_EPStartXfer+0x34c>
 8005ca8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005cac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005cb0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005cb4:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005cb8:	6812      	ldr	r2, [r2, #0]
 8005cba:	601a      	str	r2, [r3, #0]
 8005cbc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005cc0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	4619      	mov	r1, r3
 8005cce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005cd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005cd6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005cda:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8005cde:	6812      	ldr	r2, [r2, #0]
 8005ce0:	440a      	add	r2, r1
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ce8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	011a      	lsls	r2, r3, #4
 8005cf2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005cf6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8005d02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d06:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d122      	bne.n	8005d5a <USB_EPStartXfer+0x2ca>
 8005d14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d18:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	881b      	ldrh	r3, [r3, #0]
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d2c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	801a      	strh	r2, [r3, #0]
 8005d34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d38:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	881b      	ldrh	r3, [r3, #0]
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d4a:	b29a      	uxth	r2, r3
 8005d4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d50:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	801a      	strh	r2, [r3, #0]
 8005d58:	e079      	b.n	8005e4e <USB_EPStartXfer+0x3be>
 8005d5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d5e:	2b3e      	cmp	r3, #62	; 0x3e
 8005d60:	d81b      	bhi.n	8005d9a <USB_EPStartXfer+0x30a>
 8005d62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d66:	085b      	lsrs	r3, r3, #1
 8005d68:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005d6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d70:	f003 0301 	and.w	r3, r3, #1
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d004      	beq.n	8005d82 <USB_EPStartXfer+0x2f2>
 8005d78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005d82:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	029b      	lsls	r3, r3, #10
 8005d8a:	b29a      	uxth	r2, r3
 8005d8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d90:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	801a      	strh	r2, [r3, #0]
 8005d98:	e059      	b.n	8005e4e <USB_EPStartXfer+0x3be>
 8005d9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d9e:	095b      	lsrs	r3, r3, #5
 8005da0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005da4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005da8:	f003 031f 	and.w	r3, r3, #31
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d104      	bne.n	8005dba <USB_EPStartXfer+0x32a>
 8005db0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005db4:	3b01      	subs	r3, #1
 8005db6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005dba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	029b      	lsls	r3, r3, #10
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dcc:	b29a      	uxth	r2, r3
 8005dce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005dd2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	801a      	strh	r2, [r3, #0]
 8005dda:	e038      	b.n	8005e4e <USB_EPStartXfer+0x3be>
 8005ddc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005de0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	785b      	ldrb	r3, [r3, #1]
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d130      	bne.n	8005e4e <USB_EPStartXfer+0x3be>
 8005dec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005df0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e02:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005e06:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005e0a:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8005e0e:	6812      	ldr	r2, [r2, #0]
 8005e10:	440a      	add	r2, r1
 8005e12:	601a      	str	r2, [r3, #0]
 8005e14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e18:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	011a      	lsls	r2, r3, #4
 8005e22:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e26:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8005e32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e36:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005e3a:	601a      	str	r2, [r3, #0]
 8005e3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e40:	b29a      	uxth	r2, r3
 8005e42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005e4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	895b      	ldrh	r3, [r3, #10]
 8005e5a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005e5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	6959      	ldr	r1, [r3, #20]
 8005e6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005e74:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8005e78:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8005e7c:	6800      	ldr	r0, [r0, #0]
 8005e7e:	f001 fd7d 	bl	800797c <USB_WritePMA>
            ep->xfer_buff += len;
 8005e82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	695a      	ldr	r2, [r3, #20]
 8005e8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e92:	441a      	add	r2, r3
 8005e94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e98:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005ea0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ea4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	6a1a      	ldr	r2, [r3, #32]
 8005eac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005eb0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d90f      	bls.n	8005edc <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 8005ebc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ec0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	6a1a      	ldr	r2, [r3, #32]
 8005ec8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ecc:	1ad2      	subs	r2, r2, r3
 8005ece:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ed2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	621a      	str	r2, [r3, #32]
 8005eda:	e00e      	b.n	8005efa <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 8005edc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ee0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	6a1b      	ldr	r3, [r3, #32]
 8005ee8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8005eec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ef0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005efa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005efe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	785b      	ldrb	r3, [r3, #1]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f040 809a 	bne.w	8006040 <USB_EPStartXfer+0x5b0>
 8005f0c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f10:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005f14:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005f18:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005f1c:	6812      	ldr	r2, [r2, #0]
 8005f1e:	601a      	str	r2, [r3, #0]
 8005f20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f24:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	4619      	mov	r1, r3
 8005f32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f36:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005f3a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005f3e:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8005f42:	6812      	ldr	r2, [r2, #0]
 8005f44:	440a      	add	r2, r1
 8005f46:	601a      	str	r2, [r3, #0]
 8005f48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	011a      	lsls	r2, r3, #4
 8005f56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f5a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4413      	add	r3, r2
 8005f62:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8005f66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f6a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d122      	bne.n	8005fbe <USB_EPStartXfer+0x52e>
 8005f78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f7c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	881b      	ldrh	r3, [r3, #0]
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f8a:	b29a      	uxth	r2, r3
 8005f8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f90:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	801a      	strh	r2, [r3, #0]
 8005f98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f9c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	881b      	ldrh	r3, [r3, #0]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005faa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fae:	b29a      	uxth	r2, r3
 8005fb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005fb4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	801a      	strh	r2, [r3, #0]
 8005fbc:	e083      	b.n	80060c6 <USB_EPStartXfer+0x636>
 8005fbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fc2:	2b3e      	cmp	r3, #62	; 0x3e
 8005fc4:	d81b      	bhi.n	8005ffe <USB_EPStartXfer+0x56e>
 8005fc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fca:	085b      	lsrs	r3, r3, #1
 8005fcc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005fd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fd4:	f003 0301 	and.w	r3, r3, #1
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d004      	beq.n	8005fe6 <USB_EPStartXfer+0x556>
 8005fdc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005fe6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	029b      	lsls	r3, r3, #10
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ff4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	801a      	strh	r2, [r3, #0]
 8005ffc:	e063      	b.n	80060c6 <USB_EPStartXfer+0x636>
 8005ffe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006002:	095b      	lsrs	r3, r3, #5
 8006004:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006008:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800600c:	f003 031f 	and.w	r3, r3, #31
 8006010:	2b00      	cmp	r3, #0
 8006012:	d104      	bne.n	800601e <USB_EPStartXfer+0x58e>
 8006014:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006018:	3b01      	subs	r3, #1
 800601a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800601e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006022:	b29b      	uxth	r3, r3
 8006024:	029b      	lsls	r3, r3, #10
 8006026:	b29b      	uxth	r3, r3
 8006028:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800602c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006030:	b29a      	uxth	r2, r3
 8006032:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006036:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	801a      	strh	r2, [r3, #0]
 800603e:	e042      	b.n	80060c6 <USB_EPStartXfer+0x636>
 8006040:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006044:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	785b      	ldrb	r3, [r3, #1]
 800604c:	2b01      	cmp	r3, #1
 800604e:	d13a      	bne.n	80060c6 <USB_EPStartXfer+0x636>
 8006050:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006054:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006058:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800605c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8006060:	6812      	ldr	r2, [r2, #0]
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006068:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006072:	b29b      	uxth	r3, r3
 8006074:	4619      	mov	r1, r3
 8006076:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800607a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800607e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006082:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8006086:	6812      	ldr	r2, [r2, #0]
 8006088:	440a      	add	r2, r1
 800608a:	601a      	str	r2, [r3, #0]
 800608c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006090:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	011a      	lsls	r2, r3, #4
 800609a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800609e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4413      	add	r3, r2
 80060a6:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80060aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060ae:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80060b2:	601a      	str	r2, [r3, #0]
 80060b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80060b8:	b29a      	uxth	r2, r3
 80060ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060be:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80060c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	891b      	ldrh	r3, [r3, #8]
 80060d2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	6959      	ldr	r1, [r3, #20]
 80060e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80060ec:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80060f0:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80060f4:	6800      	ldr	r0, [r0, #0]
 80060f6:	f001 fc41 	bl	800797c <USB_WritePMA>
 80060fa:	f000 be0e 	b.w	8006d1a <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80060fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006102:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	785b      	ldrb	r3, [r3, #1]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d16d      	bne.n	80061ea <USB_EPStartXfer+0x75a>
 800610e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006112:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	64bb      	str	r3, [r7, #72]	; 0x48
 800611a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800611e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006128:	b29b      	uxth	r3, r3
 800612a:	461a      	mov	r2, r3
 800612c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800612e:	4413      	add	r3, r2
 8006130:	64bb      	str	r3, [r7, #72]	; 0x48
 8006132:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006136:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	781b      	ldrb	r3, [r3, #0]
 800613e:	011a      	lsls	r2, r3, #4
 8006140:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006142:	4413      	add	r3, r2
 8006144:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006148:	647b      	str	r3, [r7, #68]	; 0x44
 800614a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800614e:	2b00      	cmp	r3, #0
 8006150:	d112      	bne.n	8006178 <USB_EPStartXfer+0x6e8>
 8006152:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006154:	881b      	ldrh	r3, [r3, #0]
 8006156:	b29b      	uxth	r3, r3
 8006158:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800615c:	b29a      	uxth	r2, r3
 800615e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006160:	801a      	strh	r2, [r3, #0]
 8006162:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006164:	881b      	ldrh	r3, [r3, #0]
 8006166:	b29b      	uxth	r3, r3
 8006168:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800616c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006170:	b29a      	uxth	r2, r3
 8006172:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006174:	801a      	strh	r2, [r3, #0]
 8006176:	e063      	b.n	8006240 <USB_EPStartXfer+0x7b0>
 8006178:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800617c:	2b3e      	cmp	r3, #62	; 0x3e
 800617e:	d817      	bhi.n	80061b0 <USB_EPStartXfer+0x720>
 8006180:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006184:	085b      	lsrs	r3, r3, #1
 8006186:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800618a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d004      	beq.n	80061a0 <USB_EPStartXfer+0x710>
 8006196:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800619a:	3301      	adds	r3, #1
 800619c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80061a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	029b      	lsls	r3, r3, #10
 80061a8:	b29a      	uxth	r2, r3
 80061aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061ac:	801a      	strh	r2, [r3, #0]
 80061ae:	e047      	b.n	8006240 <USB_EPStartXfer+0x7b0>
 80061b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061b4:	095b      	lsrs	r3, r3, #5
 80061b6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80061ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061be:	f003 031f 	and.w	r3, r3, #31
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d104      	bne.n	80061d0 <USB_EPStartXfer+0x740>
 80061c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80061ca:	3b01      	subs	r3, #1
 80061cc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80061d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	029b      	lsls	r3, r3, #10
 80061d8:	b29b      	uxth	r3, r3
 80061da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061e6:	801a      	strh	r2, [r3, #0]
 80061e8:	e02a      	b.n	8006240 <USB_EPStartXfer+0x7b0>
 80061ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80061ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	785b      	ldrb	r3, [r3, #1]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d122      	bne.n	8006240 <USB_EPStartXfer+0x7b0>
 80061fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80061fe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	653b      	str	r3, [r7, #80]	; 0x50
 8006206:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800620a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006214:	b29b      	uxth	r3, r3
 8006216:	461a      	mov	r2, r3
 8006218:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800621a:	4413      	add	r3, r2
 800621c:	653b      	str	r3, [r7, #80]	; 0x50
 800621e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006222:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	011a      	lsls	r2, r3, #4
 800622c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800622e:	4413      	add	r3, r2
 8006230:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006234:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006236:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800623a:	b29a      	uxth	r2, r3
 800623c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800623e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006240:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006244:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	891b      	ldrh	r3, [r3, #8]
 800624c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006250:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006254:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6959      	ldr	r1, [r3, #20]
 800625c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006260:	b29b      	uxth	r3, r3
 8006262:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006266:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800626a:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800626e:	6800      	ldr	r0, [r0, #0]
 8006270:	f001 fb84 	bl	800797c <USB_WritePMA>
            ep->xfer_buff += len;
 8006274:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006278:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	695a      	ldr	r2, [r3, #20]
 8006280:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006284:	441a      	add	r2, r3
 8006286:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800628a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006292:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006296:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6a1a      	ldr	r2, [r3, #32]
 800629e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d90f      	bls.n	80062ce <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 80062ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6a1a      	ldr	r2, [r3, #32]
 80062ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80062be:	1ad2      	subs	r2, r2, r3
 80062c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	621a      	str	r2, [r3, #32]
 80062cc:	e00e      	b.n	80062ec <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 80062ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80062de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2200      	movs	r2, #0
 80062ea:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80062ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	643b      	str	r3, [r7, #64]	; 0x40
 80062f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062fc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	785b      	ldrb	r3, [r3, #1]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d16d      	bne.n	80063e4 <USB_EPStartXfer+0x954>
 8006308:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800630c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	63bb      	str	r3, [r7, #56]	; 0x38
 8006314:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006318:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006322:	b29b      	uxth	r3, r3
 8006324:	461a      	mov	r2, r3
 8006326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006328:	4413      	add	r3, r2
 800632a:	63bb      	str	r3, [r7, #56]	; 0x38
 800632c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006330:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	781b      	ldrb	r3, [r3, #0]
 8006338:	011a      	lsls	r2, r3, #4
 800633a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800633c:	4413      	add	r3, r2
 800633e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006342:	637b      	str	r3, [r7, #52]	; 0x34
 8006344:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006348:	2b00      	cmp	r3, #0
 800634a:	d112      	bne.n	8006372 <USB_EPStartXfer+0x8e2>
 800634c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	b29b      	uxth	r3, r3
 8006352:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006356:	b29a      	uxth	r2, r3
 8006358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800635a:	801a      	strh	r2, [r3, #0]
 800635c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800635e:	881b      	ldrh	r3, [r3, #0]
 8006360:	b29b      	uxth	r3, r3
 8006362:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006366:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800636a:	b29a      	uxth	r2, r3
 800636c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800636e:	801a      	strh	r2, [r3, #0]
 8006370:	e05d      	b.n	800642e <USB_EPStartXfer+0x99e>
 8006372:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006376:	2b3e      	cmp	r3, #62	; 0x3e
 8006378:	d817      	bhi.n	80063aa <USB_EPStartXfer+0x91a>
 800637a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800637e:	085b      	lsrs	r3, r3, #1
 8006380:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006384:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b00      	cmp	r3, #0
 800638e:	d004      	beq.n	800639a <USB_EPStartXfer+0x90a>
 8006390:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006394:	3301      	adds	r3, #1
 8006396:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800639a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800639e:	b29b      	uxth	r3, r3
 80063a0:	029b      	lsls	r3, r3, #10
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063a6:	801a      	strh	r2, [r3, #0]
 80063a8:	e041      	b.n	800642e <USB_EPStartXfer+0x99e>
 80063aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063ae:	095b      	lsrs	r3, r3, #5
 80063b0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80063b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063b8:	f003 031f 	and.w	r3, r3, #31
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d104      	bne.n	80063ca <USB_EPStartXfer+0x93a>
 80063c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80063c4:	3b01      	subs	r3, #1
 80063c6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80063ca:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	029b      	lsls	r3, r3, #10
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063dc:	b29a      	uxth	r2, r3
 80063de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063e0:	801a      	strh	r2, [r3, #0]
 80063e2:	e024      	b.n	800642e <USB_EPStartXfer+0x99e>
 80063e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	785b      	ldrb	r3, [r3, #1]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d11c      	bne.n	800642e <USB_EPStartXfer+0x99e>
 80063f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006402:	b29b      	uxth	r3, r3
 8006404:	461a      	mov	r2, r3
 8006406:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006408:	4413      	add	r3, r2
 800640a:	643b      	str	r3, [r7, #64]	; 0x40
 800640c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006410:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	011a      	lsls	r2, r3, #4
 800641a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800641c:	4413      	add	r3, r2
 800641e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006424:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006428:	b29a      	uxth	r2, r3
 800642a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800642c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800642e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006432:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	895b      	ldrh	r3, [r3, #10]
 800643a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800643e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006442:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	6959      	ldr	r1, [r3, #20]
 800644a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800644e:	b29b      	uxth	r3, r3
 8006450:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006454:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006458:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800645c:	6800      	ldr	r0, [r0, #0]
 800645e:	f001 fa8d 	bl	800797c <USB_WritePMA>
 8006462:	f000 bc5a 	b.w	8006d1a <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006466:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800646a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6a1b      	ldr	r3, [r3, #32]
 8006472:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8006476:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800647a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006484:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4413      	add	r3, r2
 8006490:	881b      	ldrh	r3, [r3, #0]
 8006492:	b29b      	uxth	r3, r3
 8006494:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8006498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800649c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80064a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	441a      	add	r2, r3
 80064ba:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80064be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80064d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064d6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064e2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	461a      	mov	r2, r3
 80064f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064f2:	4413      	add	r3, r2
 80064f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	011a      	lsls	r2, r3, #4
 8006504:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006506:	4413      	add	r3, r2
 8006508:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800650c:	65bb      	str	r3, [r7, #88]	; 0x58
 800650e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006512:	b29a      	uxth	r2, r3
 8006514:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006516:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006518:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800651c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	891b      	ldrh	r3, [r3, #8]
 8006524:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006528:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800652c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	6959      	ldr	r1, [r3, #20]
 8006534:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006538:	b29b      	uxth	r3, r3
 800653a:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800653e:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006542:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006546:	6800      	ldr	r0, [r0, #0]
 8006548:	f001 fa18 	bl	800797c <USB_WritePMA>
 800654c:	e3e5      	b.n	8006d1a <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800654e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006552:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800655c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4413      	add	r3, r2
 8006568:	881b      	ldrh	r3, [r3, #0]
 800656a:	b29b      	uxth	r3, r3
 800656c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006574:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8006578:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800657c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006586:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	781b      	ldrb	r3, [r3, #0]
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	441a      	add	r2, r3
 8006592:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8006596:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800659a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800659e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80065a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80065aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6a1a      	ldr	r2, [r3, #32]
 80065b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065ba:	1ad2      	subs	r2, r2, r3
 80065bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80065c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	881b      	ldrh	r3, [r3, #0]
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f000 81bc 	beq.w	8006968 <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80065f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80065fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006602:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	785b      	ldrb	r3, [r3, #1]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d16d      	bne.n	80066ea <USB_EPStartXfer+0xc5a>
 800660e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006612:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	67bb      	str	r3, [r7, #120]	; 0x78
 800661a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800661e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006628:	b29b      	uxth	r3, r3
 800662a:	461a      	mov	r2, r3
 800662c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800662e:	4413      	add	r3, r2
 8006630:	67bb      	str	r3, [r7, #120]	; 0x78
 8006632:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006636:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	011a      	lsls	r2, r3, #4
 8006640:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006642:	4413      	add	r3, r2
 8006644:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006648:	677b      	str	r3, [r7, #116]	; 0x74
 800664a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800664e:	2b00      	cmp	r3, #0
 8006650:	d112      	bne.n	8006678 <USB_EPStartXfer+0xbe8>
 8006652:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006654:	881b      	ldrh	r3, [r3, #0]
 8006656:	b29b      	uxth	r3, r3
 8006658:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800665c:	b29a      	uxth	r2, r3
 800665e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006660:	801a      	strh	r2, [r3, #0]
 8006662:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006664:	881b      	ldrh	r3, [r3, #0]
 8006666:	b29b      	uxth	r3, r3
 8006668:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800666c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006670:	b29a      	uxth	r2, r3
 8006672:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006674:	801a      	strh	r2, [r3, #0]
 8006676:	e060      	b.n	800673a <USB_EPStartXfer+0xcaa>
 8006678:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800667c:	2b3e      	cmp	r3, #62	; 0x3e
 800667e:	d817      	bhi.n	80066b0 <USB_EPStartXfer+0xc20>
 8006680:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006684:	085b      	lsrs	r3, r3, #1
 8006686:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800668a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	d004      	beq.n	80066a0 <USB_EPStartXfer+0xc10>
 8006696:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800669a:	3301      	adds	r3, #1
 800669c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80066a0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	029b      	lsls	r3, r3, #10
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066ac:	801a      	strh	r2, [r3, #0]
 80066ae:	e044      	b.n	800673a <USB_EPStartXfer+0xcaa>
 80066b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80066b4:	095b      	lsrs	r3, r3, #5
 80066b6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80066ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80066be:	f003 031f 	and.w	r3, r3, #31
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d104      	bne.n	80066d0 <USB_EPStartXfer+0xc40>
 80066c6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80066ca:	3b01      	subs	r3, #1
 80066cc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80066d0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	029b      	lsls	r3, r3, #10
 80066d8:	b29b      	uxth	r3, r3
 80066da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066e6:	801a      	strh	r2, [r3, #0]
 80066e8:	e027      	b.n	800673a <USB_EPStartXfer+0xcaa>
 80066ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	785b      	ldrb	r3, [r3, #1]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d11f      	bne.n	800673a <USB_EPStartXfer+0xcaa>
 80066fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066fe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006708:	b29b      	uxth	r3, r3
 800670a:	461a      	mov	r2, r3
 800670c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006710:	4413      	add	r3, r2
 8006712:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006716:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800671a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	011a      	lsls	r2, r3, #4
 8006724:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006728:	4413      	add	r3, r2
 800672a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800672e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006730:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006734:	b29a      	uxth	r2, r3
 8006736:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006738:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800673a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800673e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	895b      	ldrh	r3, [r3, #10]
 8006746:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800674a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800674e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6959      	ldr	r1, [r3, #20]
 8006756:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800675a:	b29b      	uxth	r3, r3
 800675c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006760:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006764:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006768:	6800      	ldr	r0, [r0, #0]
 800676a:	f001 f907 	bl	800797c <USB_WritePMA>
          ep->xfer_buff += len;
 800676e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006772:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	695a      	ldr	r2, [r3, #20]
 800677a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800677e:	441a      	add	r2, r3
 8006780:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006784:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800678c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006790:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6a1a      	ldr	r2, [r3, #32]
 8006798:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800679c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d90f      	bls.n	80067c8 <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 80067a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	6a1a      	ldr	r2, [r3, #32]
 80067b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067b8:	1ad2      	subs	r2, r2, r3
 80067ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	621a      	str	r2, [r3, #32]
 80067c6:	e00e      	b.n	80067e6 <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 80067c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6a1b      	ldr	r3, [r3, #32]
 80067d4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80067d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2200      	movs	r2, #0
 80067e4:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80067e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	f000 8295 	beq.w	8006d1a <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80067f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80067f4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	785b      	ldrb	r3, [r3, #1]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d16d      	bne.n	80068dc <USB_EPStartXfer+0xe4c>
 8006800:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006804:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	66bb      	str	r3, [r7, #104]	; 0x68
 800680c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006810:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800681a:	b29b      	uxth	r3, r3
 800681c:	461a      	mov	r2, r3
 800681e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006820:	4413      	add	r3, r2
 8006822:	66bb      	str	r3, [r7, #104]	; 0x68
 8006824:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006828:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	011a      	lsls	r2, r3, #4
 8006832:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006834:	4413      	add	r3, r2
 8006836:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800683a:	667b      	str	r3, [r7, #100]	; 0x64
 800683c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006840:	2b00      	cmp	r3, #0
 8006842:	d112      	bne.n	800686a <USB_EPStartXfer+0xdda>
 8006844:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006846:	881b      	ldrh	r3, [r3, #0]
 8006848:	b29b      	uxth	r3, r3
 800684a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800684e:	b29a      	uxth	r2, r3
 8006850:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006852:	801a      	strh	r2, [r3, #0]
 8006854:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006856:	881b      	ldrh	r3, [r3, #0]
 8006858:	b29b      	uxth	r3, r3
 800685a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800685e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006862:	b29a      	uxth	r2, r3
 8006864:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006866:	801a      	strh	r2, [r3, #0]
 8006868:	e063      	b.n	8006932 <USB_EPStartXfer+0xea2>
 800686a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800686e:	2b3e      	cmp	r3, #62	; 0x3e
 8006870:	d817      	bhi.n	80068a2 <USB_EPStartXfer+0xe12>
 8006872:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006876:	085b      	lsrs	r3, r3, #1
 8006878:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800687c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006880:	f003 0301 	and.w	r3, r3, #1
 8006884:	2b00      	cmp	r3, #0
 8006886:	d004      	beq.n	8006892 <USB_EPStartXfer+0xe02>
 8006888:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800688c:	3301      	adds	r3, #1
 800688e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006892:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006896:	b29b      	uxth	r3, r3
 8006898:	029b      	lsls	r3, r3, #10
 800689a:	b29a      	uxth	r2, r3
 800689c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800689e:	801a      	strh	r2, [r3, #0]
 80068a0:	e047      	b.n	8006932 <USB_EPStartXfer+0xea2>
 80068a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068a6:	095b      	lsrs	r3, r3, #5
 80068a8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80068ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068b0:	f003 031f 	and.w	r3, r3, #31
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d104      	bne.n	80068c2 <USB_EPStartXfer+0xe32>
 80068b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80068bc:	3b01      	subs	r3, #1
 80068be:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80068c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	029b      	lsls	r3, r3, #10
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80068d8:	801a      	strh	r2, [r3, #0]
 80068da:	e02a      	b.n	8006932 <USB_EPStartXfer+0xea2>
 80068dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	785b      	ldrb	r3, [r3, #1]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d122      	bne.n	8006932 <USB_EPStartXfer+0xea2>
 80068ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	673b      	str	r3, [r7, #112]	; 0x70
 80068f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006906:	b29b      	uxth	r3, r3
 8006908:	461a      	mov	r2, r3
 800690a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800690c:	4413      	add	r3, r2
 800690e:	673b      	str	r3, [r7, #112]	; 0x70
 8006910:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006914:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	011a      	lsls	r2, r3, #4
 800691e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006920:	4413      	add	r3, r2
 8006922:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006926:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006928:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800692c:	b29a      	uxth	r2, r3
 800692e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006930:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006932:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006936:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	891b      	ldrh	r3, [r3, #8]
 800693e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006942:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006946:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	6959      	ldr	r1, [r3, #20]
 800694e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006952:	b29b      	uxth	r3, r3
 8006954:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006958:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800695c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006960:	6800      	ldr	r0, [r0, #0]
 8006962:	f001 f80b 	bl	800797c <USB_WritePMA>
 8006966:	e1d8      	b.n	8006d1a <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006968:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800696c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	785b      	ldrb	r3, [r3, #1]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d178      	bne.n	8006a6a <USB_EPStartXfer+0xfda>
 8006978:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800697c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006986:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800698a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006994:	b29b      	uxth	r3, r3
 8006996:	461a      	mov	r2, r3
 8006998:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800699c:	4413      	add	r3, r2
 800699e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80069a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069a6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	011a      	lsls	r2, r3, #4
 80069b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80069b4:	4413      	add	r3, r2
 80069b6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80069ba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80069be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d116      	bne.n	80069f4 <USB_EPStartXfer+0xf64>
 80069c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069ca:	881b      	ldrh	r3, [r3, #0]
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80069d2:	b29a      	uxth	r2, r3
 80069d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069d8:	801a      	strh	r2, [r3, #0]
 80069da:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069de:	881b      	ldrh	r3, [r3, #0]
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80069f0:	801a      	strh	r2, [r3, #0]
 80069f2:	e06b      	b.n	8006acc <USB_EPStartXfer+0x103c>
 80069f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069f8:	2b3e      	cmp	r3, #62	; 0x3e
 80069fa:	d818      	bhi.n	8006a2e <USB_EPStartXfer+0xf9e>
 80069fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a00:	085b      	lsrs	r3, r3, #1
 8006a02:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006a06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d004      	beq.n	8006a1c <USB_EPStartXfer+0xf8c>
 8006a12:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006a16:	3301      	adds	r3, #1
 8006a18:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006a1c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	029b      	lsls	r3, r3, #10
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a2a:	801a      	strh	r2, [r3, #0]
 8006a2c:	e04e      	b.n	8006acc <USB_EPStartXfer+0x103c>
 8006a2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a32:	095b      	lsrs	r3, r3, #5
 8006a34:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006a38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a3c:	f003 031f 	and.w	r3, r3, #31
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d104      	bne.n	8006a4e <USB_EPStartXfer+0xfbe>
 8006a44:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006a4e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	029b      	lsls	r3, r3, #10
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a66:	801a      	strh	r2, [r3, #0]
 8006a68:	e030      	b.n	8006acc <USB_EPStartXfer+0x103c>
 8006a6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a6e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	785b      	ldrb	r3, [r3, #1]
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d128      	bne.n	8006acc <USB_EPStartXfer+0x103c>
 8006a7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a7e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006a88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a8c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	461a      	mov	r2, r3
 8006a9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006a9e:	4413      	add	r3, r2
 8006aa0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006aa4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006aa8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	011a      	lsls	r2, r3, #4
 8006ab2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006ab6:	4413      	add	r3, r2
 8006ab8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006abc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006ac0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ac4:	b29a      	uxth	r2, r3
 8006ac6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006aca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006acc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ad0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	891b      	ldrh	r3, [r3, #8]
 8006ad8:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006adc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ae0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	6959      	ldr	r1, [r3, #20]
 8006ae8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006af2:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006af6:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006afa:	6800      	ldr	r0, [r0, #0]
 8006afc:	f000 ff3e 	bl	800797c <USB_WritePMA>
          ep->xfer_buff += len;
 8006b00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	695a      	ldr	r2, [r3, #20]
 8006b0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b10:	441a      	add	r2, r3
 8006b12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8006b1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b22:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	6a1a      	ldr	r2, [r3, #32]
 8006b2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d90f      	bls.n	8006b5a <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 8006b3a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b3e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6a1a      	ldr	r2, [r3, #32]
 8006b46:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b4a:	1ad2      	subs	r2, r2, r3
 8006b4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b50:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	621a      	str	r2, [r3, #32]
 8006b58:	e00e      	b.n	8006b78 <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 8006b5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8006b6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b6e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2200      	movs	r2, #0
 8006b76:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8006b78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f000 80cc 	beq.w	8006d1a <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006b82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b86:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b94:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	785b      	ldrb	r3, [r3, #1]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d178      	bne.n	8006c92 <USB_EPStartXfer+0x1202>
 8006ba0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ba4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006bae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bb2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006bc4:	4413      	add	r3, r2
 8006bc6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006bca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	011a      	lsls	r2, r3, #4
 8006bd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006bdc:	4413      	add	r3, r2
 8006bde:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006be2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006be6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d116      	bne.n	8006c1c <USB_EPStartXfer+0x118c>
 8006bee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006bf2:	881b      	ldrh	r3, [r3, #0]
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c00:	801a      	strh	r2, [r3, #0]
 8006c02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c06:	881b      	ldrh	r3, [r3, #0]
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c18:	801a      	strh	r2, [r3, #0]
 8006c1a:	e064      	b.n	8006ce6 <USB_EPStartXfer+0x1256>
 8006c1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c20:	2b3e      	cmp	r3, #62	; 0x3e
 8006c22:	d818      	bhi.n	8006c56 <USB_EPStartXfer+0x11c6>
 8006c24:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c28:	085b      	lsrs	r3, r3, #1
 8006c2a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006c2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d004      	beq.n	8006c44 <USB_EPStartXfer+0x11b4>
 8006c3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c3e:	3301      	adds	r3, #1
 8006c40:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006c44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	029b      	lsls	r3, r3, #10
 8006c4c:	b29a      	uxth	r2, r3
 8006c4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c52:	801a      	strh	r2, [r3, #0]
 8006c54:	e047      	b.n	8006ce6 <USB_EPStartXfer+0x1256>
 8006c56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c5a:	095b      	lsrs	r3, r3, #5
 8006c5c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006c60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c64:	f003 031f 	and.w	r3, r3, #31
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d104      	bne.n	8006c76 <USB_EPStartXfer+0x11e6>
 8006c6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c70:	3b01      	subs	r3, #1
 8006c72:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006c76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	029b      	lsls	r3, r3, #10
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c8e:	801a      	strh	r2, [r3, #0]
 8006c90:	e029      	b.n	8006ce6 <USB_EPStartXfer+0x1256>
 8006c92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	785b      	ldrb	r3, [r3, #1]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d121      	bne.n	8006ce6 <USB_EPStartXfer+0x1256>
 8006ca2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ca6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006cb8:	4413      	add	r3, r2
 8006cba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006cbe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cc2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	011a      	lsls	r2, r3, #4
 8006ccc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006cd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006cda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ce4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006ce6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	895b      	ldrh	r3, [r3, #10]
 8006cf2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006cf6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cfa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	6959      	ldr	r1, [r3, #20]
 8006d02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006d0c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006d10:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006d14:	6800      	ldr	r0, [r0, #0]
 8006d16:	f000 fe31 	bl	800797c <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006d1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d1e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4413      	add	r3, r2
 8006d34:	881b      	ldrh	r3, [r3, #0]
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006d3c:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8006d40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d48:	8013      	strh	r3, [r2, #0]
 8006d4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d4e:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8006d52:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006d56:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8006d5a:	8812      	ldrh	r2, [r2, #0]
 8006d5c:	f082 0210 	eor.w	r2, r2, #16
 8006d60:	801a      	strh	r2, [r3, #0]
 8006d62:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d66:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8006d6a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006d6e:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8006d72:	8812      	ldrh	r2, [r2, #0]
 8006d74:	f082 0220 	eor.w	r2, r2, #32
 8006d78:	801a      	strh	r2, [r3, #0]
 8006d7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d7e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d88:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	441a      	add	r2, r3
 8006d94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006d98:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8006d9c:	881b      	ldrh	r3, [r3, #0]
 8006d9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006da2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006da6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	8013      	strh	r3, [r2, #0]
 8006db2:	f000 bc9f 	b.w	80076f4 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006db6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	7b1b      	ldrb	r3, [r3, #12]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f040 80ae 	bne.w	8006f24 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006dc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dcc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	699a      	ldr	r2, [r3, #24]
 8006dd4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dd8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	691b      	ldr	r3, [r3, #16]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d917      	bls.n	8006e14 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 8006de4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006de8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8006df4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006df8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	699a      	ldr	r2, [r3, #24]
 8006e00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e04:	1ad2      	subs	r2, r2, r3
 8006e06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e0a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	619a      	str	r2, [r3, #24]
 8006e12:	e00e      	b.n	8006e32 <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8006e14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e18:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	699b      	ldr	r3, [r3, #24]
 8006e20:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8006e24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006e32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e36:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e44:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	461a      	mov	r2, r3
 8006e52:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006e56:	4413      	add	r3, r2
 8006e58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e60:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	011a      	lsls	r2, r3, #4
 8006e6a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006e6e:	4413      	add	r3, r2
 8006e70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e74:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006e78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d116      	bne.n	8006eae <USB_EPStartXfer+0x141e>
 8006e80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e84:	881b      	ldrh	r3, [r3, #0]
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e8c:	b29a      	uxth	r2, r3
 8006e8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e92:	801a      	strh	r2, [r3, #0]
 8006e94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e98:	881b      	ldrh	r3, [r3, #0]
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ea4:	b29a      	uxth	r2, r3
 8006ea6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006eaa:	801a      	strh	r2, [r3, #0]
 8006eac:	e3e8      	b.n	8007680 <USB_EPStartXfer+0x1bf0>
 8006eae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eb2:	2b3e      	cmp	r3, #62	; 0x3e
 8006eb4:	d818      	bhi.n	8006ee8 <USB_EPStartXfer+0x1458>
 8006eb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eba:	085b      	lsrs	r3, r3, #1
 8006ebc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006ec0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ec4:	f003 0301 	and.w	r3, r3, #1
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d004      	beq.n	8006ed6 <USB_EPStartXfer+0x1446>
 8006ecc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006ed6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	029b      	lsls	r3, r3, #10
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006ee4:	801a      	strh	r2, [r3, #0]
 8006ee6:	e3cb      	b.n	8007680 <USB_EPStartXfer+0x1bf0>
 8006ee8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eec:	095b      	lsrs	r3, r3, #5
 8006eee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006ef2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ef6:	f003 031f 	and.w	r3, r3, #31
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d104      	bne.n	8006f08 <USB_EPStartXfer+0x1478>
 8006efe:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006f02:	3b01      	subs	r3, #1
 8006f04:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006f08:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	029b      	lsls	r3, r3, #10
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f1a:	b29a      	uxth	r2, r3
 8006f1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f20:	801a      	strh	r2, [r3, #0]
 8006f22:	e3ad      	b.n	8007680 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006f24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	78db      	ldrb	r3, [r3, #3]
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	f040 8200 	bne.w	8007336 <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006f36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	785b      	ldrb	r3, [r3, #1]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f040 8091 	bne.w	800706a <USB_EPStartXfer+0x15da>
 8006f48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f4c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006f56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f5a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	461a      	mov	r2, r3
 8006f68:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006f72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f76:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	781b      	ldrb	r3, [r3, #0]
 8006f7e:	011a      	lsls	r2, r3, #4
 8006f80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006f84:	4413      	add	r3, r2
 8006f86:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006f8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d116      	bne.n	8006fcc <USB_EPStartXfer+0x153c>
 8006f9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006faa:	b29a      	uxth	r2, r3
 8006fac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006fb0:	801a      	strh	r2, [r3, #0]
 8006fb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006fb6:	881b      	ldrh	r3, [r3, #0]
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fc2:	b29a      	uxth	r2, r3
 8006fc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006fc8:	801a      	strh	r2, [r3, #0]
 8006fca:	e083      	b.n	80070d4 <USB_EPStartXfer+0x1644>
 8006fcc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fd0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	2b3e      	cmp	r3, #62	; 0x3e
 8006fda:	d820      	bhi.n	800701e <USB_EPStartXfer+0x158e>
 8006fdc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fe0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	085b      	lsrs	r3, r3, #1
 8006fea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006fee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ff2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d004      	beq.n	800700c <USB_EPStartXfer+0x157c>
 8007002:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007006:	3301      	adds	r3, #1
 8007008:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800700c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007010:	b29b      	uxth	r3, r3
 8007012:	029b      	lsls	r3, r3, #10
 8007014:	b29a      	uxth	r2, r3
 8007016:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800701a:	801a      	strh	r2, [r3, #0]
 800701c:	e05a      	b.n	80070d4 <USB_EPStartXfer+0x1644>
 800701e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007022:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	095b      	lsrs	r3, r3, #5
 800702c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007030:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007034:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	691b      	ldr	r3, [r3, #16]
 800703c:	f003 031f 	and.w	r3, r3, #31
 8007040:	2b00      	cmp	r3, #0
 8007042:	d104      	bne.n	800704e <USB_EPStartXfer+0x15be>
 8007044:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007048:	3b01      	subs	r3, #1
 800704a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800704e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007052:	b29b      	uxth	r3, r3
 8007054:	029b      	lsls	r3, r3, #10
 8007056:	b29b      	uxth	r3, r3
 8007058:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800705c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007060:	b29a      	uxth	r2, r3
 8007062:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007066:	801a      	strh	r2, [r3, #0]
 8007068:	e034      	b.n	80070d4 <USB_EPStartXfer+0x1644>
 800706a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800706e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	785b      	ldrb	r3, [r3, #1]
 8007076:	2b01      	cmp	r3, #1
 8007078:	d12c      	bne.n	80070d4 <USB_EPStartXfer+0x1644>
 800707a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800707e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007088:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800708c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007096:	b29b      	uxth	r3, r3
 8007098:	461a      	mov	r2, r3
 800709a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800709e:	4413      	add	r3, r2
 80070a0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80070a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	011a      	lsls	r2, r3, #4
 80070b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80070b6:	4413      	add	r3, r2
 80070b8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80070bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80070c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	691b      	ldr	r3, [r3, #16]
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80070d2:	801a      	strh	r2, [r3, #0]
 80070d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80070e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	785b      	ldrb	r3, [r3, #1]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f040 8091 	bne.w	8007216 <USB_EPStartXfer+0x1786>
 80070f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80070f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007102:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007106:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007110:	b29b      	uxth	r3, r3
 8007112:	461a      	mov	r2, r3
 8007114:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007118:	4413      	add	r3, r2
 800711a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800711e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007122:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	011a      	lsls	r2, r3, #4
 800712c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007130:	4413      	add	r3, r2
 8007132:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007136:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800713a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800713e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d116      	bne.n	8007178 <USB_EPStartXfer+0x16e8>
 800714a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800714e:	881b      	ldrh	r3, [r3, #0]
 8007150:	b29b      	uxth	r3, r3
 8007152:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007156:	b29a      	uxth	r2, r3
 8007158:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800715c:	801a      	strh	r2, [r3, #0]
 800715e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007162:	881b      	ldrh	r3, [r3, #0]
 8007164:	b29b      	uxth	r3, r3
 8007166:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800716a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800716e:	b29a      	uxth	r2, r3
 8007170:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007174:	801a      	strh	r2, [r3, #0]
 8007176:	e07c      	b.n	8007272 <USB_EPStartXfer+0x17e2>
 8007178:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800717c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	2b3e      	cmp	r3, #62	; 0x3e
 8007186:	d820      	bhi.n	80071ca <USB_EPStartXfer+0x173a>
 8007188:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800718c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	085b      	lsrs	r3, r3, #1
 8007196:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800719a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800719e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	f003 0301 	and.w	r3, r3, #1
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d004      	beq.n	80071b8 <USB_EPStartXfer+0x1728>
 80071ae:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80071b2:	3301      	adds	r3, #1
 80071b4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80071b8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80071bc:	b29b      	uxth	r3, r3
 80071be:	029b      	lsls	r3, r3, #10
 80071c0:	b29a      	uxth	r2, r3
 80071c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80071c6:	801a      	strh	r2, [r3, #0]
 80071c8:	e053      	b.n	8007272 <USB_EPStartXfer+0x17e2>
 80071ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071ce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	095b      	lsrs	r3, r3, #5
 80071d8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80071dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80071e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	f003 031f 	and.w	r3, r3, #31
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d104      	bne.n	80071fa <USB_EPStartXfer+0x176a>
 80071f0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80071f4:	3b01      	subs	r3, #1
 80071f6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80071fa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80071fe:	b29b      	uxth	r3, r3
 8007200:	029b      	lsls	r3, r3, #10
 8007202:	b29b      	uxth	r3, r3
 8007204:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007208:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800720c:	b29a      	uxth	r2, r3
 800720e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007212:	801a      	strh	r2, [r3, #0]
 8007214:	e02d      	b.n	8007272 <USB_EPStartXfer+0x17e2>
 8007216:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800721a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	785b      	ldrb	r3, [r3, #1]
 8007222:	2b01      	cmp	r3, #1
 8007224:	d125      	bne.n	8007272 <USB_EPStartXfer+0x17e2>
 8007226:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800722a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007234:	b29b      	uxth	r3, r3
 8007236:	461a      	mov	r2, r3
 8007238:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800723c:	4413      	add	r3, r2
 800723e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007242:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007246:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	011a      	lsls	r2, r3, #4
 8007250:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007254:	4413      	add	r3, r2
 8007256:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800725a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800725e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007262:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	b29a      	uxth	r2, r3
 800726c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007270:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007272:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007276:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	69db      	ldr	r3, [r3, #28]
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 81fe 	beq.w	8007680 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007284:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007288:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007292:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	009b      	lsls	r3, r3, #2
 800729c:	4413      	add	r3, r2
 800729e:	881b      	ldrh	r3, [r3, #0]
 80072a0:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80072a4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80072a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d005      	beq.n	80072bc <USB_EPStartXfer+0x182c>
 80072b0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80072b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d10d      	bne.n	80072d8 <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80072bc:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80072c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f040 81db 	bne.w	8007680 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80072ca:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80072ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	f040 81d4 	bne.w	8007680 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80072d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072dc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80072e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	781b      	ldrb	r3, [r3, #0]
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	4413      	add	r3, r2
 80072f2:	881b      	ldrh	r3, [r3, #0]
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072fe:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8007302:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007306:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007310:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	441a      	add	r2, r3
 800731c:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8007320:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007324:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007328:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800732c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007330:	b29b      	uxth	r3, r3
 8007332:	8013      	strh	r3, [r2, #0]
 8007334:	e1a4      	b.n	8007680 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007336:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800733a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	78db      	ldrb	r3, [r3, #3]
 8007342:	2b01      	cmp	r3, #1
 8007344:	f040 819a 	bne.w	800767c <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007348:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800734c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	699a      	ldr	r2, [r3, #24]
 8007354:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007358:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	691b      	ldr	r3, [r3, #16]
 8007360:	429a      	cmp	r2, r3
 8007362:	d917      	bls.n	8007394 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 8007364:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007368:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	691b      	ldr	r3, [r3, #16]
 8007370:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8007374:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007378:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	699a      	ldr	r2, [r3, #24]
 8007380:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007384:	1ad2      	subs	r2, r2, r3
 8007386:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800738a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	619a      	str	r2, [r3, #24]
 8007392:	e00e      	b.n	80073b2 <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 8007394:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007398:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 80073a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2200      	movs	r2, #0
 80073b0:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80073b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	785b      	ldrb	r3, [r3, #1]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d178      	bne.n	80074b4 <USB_EPStartXfer+0x1a24>
 80073c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073c6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80073d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073d4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073de:	b29b      	uxth	r3, r3
 80073e0:	461a      	mov	r2, r3
 80073e2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80073e6:	4413      	add	r3, r2
 80073e8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80073ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80073f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	011a      	lsls	r2, r3, #4
 80073fa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80073fe:	4413      	add	r3, r2
 8007400:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007404:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007408:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800740c:	2b00      	cmp	r3, #0
 800740e:	d116      	bne.n	800743e <USB_EPStartXfer+0x19ae>
 8007410:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007414:	881b      	ldrh	r3, [r3, #0]
 8007416:	b29b      	uxth	r3, r3
 8007418:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800741c:	b29a      	uxth	r2, r3
 800741e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007422:	801a      	strh	r2, [r3, #0]
 8007424:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007428:	881b      	ldrh	r3, [r3, #0]
 800742a:	b29b      	uxth	r3, r3
 800742c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007430:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007434:	b29a      	uxth	r2, r3
 8007436:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800743a:	801a      	strh	r2, [r3, #0]
 800743c:	e06b      	b.n	8007516 <USB_EPStartXfer+0x1a86>
 800743e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007442:	2b3e      	cmp	r3, #62	; 0x3e
 8007444:	d818      	bhi.n	8007478 <USB_EPStartXfer+0x19e8>
 8007446:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800744a:	085b      	lsrs	r3, r3, #1
 800744c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007450:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007454:	f003 0301 	and.w	r3, r3, #1
 8007458:	2b00      	cmp	r3, #0
 800745a:	d004      	beq.n	8007466 <USB_EPStartXfer+0x19d6>
 800745c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007460:	3301      	adds	r3, #1
 8007462:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800746a:	b29b      	uxth	r3, r3
 800746c:	029b      	lsls	r3, r3, #10
 800746e:	b29a      	uxth	r2, r3
 8007470:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007474:	801a      	strh	r2, [r3, #0]
 8007476:	e04e      	b.n	8007516 <USB_EPStartXfer+0x1a86>
 8007478:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800747c:	095b      	lsrs	r3, r3, #5
 800747e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007482:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007486:	f003 031f 	and.w	r3, r3, #31
 800748a:	2b00      	cmp	r3, #0
 800748c:	d104      	bne.n	8007498 <USB_EPStartXfer+0x1a08>
 800748e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007492:	3b01      	subs	r3, #1
 8007494:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007498:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800749c:	b29b      	uxth	r3, r3
 800749e:	029b      	lsls	r3, r3, #10
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074aa:	b29a      	uxth	r2, r3
 80074ac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80074b0:	801a      	strh	r2, [r3, #0]
 80074b2:	e030      	b.n	8007516 <USB_EPStartXfer+0x1a86>
 80074b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	785b      	ldrb	r3, [r3, #1]
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d128      	bne.n	8007516 <USB_EPStartXfer+0x1a86>
 80074c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80074d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074d6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	461a      	mov	r2, r3
 80074e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074e8:	4413      	add	r3, r2
 80074ea:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80074ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80074f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	011a      	lsls	r2, r3, #4
 80074fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007500:	4413      	add	r3, r2
 8007502:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007506:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800750a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800750e:	b29a      	uxth	r2, r3
 8007510:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007514:	801a      	strh	r2, [r3, #0]
 8007516:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800751a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007524:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007528:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	785b      	ldrb	r3, [r3, #1]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d178      	bne.n	8007626 <USB_EPStartXfer+0x1b96>
 8007534:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007538:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007542:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007546:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007550:	b29b      	uxth	r3, r3
 8007552:	461a      	mov	r2, r3
 8007554:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007558:	4413      	add	r3, r2
 800755a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800755e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007562:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	011a      	lsls	r2, r3, #4
 800756c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007570:	4413      	add	r3, r2
 8007572:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007576:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800757a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800757e:	2b00      	cmp	r3, #0
 8007580:	d116      	bne.n	80075b0 <USB_EPStartXfer+0x1b20>
 8007582:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007586:	881b      	ldrh	r3, [r3, #0]
 8007588:	b29b      	uxth	r3, r3
 800758a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800758e:	b29a      	uxth	r2, r3
 8007590:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007594:	801a      	strh	r2, [r3, #0]
 8007596:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800759a:	881b      	ldrh	r3, [r3, #0]
 800759c:	b29b      	uxth	r3, r3
 800759e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075ac:	801a      	strh	r2, [r3, #0]
 80075ae:	e067      	b.n	8007680 <USB_EPStartXfer+0x1bf0>
 80075b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075b4:	2b3e      	cmp	r3, #62	; 0x3e
 80075b6:	d818      	bhi.n	80075ea <USB_EPStartXfer+0x1b5a>
 80075b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075bc:	085b      	lsrs	r3, r3, #1
 80075be:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80075c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075c6:	f003 0301 	and.w	r3, r3, #1
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d004      	beq.n	80075d8 <USB_EPStartXfer+0x1b48>
 80075ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80075d2:	3301      	adds	r3, #1
 80075d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80075d8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80075dc:	b29b      	uxth	r3, r3
 80075de:	029b      	lsls	r3, r3, #10
 80075e0:	b29a      	uxth	r2, r3
 80075e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075e6:	801a      	strh	r2, [r3, #0]
 80075e8:	e04a      	b.n	8007680 <USB_EPStartXfer+0x1bf0>
 80075ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075ee:	095b      	lsrs	r3, r3, #5
 80075f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80075f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075f8:	f003 031f 	and.w	r3, r3, #31
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d104      	bne.n	800760a <USB_EPStartXfer+0x1b7a>
 8007600:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007604:	3b01      	subs	r3, #1
 8007606:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800760a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800760e:	b29b      	uxth	r3, r3
 8007610:	029b      	lsls	r3, r3, #10
 8007612:	b29b      	uxth	r3, r3
 8007614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800761c:	b29a      	uxth	r2, r3
 800761e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007622:	801a      	strh	r2, [r3, #0]
 8007624:	e02c      	b.n	8007680 <USB_EPStartXfer+0x1bf0>
 8007626:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800762a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	785b      	ldrb	r3, [r3, #1]
 8007632:	2b01      	cmp	r3, #1
 8007634:	d124      	bne.n	8007680 <USB_EPStartXfer+0x1bf0>
 8007636:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800763a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007644:	b29b      	uxth	r3, r3
 8007646:	461a      	mov	r2, r3
 8007648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800764c:	4413      	add	r3, r2
 800764e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007652:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007656:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	011a      	lsls	r2, r3, #4
 8007660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007664:	4413      	add	r3, r2
 8007666:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800766a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800766e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007672:	b29a      	uxth	r2, r3
 8007674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007678:	801a      	strh	r2, [r3, #0]
 800767a:	e001      	b.n	8007680 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	e03a      	b.n	80076f6 <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007680:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007684:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800768e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	4413      	add	r3, r2
 800769a:	881b      	ldrh	r3, [r3, #0]
 800769c:	b29b      	uxth	r3, r3
 800769e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076a6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80076aa:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80076ae:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80076b2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80076b6:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80076ba:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80076be:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80076c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076c6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80076d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	441a      	add	r2, r3
 80076dc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80076e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007700:	b480      	push	{r7}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	785b      	ldrb	r3, [r3, #1]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d020      	beq.n	8007754 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	4413      	add	r3, r2
 800771c:	881b      	ldrh	r3, [r3, #0]
 800771e:	b29b      	uxth	r3, r3
 8007720:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007728:	81bb      	strh	r3, [r7, #12]
 800772a:	89bb      	ldrh	r3, [r7, #12]
 800772c:	f083 0310 	eor.w	r3, r3, #16
 8007730:	81bb      	strh	r3, [r7, #12]
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	009b      	lsls	r3, r3, #2
 800773a:	441a      	add	r2, r3
 800773c:	89bb      	ldrh	r3, [r7, #12]
 800773e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007742:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007746:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800774a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800774e:	b29b      	uxth	r3, r3
 8007750:	8013      	strh	r3, [r2, #0]
 8007752:	e01f      	b.n	8007794 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	4413      	add	r3, r2
 800775e:	881b      	ldrh	r3, [r3, #0]
 8007760:	b29b      	uxth	r3, r3
 8007762:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800776a:	81fb      	strh	r3, [r7, #14]
 800776c:	89fb      	ldrh	r3, [r7, #14]
 800776e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007772:	81fb      	strh	r3, [r7, #14]
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	441a      	add	r2, r3
 800777e:	89fb      	ldrh	r3, [r7, #14]
 8007780:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007784:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007788:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800778c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007790:	b29b      	uxth	r3, r3
 8007792:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3714      	adds	r7, #20
 800779a:	46bd      	mov	sp, r7
 800779c:	bc80      	pop	{r7}
 800779e:	4770      	bx	lr

080077a0 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b087      	sub	sp, #28
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	7b1b      	ldrb	r3, [r3, #12]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f040 809d 	bne.w	80078ee <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	785b      	ldrb	r3, [r3, #1]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d04c      	beq.n	8007856 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	781b      	ldrb	r3, [r3, #0]
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	4413      	add	r3, r2
 80077c6:	881b      	ldrh	r3, [r3, #0]
 80077c8:	823b      	strh	r3, [r7, #16]
 80077ca:	8a3b      	ldrh	r3, [r7, #16]
 80077cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d01b      	beq.n	800780c <USB_EPClearStall+0x6c>
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	4413      	add	r3, r2
 80077de:	881b      	ldrh	r3, [r3, #0]
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ea:	81fb      	strh	r3, [r7, #14]
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	441a      	add	r2, r3
 80077f6:	89fb      	ldrh	r3, [r7, #14]
 80077f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007800:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007804:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007808:	b29b      	uxth	r3, r3
 800780a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	78db      	ldrb	r3, [r3, #3]
 8007810:	2b01      	cmp	r3, #1
 8007812:	d06c      	beq.n	80078ee <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	4413      	add	r3, r2
 800781e:	881b      	ldrh	r3, [r3, #0]
 8007820:	b29b      	uxth	r3, r3
 8007822:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007826:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800782a:	81bb      	strh	r3, [r7, #12]
 800782c:	89bb      	ldrh	r3, [r7, #12]
 800782e:	f083 0320 	eor.w	r3, r3, #32
 8007832:	81bb      	strh	r3, [r7, #12]
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	441a      	add	r2, r3
 800783e:	89bb      	ldrh	r3, [r7, #12]
 8007840:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007844:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800784c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007850:	b29b      	uxth	r3, r3
 8007852:	8013      	strh	r3, [r2, #0]
 8007854:	e04b      	b.n	80078ee <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	881b      	ldrh	r3, [r3, #0]
 8007862:	82fb      	strh	r3, [r7, #22]
 8007864:	8afb      	ldrh	r3, [r7, #22]
 8007866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800786a:	2b00      	cmp	r3, #0
 800786c:	d01b      	beq.n	80078a6 <USB_EPClearStall+0x106>
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	4413      	add	r3, r2
 8007878:	881b      	ldrh	r3, [r3, #0]
 800787a:	b29b      	uxth	r3, r3
 800787c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007884:	82bb      	strh	r3, [r7, #20]
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	781b      	ldrb	r3, [r3, #0]
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	441a      	add	r2, r3
 8007890:	8abb      	ldrh	r3, [r7, #20]
 8007892:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007896:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800789a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800789e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	4413      	add	r3, r2
 80078b0:	881b      	ldrh	r3, [r3, #0]
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078bc:	827b      	strh	r3, [r7, #18]
 80078be:	8a7b      	ldrh	r3, [r7, #18]
 80078c0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80078c4:	827b      	strh	r3, [r7, #18]
 80078c6:	8a7b      	ldrh	r3, [r7, #18]
 80078c8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80078cc:	827b      	strh	r3, [r7, #18]
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	441a      	add	r2, r3
 80078d8:	8a7b      	ldrh	r3, [r7, #18]
 80078da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	371c      	adds	r7, #28
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bc80      	pop	{r7}
 80078f8:	4770      	bx	lr

080078fa <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80078fa:	b480      	push	{r7}
 80078fc:	b083      	sub	sp, #12
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
 8007902:	460b      	mov	r3, r1
 8007904:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007906:	78fb      	ldrb	r3, [r7, #3]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d103      	bne.n	8007914 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2280      	movs	r2, #128	; 0x80
 8007910:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	370c      	adds	r7, #12
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr

08007920 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	370c      	adds	r7, #12
 800792e:	46bd      	mov	sp, r7
 8007930:	bc80      	pop	{r7}
 8007932:	4770      	bx	lr

08007934 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800793c:	2300      	movs	r3, #0
}
 800793e:	4618      	mov	r0, r3
 8007940:	370c      	adds	r7, #12
 8007942:	46bd      	mov	sp, r7
 8007944:	bc80      	pop	{r7}
 8007946:	4770      	bx	lr

08007948 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007948:	b480      	push	{r7}
 800794a:	b085      	sub	sp, #20
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007956:	b29b      	uxth	r3, r3
 8007958:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800795a:	68fb      	ldr	r3, [r7, #12]
}
 800795c:	4618      	mov	r0, r3
 800795e:	3714      	adds	r7, #20
 8007960:	46bd      	mov	sp, r7
 8007962:	bc80      	pop	{r7}
 8007964:	4770      	bx	lr

08007966 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007966:	b480      	push	{r7}
 8007968:	b083      	sub	sp, #12
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
 800796e:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	4618      	mov	r0, r3
 8007974:	370c      	adds	r7, #12
 8007976:	46bd      	mov	sp, r7
 8007978:	bc80      	pop	{r7}
 800797a:	4770      	bx	lr

0800797c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800797c:	b480      	push	{r7}
 800797e:	b08d      	sub	sp, #52	; 0x34
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	4611      	mov	r1, r2
 8007988:	461a      	mov	r2, r3
 800798a:	460b      	mov	r3, r1
 800798c:	80fb      	strh	r3, [r7, #6]
 800798e:	4613      	mov	r3, r2
 8007990:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007992:	88bb      	ldrh	r3, [r7, #4]
 8007994:	3301      	adds	r3, #1
 8007996:	085b      	lsrs	r3, r3, #1
 8007998:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80079a2:	88fb      	ldrh	r3, [r7, #6]
 80079a4:	005a      	lsls	r2, r3, #1
 80079a6:	69fb      	ldr	r3, [r7, #28]
 80079a8:	4413      	add	r3, r2
 80079aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80079ae:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80079b0:	6a3b      	ldr	r3, [r7, #32]
 80079b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079b4:	e01e      	b.n	80079f4 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80079b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80079bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079be:	3301      	adds	r3, #1
 80079c0:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80079c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	021b      	lsls	r3, r3, #8
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	461a      	mov	r2, r3
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	b29a      	uxth	r2, r3
 80079d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079da:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80079dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079de:	3302      	adds	r3, #2
 80079e0:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80079e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e4:	3302      	adds	r3, #2
 80079e6:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80079e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ea:	3301      	adds	r3, #1
 80079ec:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80079ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f0:	3b01      	subs	r3, #1
 80079f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d1dd      	bne.n	80079b6 <USB_WritePMA+0x3a>
  }
}
 80079fa:	bf00      	nop
 80079fc:	bf00      	nop
 80079fe:	3734      	adds	r7, #52	; 0x34
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bc80      	pop	{r7}
 8007a04:	4770      	bx	lr

08007a06 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007a06:	b480      	push	{r7}
 8007a08:	b08b      	sub	sp, #44	; 0x2c
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	60f8      	str	r0, [r7, #12]
 8007a0e:	60b9      	str	r1, [r7, #8]
 8007a10:	4611      	mov	r1, r2
 8007a12:	461a      	mov	r2, r3
 8007a14:	460b      	mov	r3, r1
 8007a16:	80fb      	strh	r3, [r7, #6]
 8007a18:	4613      	mov	r3, r2
 8007a1a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007a1c:	88bb      	ldrh	r3, [r7, #4]
 8007a1e:	085b      	lsrs	r3, r3, #1
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007a2c:	88fb      	ldrh	r3, [r7, #6]
 8007a2e:	005a      	lsls	r2, r3, #1
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a38:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8007a3e:	e01b      	b.n	8007a78 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007a40:	6a3b      	ldr	r3, [r7, #32]
 8007a42:	881b      	ldrh	r3, [r3, #0]
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007a48:	6a3b      	ldr	r3, [r7, #32]
 8007a4a:	3302      	adds	r3, #2
 8007a4c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	b2da      	uxtb	r2, r3
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	0a1b      	lsrs	r3, r3, #8
 8007a60:	b2da      	uxtb	r2, r3
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	3301      	adds	r3, #1
 8007a6a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007a6c:	6a3b      	ldr	r3, [r7, #32]
 8007a6e:	3302      	adds	r3, #2
 8007a70:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8007a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a74:	3b01      	subs	r3, #1
 8007a76:	627b      	str	r3, [r7, #36]	; 0x24
 8007a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1e0      	bne.n	8007a40 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007a7e:	88bb      	ldrh	r3, [r7, #4]
 8007a80:	f003 0301 	and.w	r3, r3, #1
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d007      	beq.n	8007a9a <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8007a8a:	6a3b      	ldr	r3, [r7, #32]
 8007a8c:	881b      	ldrh	r3, [r3, #0]
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	b2da      	uxtb	r2, r3
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	701a      	strb	r2, [r3, #0]
  }
}
 8007a9a:	bf00      	nop
 8007a9c:	372c      	adds	r7, #44	; 0x2c
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bc80      	pop	{r7}
 8007aa2:	4770      	bx	lr

08007aa4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	460b      	mov	r3, r1
 8007aae:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	7c1b      	ldrb	r3, [r3, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d115      	bne.n	8007ae8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007abc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ac0:	2202      	movs	r2, #2
 8007ac2:	2181      	movs	r1, #129	; 0x81
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f001 feb0 	bl	800982a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2201      	movs	r2, #1
 8007ace:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007ad0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ad4:	2202      	movs	r2, #2
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f001 fea6 	bl	800982a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007ae6:	e012      	b.n	8007b0e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007ae8:	2340      	movs	r3, #64	; 0x40
 8007aea:	2202      	movs	r2, #2
 8007aec:	2181      	movs	r1, #129	; 0x81
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f001 fe9b 	bl	800982a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007afa:	2340      	movs	r3, #64	; 0x40
 8007afc:	2202      	movs	r2, #2
 8007afe:	2101      	movs	r1, #1
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f001 fe92 	bl	800982a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007b0e:	2308      	movs	r3, #8
 8007b10:	2203      	movs	r2, #3
 8007b12:	2182      	movs	r1, #130	; 0x82
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f001 fe88 	bl	800982a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007b20:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007b24:	f001 ffa8 	bl	8009a78 <USBD_static_malloc>
 8007b28:	4602      	mov	r2, r0
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d102      	bne.n	8007b40 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	73fb      	strb	r3, [r7, #15]
 8007b3e:	e026      	b.n	8007b8e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b46:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	2200      	movs	r2, #0
 8007b56:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	7c1b      	ldrb	r3, [r3, #16]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d109      	bne.n	8007b7e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007b70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b74:	2101      	movs	r1, #1
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f001 ff48 	bl	8009a0c <USBD_LL_PrepareReceive>
 8007b7c:	e007      	b.n	8007b8e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007b84:	2340      	movs	r3, #64	; 0x40
 8007b86:	2101      	movs	r1, #1
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f001 ff3f 	bl	8009a0c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3710      	adds	r7, #16
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007ba8:	2181      	movs	r1, #129	; 0x81
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f001 fe63 	bl	8009876 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f001 fe5c 	bl	8009876 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007bc6:	2182      	movs	r1, #130	; 0x82
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f001 fe54 	bl	8009876 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00e      	beq.n	8007bfc <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f001 ff4e 	bl	8009a90 <USBD_static_free>
    pdev->pClassData = NULL;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8007bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3710      	adds	r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b086      	sub	sp, #24
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
 8007c0e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c16:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007c20:	2300      	movs	r3, #0
 8007c22:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d039      	beq.n	8007ca4 <USBD_CDC_Setup+0x9e>
 8007c30:	2b20      	cmp	r3, #32
 8007c32:	d17f      	bne.n	8007d34 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	88db      	ldrh	r3, [r3, #6]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d029      	beq.n	8007c90 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	b25b      	sxtb	r3, r3
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	da11      	bge.n	8007c6a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	683a      	ldr	r2, [r7, #0]
 8007c50:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007c52:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	88d2      	ldrh	r2, [r2, #6]
 8007c58:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007c5a:	6939      	ldr	r1, [r7, #16]
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	88db      	ldrh	r3, [r3, #6]
 8007c60:	461a      	mov	r2, r3
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f001 fa09 	bl	800907a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007c68:	e06b      	b.n	8007d42 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	785a      	ldrb	r2, [r3, #1]
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	88db      	ldrh	r3, [r3, #6]
 8007c78:	b2da      	uxtb	r2, r3
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007c80:	6939      	ldr	r1, [r7, #16]
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	88db      	ldrh	r3, [r3, #6]
 8007c86:	461a      	mov	r2, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f001 fa24 	bl	80090d6 <USBD_CtlPrepareRx>
      break;
 8007c8e:	e058      	b.n	8007d42 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	683a      	ldr	r2, [r7, #0]
 8007c9a:	7850      	ldrb	r0, [r2, #1]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	6839      	ldr	r1, [r7, #0]
 8007ca0:	4798      	blx	r3
      break;
 8007ca2:	e04e      	b.n	8007d42 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	785b      	ldrb	r3, [r3, #1]
 8007ca8:	2b0b      	cmp	r3, #11
 8007caa:	d02e      	beq.n	8007d0a <USBD_CDC_Setup+0x104>
 8007cac:	2b0b      	cmp	r3, #11
 8007cae:	dc38      	bgt.n	8007d22 <USBD_CDC_Setup+0x11c>
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d002      	beq.n	8007cba <USBD_CDC_Setup+0xb4>
 8007cb4:	2b0a      	cmp	r3, #10
 8007cb6:	d014      	beq.n	8007ce2 <USBD_CDC_Setup+0xdc>
 8007cb8:	e033      	b.n	8007d22 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cc0:	2b03      	cmp	r3, #3
 8007cc2:	d107      	bne.n	8007cd4 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007cc4:	f107 030c 	add.w	r3, r7, #12
 8007cc8:	2202      	movs	r2, #2
 8007cca:	4619      	mov	r1, r3
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f001 f9d4 	bl	800907a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007cd2:	e02e      	b.n	8007d32 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007cd4:	6839      	ldr	r1, [r7, #0]
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f001 f965 	bl	8008fa6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007cdc:	2302      	movs	r3, #2
 8007cde:	75fb      	strb	r3, [r7, #23]
          break;
 8007ce0:	e027      	b.n	8007d32 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ce8:	2b03      	cmp	r3, #3
 8007cea:	d107      	bne.n	8007cfc <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007cec:	f107 030f 	add.w	r3, r7, #15
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f001 f9c0 	bl	800907a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007cfa:	e01a      	b.n	8007d32 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007cfc:	6839      	ldr	r1, [r7, #0]
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f001 f951 	bl	8008fa6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d04:	2302      	movs	r3, #2
 8007d06:	75fb      	strb	r3, [r7, #23]
          break;
 8007d08:	e013      	b.n	8007d32 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d10:	2b03      	cmp	r3, #3
 8007d12:	d00d      	beq.n	8007d30 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007d14:	6839      	ldr	r1, [r7, #0]
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f001 f945 	bl	8008fa6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007d20:	e006      	b.n	8007d30 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007d22:	6839      	ldr	r1, [r7, #0]
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f001 f93e 	bl	8008fa6 <USBD_CtlError>
          ret = USBD_FAIL;
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	75fb      	strb	r3, [r7, #23]
          break;
 8007d2e:	e000      	b.n	8007d32 <USBD_CDC_Setup+0x12c>
          break;
 8007d30:	bf00      	nop
      }
      break;
 8007d32:	e006      	b.n	8007d42 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007d34:	6839      	ldr	r1, [r7, #0]
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f001 f935 	bl	8008fa6 <USBD_CtlError>
      ret = USBD_FAIL;
 8007d3c:	2302      	movs	r3, #2
 8007d3e:	75fb      	strb	r3, [r7, #23]
      break;
 8007d40:	bf00      	nop
  }

  return ret;
 8007d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3718      	adds	r7, #24
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	460b      	mov	r3, r1
 8007d56:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d5e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d66:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d03a      	beq.n	8007de8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007d72:	78fa      	ldrb	r2, [r7, #3]
 8007d74:	6879      	ldr	r1, [r7, #4]
 8007d76:	4613      	mov	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4413      	add	r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	440b      	add	r3, r1
 8007d80:	331c      	adds	r3, #28
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d029      	beq.n	8007ddc <USBD_CDC_DataIn+0x90>
 8007d88:	78fa      	ldrb	r2, [r7, #3]
 8007d8a:	6879      	ldr	r1, [r7, #4]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	4413      	add	r3, r2
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	440b      	add	r3, r1
 8007d96:	331c      	adds	r3, #28
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	78f9      	ldrb	r1, [r7, #3]
 8007d9c:	68b8      	ldr	r0, [r7, #8]
 8007d9e:	460b      	mov	r3, r1
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	440b      	add	r3, r1
 8007da4:	00db      	lsls	r3, r3, #3
 8007da6:	4403      	add	r3, r0
 8007da8:	3338      	adds	r3, #56	; 0x38
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	fbb2 f1f3 	udiv	r1, r2, r3
 8007db0:	fb01 f303 	mul.w	r3, r1, r3
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d110      	bne.n	8007ddc <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007dba:	78fa      	ldrb	r2, [r7, #3]
 8007dbc:	6879      	ldr	r1, [r7, #4]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	4413      	add	r3, r2
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	440b      	add	r3, r1
 8007dc8:	331c      	adds	r3, #28
 8007dca:	2200      	movs	r2, #0
 8007dcc:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007dce:	78f9      	ldrb	r1, [r7, #3]
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f001 fdf6 	bl	80099c6 <USBD_LL_Transmit>
 8007dda:	e003      	b.n	8007de4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2200      	movs	r2, #0
 8007de0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007de4:	2300      	movs	r3, #0
 8007de6:	e000      	b.n	8007dea <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007de8:	2302      	movs	r3, #2
  }
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b084      	sub	sp, #16
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	6078      	str	r0, [r7, #4]
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e04:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007e06:	78fb      	ldrb	r3, [r7, #3]
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f001 fe21 	bl	8009a52 <USBD_LL_GetRxDataSize>
 8007e10:	4602      	mov	r2, r0
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00d      	beq.n	8007e3e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	68fa      	ldr	r2, [r7, #12]
 8007e2c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007e30:	68fa      	ldr	r2, [r7, #12]
 8007e32:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007e36:	4611      	mov	r1, r2
 8007e38:	4798      	blx	r3

    return USBD_OK;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	e000      	b.n	8007e40 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007e3e:	2302      	movs	r3, #2
  }
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e56:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d015      	beq.n	8007e8e <USBD_CDC_EP0_RxReady+0x46>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007e68:	2bff      	cmp	r3, #255	; 0xff
 8007e6a:	d010      	beq.n	8007e8e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e72:	689b      	ldr	r3, [r3, #8]
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007e7a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007e7c:	68fa      	ldr	r2, [r7, #12]
 8007e7e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007e82:	b292      	uxth	r2, r2
 8007e84:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	22ff      	movs	r2, #255	; 0xff
 8007e8a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007e8e:	2300      	movs	r3, #0
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2243      	movs	r2, #67	; 0x43
 8007ea4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007ea6:	4b03      	ldr	r3, [pc, #12]	; (8007eb4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	370c      	adds	r7, #12
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bc80      	pop	{r7}
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	200000f0 	.word	0x200000f0

08007eb8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b083      	sub	sp, #12
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2243      	movs	r2, #67	; 0x43
 8007ec4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007ec6:	4b03      	ldr	r3, [pc, #12]	; (8007ed4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bc80      	pop	{r7}
 8007ed0:	4770      	bx	lr
 8007ed2:	bf00      	nop
 8007ed4:	200000ac 	.word	0x200000ac

08007ed8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2243      	movs	r2, #67	; 0x43
 8007ee4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007ee6:	4b03      	ldr	r3, [pc, #12]	; (8007ef4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	370c      	adds	r7, #12
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bc80      	pop	{r7}
 8007ef0:	4770      	bx	lr
 8007ef2:	bf00      	nop
 8007ef4:	20000134 	.word	0x20000134

08007ef8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b083      	sub	sp, #12
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	220a      	movs	r2, #10
 8007f04:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007f06:	4b03      	ldr	r3, [pc, #12]	; (8007f14 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bc80      	pop	{r7}
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	20000068 	.word	0x20000068

08007f18 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007f22:	2302      	movs	r3, #2
 8007f24:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d005      	beq.n	8007f38 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3714      	adds	r7, #20
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bc80      	pop	{r7}
 8007f42:	4770      	bx	lr

08007f44 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b087      	sub	sp, #28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	4613      	mov	r3, r2
 8007f50:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f58:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007f62:	88fa      	ldrh	r2, [r7, #6]
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	371c      	adds	r7, #28
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bc80      	pop	{r7}
 8007f74:	4770      	bx	lr

08007f76 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007f76:	b480      	push	{r7}
 8007f78:	b085      	sub	sp, #20
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
 8007f7e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f86:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	683a      	ldr	r2, [r7, #0]
 8007f8c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3714      	adds	r7, #20
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bc80      	pop	{r7}
 8007f9a:	4770      	bx	lr

08007f9c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007faa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d01c      	beq.n	8007ff0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d115      	bne.n	8007fec <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	2181      	movs	r1, #129	; 0x81
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f001 fcef 	bl	80099c6 <USBD_LL_Transmit>

      return USBD_OK;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	e002      	b.n	8007ff2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e000      	b.n	8007ff2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007ff0:	2302      	movs	r3, #2
  }
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3710      	adds	r7, #16
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}

08007ffa <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b084      	sub	sp, #16
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008008:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008010:	2b00      	cmp	r3, #0
 8008012:	d017      	beq.n	8008044 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	7c1b      	ldrb	r3, [r3, #16]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d109      	bne.n	8008030 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008022:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008026:	2101      	movs	r1, #1
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f001 fcef 	bl	8009a0c <USBD_LL_PrepareReceive>
 800802e:	e007      	b.n	8008040 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008036:	2340      	movs	r3, #64	; 0x40
 8008038:	2101      	movs	r1, #1
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f001 fce6 	bl	8009a0c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008040:	2300      	movs	r3, #0
 8008042:	e000      	b.n	8008046 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008044:	2302      	movs	r3, #2
  }
}
 8008046:	4618      	mov	r0, r3
 8008048:	3710      	adds	r7, #16
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b084      	sub	sp, #16
 8008052:	af00      	add	r7, sp, #0
 8008054:	60f8      	str	r0, [r7, #12]
 8008056:	60b9      	str	r1, [r7, #8]
 8008058:	4613      	mov	r3, r2
 800805a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008062:	2302      	movs	r3, #2
 8008064:	e01a      	b.n	800809c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800806c:	2b00      	cmp	r3, #0
 800806e:	d003      	beq.n	8008078 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d003      	beq.n	8008086 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	79fa      	ldrb	r2, [r7, #7]
 8008092:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f001 fb53 	bl	8009740 <USBD_LL_Init>

  return USBD_OK;
 800809a:	2300      	movs	r3, #0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3710      	adds	r7, #16
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b085      	sub	sp, #20
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d006      	beq.n	80080c6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	683a      	ldr	r2, [r7, #0]
 80080bc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80080c0:	2300      	movs	r3, #0
 80080c2:	73fb      	strb	r3, [r7, #15]
 80080c4:	e001      	b.n	80080ca <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80080c6:	2302      	movs	r3, #2
 80080c8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80080ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3714      	adds	r7, #20
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bc80      	pop	{r7}
 80080d4:	4770      	bx	lr

080080d6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b082      	sub	sp, #8
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f001 fb88 	bl	80097f4 <USBD_LL_Start>

  return USBD_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3708      	adds	r7, #8
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}

080080ee <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80080ee:	b480      	push	{r7}
 80080f0:	b083      	sub	sp, #12
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	370c      	adds	r7, #12
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bc80      	pop	{r7}
 8008100:	4770      	bx	lr

08008102 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b084      	sub	sp, #16
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
 800810a:	460b      	mov	r3, r1
 800810c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800810e:	2302      	movs	r3, #2
 8008110:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00c      	beq.n	8008136 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	78fa      	ldrb	r2, [r7, #3]
 8008126:	4611      	mov	r1, r2
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	4798      	blx	r3
 800812c:	4603      	mov	r3, r0
 800812e:	2b00      	cmp	r3, #0
 8008130:	d101      	bne.n	8008136 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008132:	2300      	movs	r3, #0
 8008134:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008136:	7bfb      	ldrb	r3, [r7, #15]
}
 8008138:	4618      	mov	r0, r3
 800813a:	3710      	adds	r7, #16
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b082      	sub	sp, #8
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	460b      	mov	r3, r1
 800814a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	78fa      	ldrb	r2, [r7, #3]
 8008156:	4611      	mov	r1, r2
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	4798      	blx	r3

  return USBD_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3708      	adds	r7, #8
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b082      	sub	sp, #8
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
 800816e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008176:	6839      	ldr	r1, [r7, #0]
 8008178:	4618      	mov	r0, r3
 800817a:	f000 fed8 	bl	8008f2e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2201      	movs	r2, #1
 8008182:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800818c:	461a      	mov	r2, r3
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800819a:	f003 031f 	and.w	r3, r3, #31
 800819e:	2b02      	cmp	r3, #2
 80081a0:	d016      	beq.n	80081d0 <USBD_LL_SetupStage+0x6a>
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d81c      	bhi.n	80081e0 <USBD_LL_SetupStage+0x7a>
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d002      	beq.n	80081b0 <USBD_LL_SetupStage+0x4a>
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d008      	beq.n	80081c0 <USBD_LL_SetupStage+0x5a>
 80081ae:	e017      	b.n	80081e0 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80081b6:	4619      	mov	r1, r3
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 f9cb 	bl	8008554 <USBD_StdDevReq>
      break;
 80081be:	e01a      	b.n	80081f6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80081c6:	4619      	mov	r1, r3
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 fa2d 	bl	8008628 <USBD_StdItfReq>
      break;
 80081ce:	e012      	b.n	80081f6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80081d6:	4619      	mov	r1, r3
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fa6d 	bl	80086b8 <USBD_StdEPReq>
      break;
 80081de:	e00a      	b.n	80081f6 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80081e6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	4619      	mov	r1, r3
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f001 fb60 	bl	80098b4 <USBD_LL_StallEP>
      break;
 80081f4:	bf00      	nop
  }

  return USBD_OK;
 80081f6:	2300      	movs	r3, #0
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b086      	sub	sp, #24
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	460b      	mov	r3, r1
 800820a:	607a      	str	r2, [r7, #4]
 800820c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800820e:	7afb      	ldrb	r3, [r7, #11]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d14b      	bne.n	80082ac <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800821a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008222:	2b03      	cmp	r3, #3
 8008224:	d134      	bne.n	8008290 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	68da      	ldr	r2, [r3, #12]
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	691b      	ldr	r3, [r3, #16]
 800822e:	429a      	cmp	r2, r3
 8008230:	d919      	bls.n	8008266 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	68da      	ldr	r2, [r3, #12]
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	691b      	ldr	r3, [r3, #16]
 800823a:	1ad2      	subs	r2, r2, r3
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	68da      	ldr	r2, [r3, #12]
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008248:	429a      	cmp	r2, r3
 800824a:	d203      	bcs.n	8008254 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008250:	b29b      	uxth	r3, r3
 8008252:	e002      	b.n	800825a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008258:	b29b      	uxth	r3, r3
 800825a:	461a      	mov	r2, r3
 800825c:	6879      	ldr	r1, [r7, #4]
 800825e:	68f8      	ldr	r0, [r7, #12]
 8008260:	f000 ff57 	bl	8009112 <USBD_CtlContinueRx>
 8008264:	e038      	b.n	80082d8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00a      	beq.n	8008288 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008278:	2b03      	cmp	r3, #3
 800827a:	d105      	bne.n	8008288 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008288:	68f8      	ldr	r0, [r7, #12]
 800828a:	f000 ff54 	bl	8009136 <USBD_CtlSendStatus>
 800828e:	e023      	b.n	80082d8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008296:	2b05      	cmp	r3, #5
 8008298:	d11e      	bne.n	80082d8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2200      	movs	r2, #0
 800829e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80082a2:	2100      	movs	r1, #0
 80082a4:	68f8      	ldr	r0, [r7, #12]
 80082a6:	f001 fb05 	bl	80098b4 <USBD_LL_StallEP>
 80082aa:	e015      	b.n	80082d8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082b2:	699b      	ldr	r3, [r3, #24]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d00d      	beq.n	80082d4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80082be:	2b03      	cmp	r3, #3
 80082c0:	d108      	bne.n	80082d4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	7afa      	ldrb	r2, [r7, #11]
 80082cc:	4611      	mov	r1, r2
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	4798      	blx	r3
 80082d2:	e001      	b.n	80082d8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80082d4:	2302      	movs	r3, #2
 80082d6:	e000      	b.n	80082da <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80082d8:	2300      	movs	r3, #0
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3718      	adds	r7, #24
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b086      	sub	sp, #24
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	60f8      	str	r0, [r7, #12]
 80082ea:	460b      	mov	r3, r1
 80082ec:	607a      	str	r2, [r7, #4]
 80082ee:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80082f0:	7afb      	ldrb	r3, [r7, #11]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d17f      	bne.n	80083f6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	3314      	adds	r3, #20
 80082fa:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008302:	2b02      	cmp	r3, #2
 8008304:	d15c      	bne.n	80083c0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	68da      	ldr	r2, [r3, #12]
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	691b      	ldr	r3, [r3, #16]
 800830e:	429a      	cmp	r2, r3
 8008310:	d915      	bls.n	800833e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	68da      	ldr	r2, [r3, #12]
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	1ad2      	subs	r2, r2, r3
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	b29b      	uxth	r3, r3
 8008326:	461a      	mov	r2, r3
 8008328:	6879      	ldr	r1, [r7, #4]
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f000 fec1 	bl	80090b2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008330:	2300      	movs	r3, #0
 8008332:	2200      	movs	r2, #0
 8008334:	2100      	movs	r1, #0
 8008336:	68f8      	ldr	r0, [r7, #12]
 8008338:	f001 fb68 	bl	8009a0c <USBD_LL_PrepareReceive>
 800833c:	e04e      	b.n	80083dc <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	697a      	ldr	r2, [r7, #20]
 8008344:	6912      	ldr	r2, [r2, #16]
 8008346:	fbb3 f1f2 	udiv	r1, r3, r2
 800834a:	fb01 f202 	mul.w	r2, r1, r2
 800834e:	1a9b      	subs	r3, r3, r2
 8008350:	2b00      	cmp	r3, #0
 8008352:	d11c      	bne.n	800838e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	689a      	ldr	r2, [r3, #8]
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800835c:	429a      	cmp	r2, r3
 800835e:	d316      	bcc.n	800838e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	689a      	ldr	r2, [r3, #8]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800836a:	429a      	cmp	r2, r3
 800836c:	d20f      	bcs.n	800838e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800836e:	2200      	movs	r2, #0
 8008370:	2100      	movs	r1, #0
 8008372:	68f8      	ldr	r0, [r7, #12]
 8008374:	f000 fe9d 	bl	80090b2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2200      	movs	r2, #0
 800837c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008380:	2300      	movs	r3, #0
 8008382:	2200      	movs	r2, #0
 8008384:	2100      	movs	r1, #0
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f001 fb40 	bl	8009a0c <USBD_LL_PrepareReceive>
 800838c:	e026      	b.n	80083dc <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008394:	68db      	ldr	r3, [r3, #12]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d00a      	beq.n	80083b0 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80083a0:	2b03      	cmp	r3, #3
 80083a2:	d105      	bne.n	80083b0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80083b0:	2180      	movs	r1, #128	; 0x80
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f001 fa7e 	bl	80098b4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80083b8:	68f8      	ldr	r0, [r7, #12]
 80083ba:	f000 fecf 	bl	800915c <USBD_CtlReceiveStatus>
 80083be:	e00d      	b.n	80083dc <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80083c6:	2b04      	cmp	r3, #4
 80083c8:	d004      	beq.n	80083d4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d103      	bne.n	80083dc <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80083d4:	2180      	movs	r1, #128	; 0x80
 80083d6:	68f8      	ldr	r0, [r7, #12]
 80083d8:	f001 fa6c 	bl	80098b4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d11d      	bne.n	8008422 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f7ff fe81 	bl	80080ee <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80083f4:	e015      	b.n	8008422 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d00d      	beq.n	800841e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008408:	2b03      	cmp	r3, #3
 800840a:	d108      	bne.n	800841e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008412:	695b      	ldr	r3, [r3, #20]
 8008414:	7afa      	ldrb	r2, [r7, #11]
 8008416:	4611      	mov	r1, r2
 8008418:	68f8      	ldr	r0, [r7, #12]
 800841a:	4798      	blx	r3
 800841c:	e001      	b.n	8008422 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800841e:	2302      	movs	r3, #2
 8008420:	e000      	b.n	8008424 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3718      	adds	r7, #24
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}

0800842c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b082      	sub	sp, #8
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008434:	2340      	movs	r3, #64	; 0x40
 8008436:	2200      	movs	r2, #0
 8008438:	2100      	movs	r1, #0
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f001 f9f5 	bl	800982a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2240      	movs	r2, #64	; 0x40
 800844c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008450:	2340      	movs	r3, #64	; 0x40
 8008452:	2200      	movs	r2, #0
 8008454:	2180      	movs	r1, #128	; 0x80
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f001 f9e7 	bl	800982a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2240      	movs	r2, #64	; 0x40
 8008466:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800848c:	2b00      	cmp	r3, #0
 800848e:	d009      	beq.n	80084a4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	6852      	ldr	r2, [r2, #4]
 800849c:	b2d2      	uxtb	r2, r2
 800849e:	4611      	mov	r1, r2
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	4798      	blx	r3
  }

  return USBD_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3708      	adds	r7, #8
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}

080084ae <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80084ae:	b480      	push	{r7}
 80084b0:	b083      	sub	sp, #12
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
 80084b6:	460b      	mov	r3, r1
 80084b8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	78fa      	ldrb	r2, [r7, #3]
 80084be:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	370c      	adds	r7, #12
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bc80      	pop	{r7}
 80084ca:	4770      	bx	lr

080084cc <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b083      	sub	sp, #12
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2204      	movs	r2, #4
 80084e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	370c      	adds	r7, #12
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bc80      	pop	{r7}
 80084f2:	4770      	bx	lr

080084f4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b083      	sub	sp, #12
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008502:	2b04      	cmp	r3, #4
 8008504:	d105      	bne.n	8008512 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	bc80      	pop	{r7}
 800851c:	4770      	bx	lr

0800851e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800851e:	b580      	push	{r7, lr}
 8008520:	b082      	sub	sp, #8
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800852c:	2b03      	cmp	r3, #3
 800852e:	d10b      	bne.n	8008548 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008536:	69db      	ldr	r3, [r3, #28]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d005      	beq.n	8008548 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008542:	69db      	ldr	r3, [r3, #28]
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	3708      	adds	r7, #8
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
	...

08008554 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800855e:	2300      	movs	r3, #0
 8008560:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800856a:	2b40      	cmp	r3, #64	; 0x40
 800856c:	d005      	beq.n	800857a <USBD_StdDevReq+0x26>
 800856e:	2b40      	cmp	r3, #64	; 0x40
 8008570:	d84f      	bhi.n	8008612 <USBD_StdDevReq+0xbe>
 8008572:	2b00      	cmp	r3, #0
 8008574:	d009      	beq.n	800858a <USBD_StdDevReq+0x36>
 8008576:	2b20      	cmp	r3, #32
 8008578:	d14b      	bne.n	8008612 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	6839      	ldr	r1, [r7, #0]
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	4798      	blx	r3
      break;
 8008588:	e048      	b.n	800861c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	785b      	ldrb	r3, [r3, #1]
 800858e:	2b09      	cmp	r3, #9
 8008590:	d839      	bhi.n	8008606 <USBD_StdDevReq+0xb2>
 8008592:	a201      	add	r2, pc, #4	; (adr r2, 8008598 <USBD_StdDevReq+0x44>)
 8008594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008598:	080085e9 	.word	0x080085e9
 800859c:	080085fd 	.word	0x080085fd
 80085a0:	08008607 	.word	0x08008607
 80085a4:	080085f3 	.word	0x080085f3
 80085a8:	08008607 	.word	0x08008607
 80085ac:	080085cb 	.word	0x080085cb
 80085b0:	080085c1 	.word	0x080085c1
 80085b4:	08008607 	.word	0x08008607
 80085b8:	080085df 	.word	0x080085df
 80085bc:	080085d5 	.word	0x080085d5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80085c0:	6839      	ldr	r1, [r7, #0]
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 f9dc 	bl	8008980 <USBD_GetDescriptor>
          break;
 80085c8:	e022      	b.n	8008610 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80085ca:	6839      	ldr	r1, [r7, #0]
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 fb3f 	bl	8008c50 <USBD_SetAddress>
          break;
 80085d2:	e01d      	b.n	8008610 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80085d4:	6839      	ldr	r1, [r7, #0]
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 fb7e 	bl	8008cd8 <USBD_SetConfig>
          break;
 80085dc:	e018      	b.n	8008610 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80085de:	6839      	ldr	r1, [r7, #0]
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f000 fc07 	bl	8008df4 <USBD_GetConfig>
          break;
 80085e6:	e013      	b.n	8008610 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80085e8:	6839      	ldr	r1, [r7, #0]
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 fc37 	bl	8008e5e <USBD_GetStatus>
          break;
 80085f0:	e00e      	b.n	8008610 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80085f2:	6839      	ldr	r1, [r7, #0]
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 fc65 	bl	8008ec4 <USBD_SetFeature>
          break;
 80085fa:	e009      	b.n	8008610 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80085fc:	6839      	ldr	r1, [r7, #0]
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 fc74 	bl	8008eec <USBD_ClrFeature>
          break;
 8008604:	e004      	b.n	8008610 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008606:	6839      	ldr	r1, [r7, #0]
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fccc 	bl	8008fa6 <USBD_CtlError>
          break;
 800860e:	bf00      	nop
      }
      break;
 8008610:	e004      	b.n	800861c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008612:	6839      	ldr	r1, [r7, #0]
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f000 fcc6 	bl	8008fa6 <USBD_CtlError>
      break;
 800861a:	bf00      	nop
  }

  return ret;
 800861c:	7bfb      	ldrb	r3, [r7, #15]
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop

08008628 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008632:	2300      	movs	r3, #0
 8008634:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800863e:	2b40      	cmp	r3, #64	; 0x40
 8008640:	d005      	beq.n	800864e <USBD_StdItfReq+0x26>
 8008642:	2b40      	cmp	r3, #64	; 0x40
 8008644:	d82e      	bhi.n	80086a4 <USBD_StdItfReq+0x7c>
 8008646:	2b00      	cmp	r3, #0
 8008648:	d001      	beq.n	800864e <USBD_StdItfReq+0x26>
 800864a:	2b20      	cmp	r3, #32
 800864c:	d12a      	bne.n	80086a4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008654:	3b01      	subs	r3, #1
 8008656:	2b02      	cmp	r3, #2
 8008658:	d81d      	bhi.n	8008696 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	889b      	ldrh	r3, [r3, #4]
 800865e:	b2db      	uxtb	r3, r3
 8008660:	2b01      	cmp	r3, #1
 8008662:	d813      	bhi.n	800868c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	6839      	ldr	r1, [r7, #0]
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	4798      	blx	r3
 8008672:	4603      	mov	r3, r0
 8008674:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	88db      	ldrh	r3, [r3, #6]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d110      	bne.n	80086a0 <USBD_StdItfReq+0x78>
 800867e:	7bfb      	ldrb	r3, [r7, #15]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d10d      	bne.n	80086a0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fd56 	bl	8009136 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800868a:	e009      	b.n	80086a0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800868c:	6839      	ldr	r1, [r7, #0]
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 fc89 	bl	8008fa6 <USBD_CtlError>
          break;
 8008694:	e004      	b.n	80086a0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008696:	6839      	ldr	r1, [r7, #0]
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f000 fc84 	bl	8008fa6 <USBD_CtlError>
          break;
 800869e:	e000      	b.n	80086a2 <USBD_StdItfReq+0x7a>
          break;
 80086a0:	bf00      	nop
      }
      break;
 80086a2:	e004      	b.n	80086ae <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80086a4:	6839      	ldr	r1, [r7, #0]
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f000 fc7d 	bl	8008fa6 <USBD_CtlError>
      break;
 80086ac:	bf00      	nop
  }

  return USBD_OK;
 80086ae:	2300      	movs	r3, #0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80086c2:	2300      	movs	r3, #0
 80086c4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	889b      	ldrh	r3, [r3, #4]
 80086ca:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	781b      	ldrb	r3, [r3, #0]
 80086d0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80086d4:	2b40      	cmp	r3, #64	; 0x40
 80086d6:	d007      	beq.n	80086e8 <USBD_StdEPReq+0x30>
 80086d8:	2b40      	cmp	r3, #64	; 0x40
 80086da:	f200 8146 	bhi.w	800896a <USBD_StdEPReq+0x2b2>
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00a      	beq.n	80086f8 <USBD_StdEPReq+0x40>
 80086e2:	2b20      	cmp	r3, #32
 80086e4:	f040 8141 	bne.w	800896a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	6839      	ldr	r1, [r7, #0]
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	4798      	blx	r3
      break;
 80086f6:	e13d      	b.n	8008974 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008700:	2b20      	cmp	r3, #32
 8008702:	d10a      	bne.n	800871a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	6839      	ldr	r1, [r7, #0]
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	4798      	blx	r3
 8008712:	4603      	mov	r3, r0
 8008714:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008716:	7bfb      	ldrb	r3, [r7, #15]
 8008718:	e12d      	b.n	8008976 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	785b      	ldrb	r3, [r3, #1]
 800871e:	2b03      	cmp	r3, #3
 8008720:	d007      	beq.n	8008732 <USBD_StdEPReq+0x7a>
 8008722:	2b03      	cmp	r3, #3
 8008724:	f300 811b 	bgt.w	800895e <USBD_StdEPReq+0x2a6>
 8008728:	2b00      	cmp	r3, #0
 800872a:	d072      	beq.n	8008812 <USBD_StdEPReq+0x15a>
 800872c:	2b01      	cmp	r3, #1
 800872e:	d03a      	beq.n	80087a6 <USBD_StdEPReq+0xee>
 8008730:	e115      	b.n	800895e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008738:	2b02      	cmp	r3, #2
 800873a:	d002      	beq.n	8008742 <USBD_StdEPReq+0x8a>
 800873c:	2b03      	cmp	r3, #3
 800873e:	d015      	beq.n	800876c <USBD_StdEPReq+0xb4>
 8008740:	e02b      	b.n	800879a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008742:	7bbb      	ldrb	r3, [r7, #14]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00c      	beq.n	8008762 <USBD_StdEPReq+0xaa>
 8008748:	7bbb      	ldrb	r3, [r7, #14]
 800874a:	2b80      	cmp	r3, #128	; 0x80
 800874c:	d009      	beq.n	8008762 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800874e:	7bbb      	ldrb	r3, [r7, #14]
 8008750:	4619      	mov	r1, r3
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f001 f8ae 	bl	80098b4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008758:	2180      	movs	r1, #128	; 0x80
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f001 f8aa 	bl	80098b4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008760:	e020      	b.n	80087a4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008762:	6839      	ldr	r1, [r7, #0]
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 fc1e 	bl	8008fa6 <USBD_CtlError>
              break;
 800876a:	e01b      	b.n	80087a4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	885b      	ldrh	r3, [r3, #2]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d10e      	bne.n	8008792 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008774:	7bbb      	ldrb	r3, [r7, #14]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00b      	beq.n	8008792 <USBD_StdEPReq+0xda>
 800877a:	7bbb      	ldrb	r3, [r7, #14]
 800877c:	2b80      	cmp	r3, #128	; 0x80
 800877e:	d008      	beq.n	8008792 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	88db      	ldrh	r3, [r3, #6]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d104      	bne.n	8008792 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008788:	7bbb      	ldrb	r3, [r7, #14]
 800878a:	4619      	mov	r1, r3
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f001 f891 	bl	80098b4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 fccf 	bl	8009136 <USBD_CtlSendStatus>

              break;
 8008798:	e004      	b.n	80087a4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800879a:	6839      	ldr	r1, [r7, #0]
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 fc02 	bl	8008fa6 <USBD_CtlError>
              break;
 80087a2:	bf00      	nop
          }
          break;
 80087a4:	e0e0      	b.n	8008968 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087ac:	2b02      	cmp	r3, #2
 80087ae:	d002      	beq.n	80087b6 <USBD_StdEPReq+0xfe>
 80087b0:	2b03      	cmp	r3, #3
 80087b2:	d015      	beq.n	80087e0 <USBD_StdEPReq+0x128>
 80087b4:	e026      	b.n	8008804 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80087b6:	7bbb      	ldrb	r3, [r7, #14]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d00c      	beq.n	80087d6 <USBD_StdEPReq+0x11e>
 80087bc:	7bbb      	ldrb	r3, [r7, #14]
 80087be:	2b80      	cmp	r3, #128	; 0x80
 80087c0:	d009      	beq.n	80087d6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80087c2:	7bbb      	ldrb	r3, [r7, #14]
 80087c4:	4619      	mov	r1, r3
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f001 f874 	bl	80098b4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80087cc:	2180      	movs	r1, #128	; 0x80
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f001 f870 	bl	80098b4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80087d4:	e01c      	b.n	8008810 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80087d6:	6839      	ldr	r1, [r7, #0]
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f000 fbe4 	bl	8008fa6 <USBD_CtlError>
              break;
 80087de:	e017      	b.n	8008810 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	885b      	ldrh	r3, [r3, #2]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d112      	bne.n	800880e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80087e8:	7bbb      	ldrb	r3, [r7, #14]
 80087ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d004      	beq.n	80087fc <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80087f2:	7bbb      	ldrb	r3, [r7, #14]
 80087f4:	4619      	mov	r1, r3
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f001 f87b 	bl	80098f2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 fc9a 	bl	8009136 <USBD_CtlSendStatus>
              }
              break;
 8008802:	e004      	b.n	800880e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008804:	6839      	ldr	r1, [r7, #0]
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 fbcd 	bl	8008fa6 <USBD_CtlError>
              break;
 800880c:	e000      	b.n	8008810 <USBD_StdEPReq+0x158>
              break;
 800880e:	bf00      	nop
          }
          break;
 8008810:	e0aa      	b.n	8008968 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008818:	2b02      	cmp	r3, #2
 800881a:	d002      	beq.n	8008822 <USBD_StdEPReq+0x16a>
 800881c:	2b03      	cmp	r3, #3
 800881e:	d032      	beq.n	8008886 <USBD_StdEPReq+0x1ce>
 8008820:	e097      	b.n	8008952 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008822:	7bbb      	ldrb	r3, [r7, #14]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d007      	beq.n	8008838 <USBD_StdEPReq+0x180>
 8008828:	7bbb      	ldrb	r3, [r7, #14]
 800882a:	2b80      	cmp	r3, #128	; 0x80
 800882c:	d004      	beq.n	8008838 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800882e:	6839      	ldr	r1, [r7, #0]
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f000 fbb8 	bl	8008fa6 <USBD_CtlError>
                break;
 8008836:	e091      	b.n	800895c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008838:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800883c:	2b00      	cmp	r3, #0
 800883e:	da0b      	bge.n	8008858 <USBD_StdEPReq+0x1a0>
 8008840:	7bbb      	ldrb	r3, [r7, #14]
 8008842:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008846:	4613      	mov	r3, r2
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	4413      	add	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	3310      	adds	r3, #16
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	4413      	add	r3, r2
 8008854:	3304      	adds	r3, #4
 8008856:	e00b      	b.n	8008870 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008858:	7bbb      	ldrb	r3, [r7, #14]
 800885a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800885e:	4613      	mov	r3, r2
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	4413      	add	r3, r2
 8008864:	009b      	lsls	r3, r3, #2
 8008866:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	4413      	add	r3, r2
 800886e:	3304      	adds	r3, #4
 8008870:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	2200      	movs	r2, #0
 8008876:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	2202      	movs	r2, #2
 800887c:	4619      	mov	r1, r3
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fbfb 	bl	800907a <USBD_CtlSendData>
              break;
 8008884:	e06a      	b.n	800895c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008886:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800888a:	2b00      	cmp	r3, #0
 800888c:	da11      	bge.n	80088b2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800888e:	7bbb      	ldrb	r3, [r7, #14]
 8008890:	f003 020f 	and.w	r2, r3, #15
 8008894:	6879      	ldr	r1, [r7, #4]
 8008896:	4613      	mov	r3, r2
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	4413      	add	r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	440b      	add	r3, r1
 80088a0:	3318      	adds	r3, #24
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d117      	bne.n	80088d8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80088a8:	6839      	ldr	r1, [r7, #0]
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f000 fb7b 	bl	8008fa6 <USBD_CtlError>
                  break;
 80088b0:	e054      	b.n	800895c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80088b2:	7bbb      	ldrb	r3, [r7, #14]
 80088b4:	f003 020f 	and.w	r2, r3, #15
 80088b8:	6879      	ldr	r1, [r7, #4]
 80088ba:	4613      	mov	r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	4413      	add	r3, r2
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	440b      	add	r3, r1
 80088c4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d104      	bne.n	80088d8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80088ce:	6839      	ldr	r1, [r7, #0]
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 fb68 	bl	8008fa6 <USBD_CtlError>
                  break;
 80088d6:	e041      	b.n	800895c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	da0b      	bge.n	80088f8 <USBD_StdEPReq+0x240>
 80088e0:	7bbb      	ldrb	r3, [r7, #14]
 80088e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80088e6:	4613      	mov	r3, r2
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	4413      	add	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	3310      	adds	r3, #16
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	4413      	add	r3, r2
 80088f4:	3304      	adds	r3, #4
 80088f6:	e00b      	b.n	8008910 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80088f8:	7bbb      	ldrb	r3, [r7, #14]
 80088fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088fe:	4613      	mov	r3, r2
 8008900:	009b      	lsls	r3, r3, #2
 8008902:	4413      	add	r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	4413      	add	r3, r2
 800890e:	3304      	adds	r3, #4
 8008910:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008912:	7bbb      	ldrb	r3, [r7, #14]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d002      	beq.n	800891e <USBD_StdEPReq+0x266>
 8008918:	7bbb      	ldrb	r3, [r7, #14]
 800891a:	2b80      	cmp	r3, #128	; 0x80
 800891c:	d103      	bne.n	8008926 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	2200      	movs	r2, #0
 8008922:	601a      	str	r2, [r3, #0]
 8008924:	e00e      	b.n	8008944 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008926:	7bbb      	ldrb	r3, [r7, #14]
 8008928:	4619      	mov	r1, r3
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f001 f800 	bl	8009930 <USBD_LL_IsStallEP>
 8008930:	4603      	mov	r3, r0
 8008932:	2b00      	cmp	r3, #0
 8008934:	d003      	beq.n	800893e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	2201      	movs	r2, #1
 800893a:	601a      	str	r2, [r3, #0]
 800893c:	e002      	b.n	8008944 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	2200      	movs	r2, #0
 8008942:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	2202      	movs	r2, #2
 8008948:	4619      	mov	r1, r3
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f000 fb95 	bl	800907a <USBD_CtlSendData>
              break;
 8008950:	e004      	b.n	800895c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008952:	6839      	ldr	r1, [r7, #0]
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 fb26 	bl	8008fa6 <USBD_CtlError>
              break;
 800895a:	bf00      	nop
          }
          break;
 800895c:	e004      	b.n	8008968 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800895e:	6839      	ldr	r1, [r7, #0]
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 fb20 	bl	8008fa6 <USBD_CtlError>
          break;
 8008966:	bf00      	nop
      }
      break;
 8008968:	e004      	b.n	8008974 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800896a:	6839      	ldr	r1, [r7, #0]
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 fb1a 	bl	8008fa6 <USBD_CtlError>
      break;
 8008972:	bf00      	nop
  }

  return ret;
 8008974:	7bfb      	ldrb	r3, [r7, #15]
}
 8008976:	4618      	mov	r0, r3
 8008978:	3710      	adds	r7, #16
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
	...

08008980 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800898a:	2300      	movs	r3, #0
 800898c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800898e:	2300      	movs	r3, #0
 8008990:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008992:	2300      	movs	r3, #0
 8008994:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	885b      	ldrh	r3, [r3, #2]
 800899a:	0a1b      	lsrs	r3, r3, #8
 800899c:	b29b      	uxth	r3, r3
 800899e:	3b01      	subs	r3, #1
 80089a0:	2b06      	cmp	r3, #6
 80089a2:	f200 8128 	bhi.w	8008bf6 <USBD_GetDescriptor+0x276>
 80089a6:	a201      	add	r2, pc, #4	; (adr r2, 80089ac <USBD_GetDescriptor+0x2c>)
 80089a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ac:	080089c9 	.word	0x080089c9
 80089b0:	080089e1 	.word	0x080089e1
 80089b4:	08008a21 	.word	0x08008a21
 80089b8:	08008bf7 	.word	0x08008bf7
 80089bc:	08008bf7 	.word	0x08008bf7
 80089c0:	08008b97 	.word	0x08008b97
 80089c4:	08008bc3 	.word	0x08008bc3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	7c12      	ldrb	r2, [r2, #16]
 80089d4:	f107 0108 	add.w	r1, r7, #8
 80089d8:	4610      	mov	r0, r2
 80089da:	4798      	blx	r3
 80089dc:	60f8      	str	r0, [r7, #12]
      break;
 80089de:	e112      	b.n	8008c06 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	7c1b      	ldrb	r3, [r3, #16]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d10d      	bne.n	8008a04 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089f0:	f107 0208 	add.w	r2, r7, #8
 80089f4:	4610      	mov	r0, r2
 80089f6:	4798      	blx	r3
 80089f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	3301      	adds	r3, #1
 80089fe:	2202      	movs	r2, #2
 8008a00:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008a02:	e100      	b.n	8008c06 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a0c:	f107 0208 	add.w	r2, r7, #8
 8008a10:	4610      	mov	r0, r2
 8008a12:	4798      	blx	r3
 8008a14:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	2202      	movs	r2, #2
 8008a1c:	701a      	strb	r2, [r3, #0]
      break;
 8008a1e:	e0f2      	b.n	8008c06 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	885b      	ldrh	r3, [r3, #2]
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	2b05      	cmp	r3, #5
 8008a28:	f200 80ac 	bhi.w	8008b84 <USBD_GetDescriptor+0x204>
 8008a2c:	a201      	add	r2, pc, #4	; (adr r2, 8008a34 <USBD_GetDescriptor+0xb4>)
 8008a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a32:	bf00      	nop
 8008a34:	08008a4d 	.word	0x08008a4d
 8008a38:	08008a81 	.word	0x08008a81
 8008a3c:	08008ab5 	.word	0x08008ab5
 8008a40:	08008ae9 	.word	0x08008ae9
 8008a44:	08008b1d 	.word	0x08008b1d
 8008a48:	08008b51 	.word	0x08008b51
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	7c12      	ldrb	r2, [r2, #16]
 8008a64:	f107 0108 	add.w	r1, r7, #8
 8008a68:	4610      	mov	r0, r2
 8008a6a:	4798      	blx	r3
 8008a6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a6e:	e091      	b.n	8008b94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fa97 	bl	8008fa6 <USBD_CtlError>
            err++;
 8008a78:	7afb      	ldrb	r3, [r7, #11]
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	72fb      	strb	r3, [r7, #11]
          break;
 8008a7e:	e089      	b.n	8008b94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00b      	beq.n	8008aa4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	7c12      	ldrb	r2, [r2, #16]
 8008a98:	f107 0108 	add.w	r1, r7, #8
 8008a9c:	4610      	mov	r0, r2
 8008a9e:	4798      	blx	r3
 8008aa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008aa2:	e077      	b.n	8008b94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008aa4:	6839      	ldr	r1, [r7, #0]
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fa7d 	bl	8008fa6 <USBD_CtlError>
            err++;
 8008aac:	7afb      	ldrb	r3, [r7, #11]
 8008aae:	3301      	adds	r3, #1
 8008ab0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ab2:	e06f      	b.n	8008b94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00b      	beq.n	8008ad8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	7c12      	ldrb	r2, [r2, #16]
 8008acc:	f107 0108 	add.w	r1, r7, #8
 8008ad0:	4610      	mov	r0, r2
 8008ad2:	4798      	blx	r3
 8008ad4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ad6:	e05d      	b.n	8008b94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ad8:	6839      	ldr	r1, [r7, #0]
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 fa63 	bl	8008fa6 <USBD_CtlError>
            err++;
 8008ae0:	7afb      	ldrb	r3, [r7, #11]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	72fb      	strb	r3, [r7, #11]
          break;
 8008ae6:	e055      	b.n	8008b94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d00b      	beq.n	8008b0c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008afa:	691b      	ldr	r3, [r3, #16]
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	7c12      	ldrb	r2, [r2, #16]
 8008b00:	f107 0108 	add.w	r1, r7, #8
 8008b04:	4610      	mov	r0, r2
 8008b06:	4798      	blx	r3
 8008b08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b0a:	e043      	b.n	8008b94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b0c:	6839      	ldr	r1, [r7, #0]
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 fa49 	bl	8008fa6 <USBD_CtlError>
            err++;
 8008b14:	7afb      	ldrb	r3, [r7, #11]
 8008b16:	3301      	adds	r3, #1
 8008b18:	72fb      	strb	r3, [r7, #11]
          break;
 8008b1a:	e03b      	b.n	8008b94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008b22:	695b      	ldr	r3, [r3, #20]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00b      	beq.n	8008b40 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008b2e:	695b      	ldr	r3, [r3, #20]
 8008b30:	687a      	ldr	r2, [r7, #4]
 8008b32:	7c12      	ldrb	r2, [r2, #16]
 8008b34:	f107 0108 	add.w	r1, r7, #8
 8008b38:	4610      	mov	r0, r2
 8008b3a:	4798      	blx	r3
 8008b3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b3e:	e029      	b.n	8008b94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b40:	6839      	ldr	r1, [r7, #0]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 fa2f 	bl	8008fa6 <USBD_CtlError>
            err++;
 8008b48:	7afb      	ldrb	r3, [r7, #11]
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	72fb      	strb	r3, [r7, #11]
          break;
 8008b4e:	e021      	b.n	8008b94 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008b56:	699b      	ldr	r3, [r3, #24]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00b      	beq.n	8008b74 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008b62:	699b      	ldr	r3, [r3, #24]
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	7c12      	ldrb	r2, [r2, #16]
 8008b68:	f107 0108 	add.w	r1, r7, #8
 8008b6c:	4610      	mov	r0, r2
 8008b6e:	4798      	blx	r3
 8008b70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b72:	e00f      	b.n	8008b94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b74:	6839      	ldr	r1, [r7, #0]
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 fa15 	bl	8008fa6 <USBD_CtlError>
            err++;
 8008b7c:	7afb      	ldrb	r3, [r7, #11]
 8008b7e:	3301      	adds	r3, #1
 8008b80:	72fb      	strb	r3, [r7, #11]
          break;
 8008b82:	e007      	b.n	8008b94 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008b84:	6839      	ldr	r1, [r7, #0]
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fa0d 	bl	8008fa6 <USBD_CtlError>
          err++;
 8008b8c:	7afb      	ldrb	r3, [r7, #11]
 8008b8e:	3301      	adds	r3, #1
 8008b90:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008b92:	e038      	b.n	8008c06 <USBD_GetDescriptor+0x286>
 8008b94:	e037      	b.n	8008c06 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	7c1b      	ldrb	r3, [r3, #16]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d109      	bne.n	8008bb2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ba6:	f107 0208 	add.w	r2, r7, #8
 8008baa:	4610      	mov	r0, r2
 8008bac:	4798      	blx	r3
 8008bae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008bb0:	e029      	b.n	8008c06 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008bb2:	6839      	ldr	r1, [r7, #0]
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 f9f6 	bl	8008fa6 <USBD_CtlError>
        err++;
 8008bba:	7afb      	ldrb	r3, [r7, #11]
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	72fb      	strb	r3, [r7, #11]
      break;
 8008bc0:	e021      	b.n	8008c06 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	7c1b      	ldrb	r3, [r3, #16]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d10d      	bne.n	8008be6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bd2:	f107 0208 	add.w	r2, r7, #8
 8008bd6:	4610      	mov	r0, r2
 8008bd8:	4798      	blx	r3
 8008bda:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	3301      	adds	r3, #1
 8008be0:	2207      	movs	r2, #7
 8008be2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008be4:	e00f      	b.n	8008c06 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008be6:	6839      	ldr	r1, [r7, #0]
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f9dc 	bl	8008fa6 <USBD_CtlError>
        err++;
 8008bee:	7afb      	ldrb	r3, [r7, #11]
 8008bf0:	3301      	adds	r3, #1
 8008bf2:	72fb      	strb	r3, [r7, #11]
      break;
 8008bf4:	e007      	b.n	8008c06 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008bf6:	6839      	ldr	r1, [r7, #0]
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f000 f9d4 	bl	8008fa6 <USBD_CtlError>
      err++;
 8008bfe:	7afb      	ldrb	r3, [r7, #11]
 8008c00:	3301      	adds	r3, #1
 8008c02:	72fb      	strb	r3, [r7, #11]
      break;
 8008c04:	bf00      	nop
  }

  if (err != 0U)
 8008c06:	7afb      	ldrb	r3, [r7, #11]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d11c      	bne.n	8008c46 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008c0c:	893b      	ldrh	r3, [r7, #8]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d011      	beq.n	8008c36 <USBD_GetDescriptor+0x2b6>
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	88db      	ldrh	r3, [r3, #6]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00d      	beq.n	8008c36 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	88da      	ldrh	r2, [r3, #6]
 8008c1e:	893b      	ldrh	r3, [r7, #8]
 8008c20:	4293      	cmp	r3, r2
 8008c22:	bf28      	it	cs
 8008c24:	4613      	movcs	r3, r2
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008c2a:	893b      	ldrh	r3, [r7, #8]
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	68f9      	ldr	r1, [r7, #12]
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 fa22 	bl	800907a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	88db      	ldrh	r3, [r3, #6]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d104      	bne.n	8008c48 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fa79 	bl	8009136 <USBD_CtlSendStatus>
 8008c44:	e000      	b.n	8008c48 <USBD_GetDescriptor+0x2c8>
    return;
 8008c46:	bf00      	nop
    }
  }
}
 8008c48:	3710      	adds	r7, #16
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop

08008c50 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	889b      	ldrh	r3, [r3, #4]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d130      	bne.n	8008cc4 <USBD_SetAddress+0x74>
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	88db      	ldrh	r3, [r3, #6]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d12c      	bne.n	8008cc4 <USBD_SetAddress+0x74>
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	885b      	ldrh	r3, [r3, #2]
 8008c6e:	2b7f      	cmp	r3, #127	; 0x7f
 8008c70:	d828      	bhi.n	8008cc4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	885b      	ldrh	r3, [r3, #2]
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c7c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c84:	2b03      	cmp	r3, #3
 8008c86:	d104      	bne.n	8008c92 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008c88:	6839      	ldr	r1, [r7, #0]
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f98b 	bl	8008fa6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c90:	e01d      	b.n	8008cce <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	7bfa      	ldrb	r2, [r7, #15]
 8008c96:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008c9a:	7bfb      	ldrb	r3, [r7, #15]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 fe72 	bl	8009988 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 fa46 	bl	8009136 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d004      	beq.n	8008cba <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2202      	movs	r2, #2
 8008cb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cb8:	e009      	b.n	8008cce <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cc2:	e004      	b.n	8008cce <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008cc4:	6839      	ldr	r1, [r7, #0]
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f000 f96d 	bl	8008fa6 <USBD_CtlError>
  }
}
 8008ccc:	bf00      	nop
 8008cce:	bf00      	nop
 8008cd0:	3710      	adds	r7, #16
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}
	...

08008cd8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	885b      	ldrh	r3, [r3, #2]
 8008ce6:	b2da      	uxtb	r2, r3
 8008ce8:	4b41      	ldr	r3, [pc, #260]	; (8008df0 <USBD_SetConfig+0x118>)
 8008cea:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008cec:	4b40      	ldr	r3, [pc, #256]	; (8008df0 <USBD_SetConfig+0x118>)
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d904      	bls.n	8008cfe <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008cf4:	6839      	ldr	r1, [r7, #0]
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f955 	bl	8008fa6 <USBD_CtlError>
 8008cfc:	e075      	b.n	8008dea <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d04:	2b02      	cmp	r3, #2
 8008d06:	d002      	beq.n	8008d0e <USBD_SetConfig+0x36>
 8008d08:	2b03      	cmp	r3, #3
 8008d0a:	d023      	beq.n	8008d54 <USBD_SetConfig+0x7c>
 8008d0c:	e062      	b.n	8008dd4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008d0e:	4b38      	ldr	r3, [pc, #224]	; (8008df0 <USBD_SetConfig+0x118>)
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d01a      	beq.n	8008d4c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008d16:	4b36      	ldr	r3, [pc, #216]	; (8008df0 <USBD_SetConfig+0x118>)
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2203      	movs	r2, #3
 8008d24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008d28:	4b31      	ldr	r3, [pc, #196]	; (8008df0 <USBD_SetConfig+0x118>)
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f7ff f9e7 	bl	8008102 <USBD_SetClassConfig>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	d104      	bne.n	8008d44 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008d3a:	6839      	ldr	r1, [r7, #0]
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 f932 	bl	8008fa6 <USBD_CtlError>
            return;
 8008d42:	e052      	b.n	8008dea <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f9f6 	bl	8009136 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008d4a:	e04e      	b.n	8008dea <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 f9f2 	bl	8009136 <USBD_CtlSendStatus>
        break;
 8008d52:	e04a      	b.n	8008dea <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008d54:	4b26      	ldr	r3, [pc, #152]	; (8008df0 <USBD_SetConfig+0x118>)
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d112      	bne.n	8008d82 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2202      	movs	r2, #2
 8008d60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008d64:	4b22      	ldr	r3, [pc, #136]	; (8008df0 <USBD_SetConfig+0x118>)
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	461a      	mov	r2, r3
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008d6e:	4b20      	ldr	r3, [pc, #128]	; (8008df0 <USBD_SetConfig+0x118>)
 8008d70:	781b      	ldrb	r3, [r3, #0]
 8008d72:	4619      	mov	r1, r3
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f7ff f9e3 	bl	8008140 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 f9db 	bl	8009136 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008d80:	e033      	b.n	8008dea <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008d82:	4b1b      	ldr	r3, [pc, #108]	; (8008df0 <USBD_SetConfig+0x118>)
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	461a      	mov	r2, r3
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d01d      	beq.n	8008dcc <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	4619      	mov	r1, r3
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f7ff f9d1 	bl	8008140 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008d9e:	4b14      	ldr	r3, [pc, #80]	; (8008df0 <USBD_SetConfig+0x118>)
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	461a      	mov	r2, r3
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008da8:	4b11      	ldr	r3, [pc, #68]	; (8008df0 <USBD_SetConfig+0x118>)
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	4619      	mov	r1, r3
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f7ff f9a7 	bl	8008102 <USBD_SetClassConfig>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b02      	cmp	r3, #2
 8008db8:	d104      	bne.n	8008dc4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008dba:	6839      	ldr	r1, [r7, #0]
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 f8f2 	bl	8008fa6 <USBD_CtlError>
            return;
 8008dc2:	e012      	b.n	8008dea <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 f9b6 	bl	8009136 <USBD_CtlSendStatus>
        break;
 8008dca:	e00e      	b.n	8008dea <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 f9b2 	bl	8009136 <USBD_CtlSendStatus>
        break;
 8008dd2:	e00a      	b.n	8008dea <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008dd4:	6839      	ldr	r1, [r7, #0]
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 f8e5 	bl	8008fa6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008ddc:	4b04      	ldr	r3, [pc, #16]	; (8008df0 <USBD_SetConfig+0x118>)
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	4619      	mov	r1, r3
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f7ff f9ac 	bl	8008140 <USBD_ClrClassConfig>
        break;
 8008de8:	bf00      	nop
    }
  }
}
 8008dea:	3708      	adds	r7, #8
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	200004e4 	.word	0x200004e4

08008df4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	88db      	ldrh	r3, [r3, #6]
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d004      	beq.n	8008e10 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008e06:	6839      	ldr	r1, [r7, #0]
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f8cc 	bl	8008fa6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008e0e:	e022      	b.n	8008e56 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e16:	2b02      	cmp	r3, #2
 8008e18:	dc02      	bgt.n	8008e20 <USBD_GetConfig+0x2c>
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	dc03      	bgt.n	8008e26 <USBD_GetConfig+0x32>
 8008e1e:	e015      	b.n	8008e4c <USBD_GetConfig+0x58>
 8008e20:	2b03      	cmp	r3, #3
 8008e22:	d00b      	beq.n	8008e3c <USBD_GetConfig+0x48>
 8008e24:	e012      	b.n	8008e4c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	3308      	adds	r3, #8
 8008e30:	2201      	movs	r2, #1
 8008e32:	4619      	mov	r1, r3
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 f920 	bl	800907a <USBD_CtlSendData>
        break;
 8008e3a:	e00c      	b.n	8008e56 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	3304      	adds	r3, #4
 8008e40:	2201      	movs	r2, #1
 8008e42:	4619      	mov	r1, r3
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 f918 	bl	800907a <USBD_CtlSendData>
        break;
 8008e4a:	e004      	b.n	8008e56 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008e4c:	6839      	ldr	r1, [r7, #0]
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 f8a9 	bl	8008fa6 <USBD_CtlError>
        break;
 8008e54:	bf00      	nop
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b082      	sub	sp, #8
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
 8008e66:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e6e:	3b01      	subs	r3, #1
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d81e      	bhi.n	8008eb2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	88db      	ldrh	r3, [r3, #6]
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d004      	beq.n	8008e86 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008e7c:	6839      	ldr	r1, [r7, #0]
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 f891 	bl	8008fa6 <USBD_CtlError>
        break;
 8008e84:	e01a      	b.n	8008ebc <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d005      	beq.n	8008ea2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	f043 0202 	orr.w	r2, r3, #2
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	330c      	adds	r3, #12
 8008ea6:	2202      	movs	r2, #2
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 f8e5 	bl	800907a <USBD_CtlSendData>
      break;
 8008eb0:	e004      	b.n	8008ebc <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008eb2:	6839      	ldr	r1, [r7, #0]
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 f876 	bl	8008fa6 <USBD_CtlError>
      break;
 8008eba:	bf00      	nop
  }
}
 8008ebc:	bf00      	nop
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	885b      	ldrh	r3, [r3, #2]
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d106      	bne.n	8008ee4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 f929 	bl	8009136 <USBD_CtlSendStatus>
  }
}
 8008ee4:	bf00      	nop
 8008ee6:	3708      	adds	r7, #8
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008efc:	3b01      	subs	r3, #1
 8008efe:	2b02      	cmp	r3, #2
 8008f00:	d80b      	bhi.n	8008f1a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	885b      	ldrh	r3, [r3, #2]
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d10c      	bne.n	8008f24 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 f90f 	bl	8009136 <USBD_CtlSendStatus>
      }
      break;
 8008f18:	e004      	b.n	8008f24 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008f1a:	6839      	ldr	r1, [r7, #0]
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 f842 	bl	8008fa6 <USBD_CtlError>
      break;
 8008f22:	e000      	b.n	8008f26 <USBD_ClrFeature+0x3a>
      break;
 8008f24:	bf00      	nop
  }
}
 8008f26:	bf00      	nop
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}

08008f2e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008f2e:	b480      	push	{r7}
 8008f30:	b083      	sub	sp, #12
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	6078      	str	r0, [r7, #4]
 8008f36:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	781a      	ldrb	r2, [r3, #0]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	785a      	ldrb	r2, [r3, #1]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	3302      	adds	r3, #2
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	b29a      	uxth	r2, r3
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	3303      	adds	r3, #3
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	021b      	lsls	r3, r3, #8
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	4413      	add	r3, r2
 8008f5e:	b29a      	uxth	r2, r3
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	3304      	adds	r3, #4
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	b29a      	uxth	r2, r3
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	3305      	adds	r3, #5
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	021b      	lsls	r3, r3, #8
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	4413      	add	r3, r2
 8008f7a:	b29a      	uxth	r2, r3
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	3306      	adds	r3, #6
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	b29a      	uxth	r2, r3
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	3307      	adds	r3, #7
 8008f8c:	781b      	ldrb	r3, [r3, #0]
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	021b      	lsls	r3, r3, #8
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	4413      	add	r3, r2
 8008f96:	b29a      	uxth	r2, r3
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	80da      	strh	r2, [r3, #6]

}
 8008f9c:	bf00      	nop
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bc80      	pop	{r7}
 8008fa4:	4770      	bx	lr

08008fa6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b082      	sub	sp, #8
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
 8008fae:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008fb0:	2180      	movs	r1, #128	; 0x80
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 fc7e 	bl	80098b4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008fb8:	2100      	movs	r1, #0
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fc7a 	bl	80098b4 <USBD_LL_StallEP>
}
 8008fc0:	bf00      	nop
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	60f8      	str	r0, [r7, #12]
 8008fd0:	60b9      	str	r1, [r7, #8]
 8008fd2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d032      	beq.n	8009044 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008fde:	68f8      	ldr	r0, [r7, #12]
 8008fe0:	f000 f834 	bl	800904c <USBD_GetLen>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	005b      	lsls	r3, r3, #1
 8008fec:	b29a      	uxth	r2, r3
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008ff2:	7dfb      	ldrb	r3, [r7, #23]
 8008ff4:	1c5a      	adds	r2, r3, #1
 8008ff6:	75fa      	strb	r2, [r7, #23]
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	4413      	add	r3, r2
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	7812      	ldrb	r2, [r2, #0]
 8009002:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009004:	7dfb      	ldrb	r3, [r7, #23]
 8009006:	1c5a      	adds	r2, r3, #1
 8009008:	75fa      	strb	r2, [r7, #23]
 800900a:	461a      	mov	r2, r3
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	4413      	add	r3, r2
 8009010:	2203      	movs	r2, #3
 8009012:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009014:	e012      	b.n	800903c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	1c5a      	adds	r2, r3, #1
 800901a:	60fa      	str	r2, [r7, #12]
 800901c:	7dfa      	ldrb	r2, [r7, #23]
 800901e:	1c51      	adds	r1, r2, #1
 8009020:	75f9      	strb	r1, [r7, #23]
 8009022:	4611      	mov	r1, r2
 8009024:	68ba      	ldr	r2, [r7, #8]
 8009026:	440a      	add	r2, r1
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800902c:	7dfb      	ldrb	r3, [r7, #23]
 800902e:	1c5a      	adds	r2, r3, #1
 8009030:	75fa      	strb	r2, [r7, #23]
 8009032:	461a      	mov	r2, r3
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	4413      	add	r3, r2
 8009038:	2200      	movs	r2, #0
 800903a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d1e8      	bne.n	8009016 <USBD_GetString+0x4e>
    }
  }
}
 8009044:	bf00      	nop
 8009046:	3718      	adds	r7, #24
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800904c:	b480      	push	{r7}
 800904e:	b085      	sub	sp, #20
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009054:	2300      	movs	r3, #0
 8009056:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009058:	e005      	b.n	8009066 <USBD_GetLen+0x1a>
  {
    len++;
 800905a:	7bfb      	ldrb	r3, [r7, #15]
 800905c:	3301      	adds	r3, #1
 800905e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	3301      	adds	r3, #1
 8009064:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	781b      	ldrb	r3, [r3, #0]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d1f5      	bne.n	800905a <USBD_GetLen+0xe>
  }

  return len;
 800906e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009070:	4618      	mov	r0, r3
 8009072:	3714      	adds	r7, #20
 8009074:	46bd      	mov	sp, r7
 8009076:	bc80      	pop	{r7}
 8009078:	4770      	bx	lr

0800907a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800907a:	b580      	push	{r7, lr}
 800907c:	b084      	sub	sp, #16
 800907e:	af00      	add	r7, sp, #0
 8009080:	60f8      	str	r0, [r7, #12]
 8009082:	60b9      	str	r1, [r7, #8]
 8009084:	4613      	mov	r3, r2
 8009086:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2202      	movs	r2, #2
 800908c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009090:	88fa      	ldrh	r2, [r7, #6]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009096:	88fa      	ldrh	r2, [r7, #6]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800909c:	88fb      	ldrh	r3, [r7, #6]
 800909e:	68ba      	ldr	r2, [r7, #8]
 80090a0:	2100      	movs	r1, #0
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	f000 fc8f 	bl	80099c6 <USBD_LL_Transmit>

  return USBD_OK;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3710      	adds	r7, #16
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}

080090b2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80090b2:	b580      	push	{r7, lr}
 80090b4:	b084      	sub	sp, #16
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	60f8      	str	r0, [r7, #12]
 80090ba:	60b9      	str	r1, [r7, #8]
 80090bc:	4613      	mov	r3, r2
 80090be:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80090c0:	88fb      	ldrh	r3, [r7, #6]
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	2100      	movs	r1, #0
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f000 fc7d 	bl	80099c6 <USBD_LL_Transmit>

  return USBD_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3710      	adds	r7, #16
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}

080090d6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80090d6:	b580      	push	{r7, lr}
 80090d8:	b084      	sub	sp, #16
 80090da:	af00      	add	r7, sp, #0
 80090dc:	60f8      	str	r0, [r7, #12]
 80090de:	60b9      	str	r1, [r7, #8]
 80090e0:	4613      	mov	r3, r2
 80090e2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	2203      	movs	r2, #3
 80090e8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80090ec:	88fa      	ldrh	r2, [r7, #6]
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80090f4:	88fa      	ldrh	r2, [r7, #6]
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80090fc:	88fb      	ldrh	r3, [r7, #6]
 80090fe:	68ba      	ldr	r2, [r7, #8]
 8009100:	2100      	movs	r1, #0
 8009102:	68f8      	ldr	r0, [r7, #12]
 8009104:	f000 fc82 	bl	8009a0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3710      	adds	r7, #16
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}

08009112 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009112:	b580      	push	{r7, lr}
 8009114:	b084      	sub	sp, #16
 8009116:	af00      	add	r7, sp, #0
 8009118:	60f8      	str	r0, [r7, #12]
 800911a:	60b9      	str	r1, [r7, #8]
 800911c:	4613      	mov	r3, r2
 800911e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009120:	88fb      	ldrh	r3, [r7, #6]
 8009122:	68ba      	ldr	r2, [r7, #8]
 8009124:	2100      	movs	r1, #0
 8009126:	68f8      	ldr	r0, [r7, #12]
 8009128:	f000 fc70 	bl	8009a0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b082      	sub	sp, #8
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2204      	movs	r2, #4
 8009142:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009146:	2300      	movs	r3, #0
 8009148:	2200      	movs	r2, #0
 800914a:	2100      	movs	r1, #0
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f000 fc3a 	bl	80099c6 <USBD_LL_Transmit>

  return USBD_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3708      	adds	r7, #8
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b082      	sub	sp, #8
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2205      	movs	r2, #5
 8009168:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800916c:	2300      	movs	r3, #0
 800916e:	2200      	movs	r2, #0
 8009170:	2100      	movs	r1, #0
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 fc4a 	bl	8009a0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009178:	2300      	movs	r3, #0
}
 800917a:	4618      	mov	r0, r3
 800917c:	3708      	adds	r7, #8
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
	...

08009184 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009188:	2200      	movs	r2, #0
 800918a:	4912      	ldr	r1, [pc, #72]	; (80091d4 <MX_USB_DEVICE_Init+0x50>)
 800918c:	4812      	ldr	r0, [pc, #72]	; (80091d8 <MX_USB_DEVICE_Init+0x54>)
 800918e:	f7fe ff5e 	bl	800804e <USBD_Init>
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d001      	beq.n	800919c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009198:	f7f7 fc5c 	bl	8000a54 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800919c:	490f      	ldr	r1, [pc, #60]	; (80091dc <MX_USB_DEVICE_Init+0x58>)
 800919e:	480e      	ldr	r0, [pc, #56]	; (80091d8 <MX_USB_DEVICE_Init+0x54>)
 80091a0:	f7fe ff80 	bl	80080a4 <USBD_RegisterClass>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d001      	beq.n	80091ae <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80091aa:	f7f7 fc53 	bl	8000a54 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80091ae:	490c      	ldr	r1, [pc, #48]	; (80091e0 <MX_USB_DEVICE_Init+0x5c>)
 80091b0:	4809      	ldr	r0, [pc, #36]	; (80091d8 <MX_USB_DEVICE_Init+0x54>)
 80091b2:	f7fe feb1 	bl	8007f18 <USBD_CDC_RegisterInterface>
 80091b6:	4603      	mov	r3, r0
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d001      	beq.n	80091c0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80091bc:	f7f7 fc4a 	bl	8000a54 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80091c0:	4805      	ldr	r0, [pc, #20]	; (80091d8 <MX_USB_DEVICE_Init+0x54>)
 80091c2:	f7fe ff88 	bl	80080d6 <USBD_Start>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d001      	beq.n	80091d0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80091cc:	f7f7 fc42 	bl	8000a54 <Error_Handler>
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */


 // StartMenu();
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80091d0:	bf00      	nop
 80091d2:	bd80      	pop	{r7, pc}
 80091d4:	20000188 	.word	0x20000188
 80091d8:	200004e8 	.word	0x200004e8
 80091dc:	20000074 	.word	0x20000074
 80091e0:	20000178 	.word	0x20000178

080091e4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80091e8:	2200      	movs	r2, #0
 80091ea:	4905      	ldr	r1, [pc, #20]	; (8009200 <CDC_Init_FS+0x1c>)
 80091ec:	4805      	ldr	r0, [pc, #20]	; (8009204 <CDC_Init_FS+0x20>)
 80091ee:	f7fe fea9 	bl	8007f44 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80091f2:	4905      	ldr	r1, [pc, #20]	; (8009208 <CDC_Init_FS+0x24>)
 80091f4:	4803      	ldr	r0, [pc, #12]	; (8009204 <CDC_Init_FS+0x20>)
 80091f6:	f7fe febe 	bl	8007f76 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80091fa:	2300      	movs	r3, #0
  // StartMenu();
  /* USER CODE END 3 */
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	20000b94 	.word	0x20000b94
 8009204:	200004e8 	.word	0x200004e8
 8009208:	200007ac 	.word	0x200007ac

0800920c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800920c:	b480      	push	{r7}
 800920e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009210:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009212:	4618      	mov	r0, r3
 8009214:	46bd      	mov	sp, r7
 8009216:	bc80      	pop	{r7}
 8009218:	4770      	bx	lr
	...

0800921c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	4603      	mov	r3, r0
 8009224:	6039      	str	r1, [r7, #0]
 8009226:	71fb      	strb	r3, [r7, #7]
 8009228:	4613      	mov	r3, r2
 800922a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800922c:	79fb      	ldrb	r3, [r7, #7]
 800922e:	2b23      	cmp	r3, #35	; 0x23
 8009230:	d84a      	bhi.n	80092c8 <CDC_Control_FS+0xac>
 8009232:	a201      	add	r2, pc, #4	; (adr r2, 8009238 <CDC_Control_FS+0x1c>)
 8009234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009238:	080092c9 	.word	0x080092c9
 800923c:	080092c9 	.word	0x080092c9
 8009240:	080092c9 	.word	0x080092c9
 8009244:	080092c9 	.word	0x080092c9
 8009248:	080092c9 	.word	0x080092c9
 800924c:	080092c9 	.word	0x080092c9
 8009250:	080092c9 	.word	0x080092c9
 8009254:	080092c9 	.word	0x080092c9
 8009258:	080092c9 	.word	0x080092c9
 800925c:	080092c9 	.word	0x080092c9
 8009260:	080092c9 	.word	0x080092c9
 8009264:	080092c9 	.word	0x080092c9
 8009268:	080092c9 	.word	0x080092c9
 800926c:	080092c9 	.word	0x080092c9
 8009270:	080092c9 	.word	0x080092c9
 8009274:	080092c9 	.word	0x080092c9
 8009278:	080092c9 	.word	0x080092c9
 800927c:	080092c9 	.word	0x080092c9
 8009280:	080092c9 	.word	0x080092c9
 8009284:	080092c9 	.word	0x080092c9
 8009288:	080092c9 	.word	0x080092c9
 800928c:	080092c9 	.word	0x080092c9
 8009290:	080092c9 	.word	0x080092c9
 8009294:	080092c9 	.word	0x080092c9
 8009298:	080092c9 	.word	0x080092c9
 800929c:	080092c9 	.word	0x080092c9
 80092a0:	080092c9 	.word	0x080092c9
 80092a4:	080092c9 	.word	0x080092c9
 80092a8:	080092c9 	.word	0x080092c9
 80092ac:	080092c9 	.word	0x080092c9
 80092b0:	080092c9 	.word	0x080092c9
 80092b4:	080092c9 	.word	0x080092c9
 80092b8:	080092c9 	.word	0x080092c9
 80092bc:	080092c9 	.word	0x080092c9
 80092c0:	080092c9 	.word	0x080092c9
 80092c4:	080092c9 	.word	0x080092c9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80092c8:	bf00      	nop
  }

  return (USBD_OK);
 80092ca:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	370c      	adds	r7, #12
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bc80      	pop	{r7}
 80092d4:	4770      	bx	lr
 80092d6:	bf00      	nop

080092d8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	461a      	mov	r2, r3
  /* USER CODE BEGIN 6 */


	memcpy(Rec_Data, Buf, 4); //8
 80092e8:	4b0a      	ldr	r3, [pc, #40]	; (8009314 <CDC_Receive_FS+0x3c>)
 80092ea:	601a      	str	r2, [r3, #0]
	//memcpy(Rec_Len, Len, sizeof(Len));
	 Rec_Len = *Len;
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a09      	ldr	r2, [pc, #36]	; (8009318 <CDC_Receive_FS+0x40>)
 80092f2:	6013      	str	r3, [r2, #0]
	 ReceiveFlag =1;
 80092f4:	4b09      	ldr	r3, [pc, #36]	; (800931c <CDC_Receive_FS+0x44>)
 80092f6:	2201      	movs	r2, #1
 80092f8:	601a      	str	r2, [r3, #0]


  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80092fa:	6879      	ldr	r1, [r7, #4]
 80092fc:	4808      	ldr	r0, [pc, #32]	; (8009320 <CDC_Receive_FS+0x48>)
 80092fe:	f7fe fe3a 	bl	8007f76 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009302:	4807      	ldr	r0, [pc, #28]	; (8009320 <CDC_Receive_FS+0x48>)
 8009304:	f7fe fe79 	bl	8007ffa <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009308:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800930a:	4618      	mov	r0, r3
 800930c:	3708      	adds	r7, #8
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	20000354 	.word	0x20000354
 8009318:	20000358 	.word	0x20000358
 800931c:	200003a4 	.word	0x200003a4
 8009320:	200004e8 	.word	0x200004e8

08009324 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009330:	2300      	movs	r3, #0
 8009332:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009334:	4b0d      	ldr	r3, [pc, #52]	; (800936c <CDC_Transmit_FS+0x48>)
 8009336:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800933a:	60bb      	str	r3, [r7, #8]

  if (hcdc->TxState != 0){
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009342:	2b00      	cmp	r3, #0
 8009344:	d001      	beq.n	800934a <CDC_Transmit_FS+0x26>

    return USBD_BUSY;
 8009346:	2301      	movs	r3, #1
 8009348:	e00b      	b.n	8009362 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800934a:	887b      	ldrh	r3, [r7, #2]
 800934c:	461a      	mov	r2, r3
 800934e:	6879      	ldr	r1, [r7, #4]
 8009350:	4806      	ldr	r0, [pc, #24]	; (800936c <CDC_Transmit_FS+0x48>)
 8009352:	f7fe fdf7 	bl	8007f44 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009356:	4805      	ldr	r0, [pc, #20]	; (800936c <CDC_Transmit_FS+0x48>)
 8009358:	f7fe fe20 	bl	8007f9c <USBD_CDC_TransmitPacket>
 800935c:	4603      	mov	r3, r0
 800935e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009360:	7bfb      	ldrb	r3, [r7, #15]
}
 8009362:	4618      	mov	r0, r3
 8009364:	3710      	adds	r7, #16
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	200004e8 	.word	0x200004e8

08009370 <BusyCheck>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

uint8_t BusyCheck (void){
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
	uint8_t result = USBD_OK;
 8009376:	2300      	movs	r3, #0
 8009378:	71fb      	strb	r3, [r7, #7]
	 USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800937a:	4b08      	ldr	r3, [pc, #32]	; (800939c <BusyCheck+0x2c>)
 800937c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009380:	603b      	str	r3, [r7, #0]
	 if (hcdc->TxState != 0){
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009388:	2b00      	cmp	r3, #0
 800938a:	d001      	beq.n	8009390 <BusyCheck+0x20>
		//  BusyFlag =1;
	    return USBD_BUSY;
 800938c:	2301      	movs	r3, #1
 800938e:	e000      	b.n	8009392 <BusyCheck+0x22>



	   //result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);

	   return result;
 8009390:	79fb      	ldrb	r3, [r7, #7]


}
 8009392:	4618      	mov	r0, r3
 8009394:	370c      	adds	r7, #12
 8009396:	46bd      	mov	sp, r7
 8009398:	bc80      	pop	{r7}
 800939a:	4770      	bx	lr
 800939c:	200004e8 	.word	0x200004e8

080093a0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	4603      	mov	r3, r0
 80093a8:	6039      	str	r1, [r7, #0]
 80093aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	2212      	movs	r2, #18
 80093b0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80093b2:	4b03      	ldr	r3, [pc, #12]	; (80093c0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	370c      	adds	r7, #12
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bc80      	pop	{r7}
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	200001a4 	.word	0x200001a4

080093c4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	4603      	mov	r3, r0
 80093cc:	6039      	str	r1, [r7, #0]
 80093ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	2204      	movs	r2, #4
 80093d4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80093d6:	4b03      	ldr	r3, [pc, #12]	; (80093e4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80093d8:	4618      	mov	r0, r3
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	bc80      	pop	{r7}
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	200001b8 	.word	0x200001b8

080093e8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	4603      	mov	r3, r0
 80093f0:	6039      	str	r1, [r7, #0]
 80093f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80093f4:	79fb      	ldrb	r3, [r7, #7]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d105      	bne.n	8009406 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80093fa:	683a      	ldr	r2, [r7, #0]
 80093fc:	4907      	ldr	r1, [pc, #28]	; (800941c <USBD_FS_ProductStrDescriptor+0x34>)
 80093fe:	4808      	ldr	r0, [pc, #32]	; (8009420 <USBD_FS_ProductStrDescriptor+0x38>)
 8009400:	f7ff fde2 	bl	8008fc8 <USBD_GetString>
 8009404:	e004      	b.n	8009410 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009406:	683a      	ldr	r2, [r7, #0]
 8009408:	4904      	ldr	r1, [pc, #16]	; (800941c <USBD_FS_ProductStrDescriptor+0x34>)
 800940a:	4805      	ldr	r0, [pc, #20]	; (8009420 <USBD_FS_ProductStrDescriptor+0x38>)
 800940c:	f7ff fddc 	bl	8008fc8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009410:	4b02      	ldr	r3, [pc, #8]	; (800941c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009412:	4618      	mov	r0, r3
 8009414:	3708      	adds	r7, #8
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
 800941a:	bf00      	nop
 800941c:	20000f7c 	.word	0x20000f7c
 8009420:	0800a4d4 	.word	0x0800a4d4

08009424 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	4603      	mov	r3, r0
 800942c:	6039      	str	r1, [r7, #0]
 800942e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009430:	683a      	ldr	r2, [r7, #0]
 8009432:	4904      	ldr	r1, [pc, #16]	; (8009444 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009434:	4804      	ldr	r0, [pc, #16]	; (8009448 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009436:	f7ff fdc7 	bl	8008fc8 <USBD_GetString>
  return USBD_StrDesc;
 800943a:	4b02      	ldr	r3, [pc, #8]	; (8009444 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800943c:	4618      	mov	r0, r3
 800943e:	3708      	adds	r7, #8
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}
 8009444:	20000f7c 	.word	0x20000f7c
 8009448:	0800a4ec 	.word	0x0800a4ec

0800944c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b082      	sub	sp, #8
 8009450:	af00      	add	r7, sp, #0
 8009452:	4603      	mov	r3, r0
 8009454:	6039      	str	r1, [r7, #0]
 8009456:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	221a      	movs	r2, #26
 800945c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800945e:	f000 f843 	bl	80094e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009462:	4b02      	ldr	r3, [pc, #8]	; (800946c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009464:	4618      	mov	r0, r3
 8009466:	3708      	adds	r7, #8
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}
 800946c:	200001bc 	.word	0x200001bc

08009470 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af00      	add	r7, sp, #0
 8009476:	4603      	mov	r3, r0
 8009478:	6039      	str	r1, [r7, #0]
 800947a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800947c:	79fb      	ldrb	r3, [r7, #7]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d105      	bne.n	800948e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009482:	683a      	ldr	r2, [r7, #0]
 8009484:	4907      	ldr	r1, [pc, #28]	; (80094a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009486:	4808      	ldr	r0, [pc, #32]	; (80094a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009488:	f7ff fd9e 	bl	8008fc8 <USBD_GetString>
 800948c:	e004      	b.n	8009498 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800948e:	683a      	ldr	r2, [r7, #0]
 8009490:	4904      	ldr	r1, [pc, #16]	; (80094a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009492:	4805      	ldr	r0, [pc, #20]	; (80094a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009494:	f7ff fd98 	bl	8008fc8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009498:	4b02      	ldr	r3, [pc, #8]	; (80094a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800949a:	4618      	mov	r0, r3
 800949c:	3708      	adds	r7, #8
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}
 80094a2:	bf00      	nop
 80094a4:	20000f7c 	.word	0x20000f7c
 80094a8:	0800a500 	.word	0x0800a500

080094ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	4603      	mov	r3, r0
 80094b4:	6039      	str	r1, [r7, #0]
 80094b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80094b8:	79fb      	ldrb	r3, [r7, #7]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d105      	bne.n	80094ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80094be:	683a      	ldr	r2, [r7, #0]
 80094c0:	4907      	ldr	r1, [pc, #28]	; (80094e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80094c2:	4808      	ldr	r0, [pc, #32]	; (80094e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80094c4:	f7ff fd80 	bl	8008fc8 <USBD_GetString>
 80094c8:	e004      	b.n	80094d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80094ca:	683a      	ldr	r2, [r7, #0]
 80094cc:	4904      	ldr	r1, [pc, #16]	; (80094e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80094ce:	4805      	ldr	r0, [pc, #20]	; (80094e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80094d0:	f7ff fd7a 	bl	8008fc8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80094d4:	4b02      	ldr	r3, [pc, #8]	; (80094e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80094d6:	4618      	mov	r0, r3
 80094d8:	3708      	adds	r7, #8
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}
 80094de:	bf00      	nop
 80094e0:	20000f7c 	.word	0x20000f7c
 80094e4:	0800a50c 	.word	0x0800a50c

080094e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80094ee:	4b0f      	ldr	r3, [pc, #60]	; (800952c <Get_SerialNum+0x44>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80094f4:	4b0e      	ldr	r3, [pc, #56]	; (8009530 <Get_SerialNum+0x48>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80094fa:	4b0e      	ldr	r3, [pc, #56]	; (8009534 <Get_SerialNum+0x4c>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009500:	68fa      	ldr	r2, [r7, #12]
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4413      	add	r3, r2
 8009506:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d009      	beq.n	8009522 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800950e:	2208      	movs	r2, #8
 8009510:	4909      	ldr	r1, [pc, #36]	; (8009538 <Get_SerialNum+0x50>)
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f000 f814 	bl	8009540 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009518:	2204      	movs	r2, #4
 800951a:	4908      	ldr	r1, [pc, #32]	; (800953c <Get_SerialNum+0x54>)
 800951c:	68b8      	ldr	r0, [r7, #8]
 800951e:	f000 f80f 	bl	8009540 <IntToUnicode>
  }
}
 8009522:	bf00      	nop
 8009524:	3710      	adds	r7, #16
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	bf00      	nop
 800952c:	1ffff7e8 	.word	0x1ffff7e8
 8009530:	1ffff7ec 	.word	0x1ffff7ec
 8009534:	1ffff7f0 	.word	0x1ffff7f0
 8009538:	200001be 	.word	0x200001be
 800953c:	200001ce 	.word	0x200001ce

08009540 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009540:	b480      	push	{r7}
 8009542:	b087      	sub	sp, #28
 8009544:	af00      	add	r7, sp, #0
 8009546:	60f8      	str	r0, [r7, #12]
 8009548:	60b9      	str	r1, [r7, #8]
 800954a:	4613      	mov	r3, r2
 800954c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800954e:	2300      	movs	r3, #0
 8009550:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009552:	2300      	movs	r3, #0
 8009554:	75fb      	strb	r3, [r7, #23]
 8009556:	e027      	b.n	80095a8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	0f1b      	lsrs	r3, r3, #28
 800955c:	2b09      	cmp	r3, #9
 800955e:	d80b      	bhi.n	8009578 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	0f1b      	lsrs	r3, r3, #28
 8009564:	b2da      	uxtb	r2, r3
 8009566:	7dfb      	ldrb	r3, [r7, #23]
 8009568:	005b      	lsls	r3, r3, #1
 800956a:	4619      	mov	r1, r3
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	440b      	add	r3, r1
 8009570:	3230      	adds	r2, #48	; 0x30
 8009572:	b2d2      	uxtb	r2, r2
 8009574:	701a      	strb	r2, [r3, #0]
 8009576:	e00a      	b.n	800958e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	0f1b      	lsrs	r3, r3, #28
 800957c:	b2da      	uxtb	r2, r3
 800957e:	7dfb      	ldrb	r3, [r7, #23]
 8009580:	005b      	lsls	r3, r3, #1
 8009582:	4619      	mov	r1, r3
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	440b      	add	r3, r1
 8009588:	3237      	adds	r2, #55	; 0x37
 800958a:	b2d2      	uxtb	r2, r2
 800958c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	011b      	lsls	r3, r3, #4
 8009592:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009594:	7dfb      	ldrb	r3, [r7, #23]
 8009596:	005b      	lsls	r3, r3, #1
 8009598:	3301      	adds	r3, #1
 800959a:	68ba      	ldr	r2, [r7, #8]
 800959c:	4413      	add	r3, r2
 800959e:	2200      	movs	r2, #0
 80095a0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80095a2:	7dfb      	ldrb	r3, [r7, #23]
 80095a4:	3301      	adds	r3, #1
 80095a6:	75fb      	strb	r3, [r7, #23]
 80095a8:	7dfa      	ldrb	r2, [r7, #23]
 80095aa:	79fb      	ldrb	r3, [r7, #7]
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d3d3      	bcc.n	8009558 <IntToUnicode+0x18>
  }
}
 80095b0:	bf00      	nop
 80095b2:	bf00      	nop
 80095b4:	371c      	adds	r7, #28
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bc80      	pop	{r7}
 80095ba:	4770      	bx	lr

080095bc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a0d      	ldr	r2, [pc, #52]	; (8009600 <HAL_PCD_MspInit+0x44>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d113      	bne.n	80095f6 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80095ce:	4b0d      	ldr	r3, [pc, #52]	; (8009604 <HAL_PCD_MspInit+0x48>)
 80095d0:	69db      	ldr	r3, [r3, #28]
 80095d2:	4a0c      	ldr	r2, [pc, #48]	; (8009604 <HAL_PCD_MspInit+0x48>)
 80095d4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80095d8:	61d3      	str	r3, [r2, #28]
 80095da:	4b0a      	ldr	r3, [pc, #40]	; (8009604 <HAL_PCD_MspInit+0x48>)
 80095dc:	69db      	ldr	r3, [r3, #28]
 80095de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80095e2:	60fb      	str	r3, [r7, #12]
 80095e4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80095e6:	2200      	movs	r2, #0
 80095e8:	2100      	movs	r1, #0
 80095ea:	2014      	movs	r0, #20
 80095ec:	f7f8 f9c1 	bl	8001972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80095f0:	2014      	movs	r0, #20
 80095f2:	f7f8 f9da 	bl	80019aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80095f6:	bf00      	nop
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	40005c00 	.word	0x40005c00
 8009604:	40021000 	.word	0x40021000

08009608 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800961c:	4619      	mov	r1, r3
 800961e:	4610      	mov	r0, r2
 8009620:	f7fe fda1 	bl	8008166 <USBD_LL_SetupStage>
}
 8009624:	bf00      	nop
 8009626:	3708      	adds	r7, #8
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	460b      	mov	r3, r1
 8009636:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800963e:	78fa      	ldrb	r2, [r7, #3]
 8009640:	6879      	ldr	r1, [r7, #4]
 8009642:	4613      	mov	r3, r2
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	4413      	add	r3, r2
 8009648:	00db      	lsls	r3, r3, #3
 800964a:	440b      	add	r3, r1
 800964c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	78fb      	ldrb	r3, [r7, #3]
 8009654:	4619      	mov	r1, r3
 8009656:	f7fe fdd3 	bl	8008200 <USBD_LL_DataOutStage>
}
 800965a:	bf00      	nop
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b082      	sub	sp, #8
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
 800966a:	460b      	mov	r3, r1
 800966c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009674:	78fa      	ldrb	r2, [r7, #3]
 8009676:	6879      	ldr	r1, [r7, #4]
 8009678:	4613      	mov	r3, r2
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	4413      	add	r3, r2
 800967e:	00db      	lsls	r3, r3, #3
 8009680:	440b      	add	r3, r1
 8009682:	333c      	adds	r3, #60	; 0x3c
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	78fb      	ldrb	r3, [r7, #3]
 8009688:	4619      	mov	r1, r3
 800968a:	f7fe fe2a 	bl	80082e2 <USBD_LL_DataInStage>
}
 800968e:	bf00      	nop
 8009690:	3708      	adds	r7, #8
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b082      	sub	sp, #8
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fe ff3a 	bl	800851e <USBD_LL_SOF>
}
 80096aa:	bf00      	nop
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b084      	sub	sp, #16
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80096ba:	2301      	movs	r3, #1
 80096bc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	2b02      	cmp	r3, #2
 80096c4:	d001      	beq.n	80096ca <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80096c6:	f7f7 f9c5 	bl	8000a54 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80096d0:	7bfa      	ldrb	r2, [r7, #15]
 80096d2:	4611      	mov	r1, r2
 80096d4:	4618      	mov	r0, r3
 80096d6:	f7fe feea 	bl	80084ae <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fe fea3 	bl	800842c <USBD_LL_Reset>
}
 80096e6:	bf00      	nop
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
	...

080096f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b082      	sub	sp, #8
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80096fe:	4618      	mov	r0, r3
 8009700:	f7fe fee4 	bl	80084cc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	699b      	ldr	r3, [r3, #24]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d005      	beq.n	8009718 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800970c:	4b04      	ldr	r3, [pc, #16]	; (8009720 <HAL_PCD_SuspendCallback+0x30>)
 800970e:	691b      	ldr	r3, [r3, #16]
 8009710:	4a03      	ldr	r2, [pc, #12]	; (8009720 <HAL_PCD_SuspendCallback+0x30>)
 8009712:	f043 0306 	orr.w	r3, r3, #6
 8009716:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009718:	bf00      	nop
 800971a:	3708      	adds	r7, #8
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}
 8009720:	e000ed00 	.word	0xe000ed00

08009724 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b082      	sub	sp, #8
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009732:	4618      	mov	r0, r3
 8009734:	f7fe fede 	bl	80084f4 <USBD_LL_Resume>
}
 8009738:	bf00      	nop
 800973a:	3708      	adds	r7, #8
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b082      	sub	sp, #8
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009748:	4a28      	ldr	r2, [pc, #160]	; (80097ec <USBD_LL_Init+0xac>)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a26      	ldr	r2, [pc, #152]	; (80097ec <USBD_LL_Init+0xac>)
 8009754:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009758:	4b24      	ldr	r3, [pc, #144]	; (80097ec <USBD_LL_Init+0xac>)
 800975a:	4a25      	ldr	r2, [pc, #148]	; (80097f0 <USBD_LL_Init+0xb0>)
 800975c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800975e:	4b23      	ldr	r3, [pc, #140]	; (80097ec <USBD_LL_Init+0xac>)
 8009760:	2208      	movs	r2, #8
 8009762:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009764:	4b21      	ldr	r3, [pc, #132]	; (80097ec <USBD_LL_Init+0xac>)
 8009766:	2202      	movs	r2, #2
 8009768:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800976a:	4b20      	ldr	r3, [pc, #128]	; (80097ec <USBD_LL_Init+0xac>)
 800976c:	2200      	movs	r2, #0
 800976e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009770:	4b1e      	ldr	r3, [pc, #120]	; (80097ec <USBD_LL_Init+0xac>)
 8009772:	2200      	movs	r2, #0
 8009774:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009776:	4b1d      	ldr	r3, [pc, #116]	; (80097ec <USBD_LL_Init+0xac>)
 8009778:	2200      	movs	r2, #0
 800977a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800977c:	481b      	ldr	r0, [pc, #108]	; (80097ec <USBD_LL_Init+0xac>)
 800977e:	f7f8 fd53 	bl	8002228 <HAL_PCD_Init>
 8009782:	4603      	mov	r3, r0
 8009784:	2b00      	cmp	r3, #0
 8009786:	d001      	beq.n	800978c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009788:	f7f7 f964 	bl	8000a54 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009792:	2318      	movs	r3, #24
 8009794:	2200      	movs	r2, #0
 8009796:	2100      	movs	r1, #0
 8009798:	f7fa f9c7 	bl	8003b2a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80097a2:	2358      	movs	r3, #88	; 0x58
 80097a4:	2200      	movs	r2, #0
 80097a6:	2180      	movs	r1, #128	; 0x80
 80097a8:	f7fa f9bf 	bl	8003b2a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80097b2:	23c0      	movs	r3, #192	; 0xc0
 80097b4:	2200      	movs	r2, #0
 80097b6:	2181      	movs	r1, #129	; 0x81
 80097b8:	f7fa f9b7 	bl	8003b2a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80097c2:	f44f 7388 	mov.w	r3, #272	; 0x110
 80097c6:	2200      	movs	r2, #0
 80097c8:	2101      	movs	r1, #1
 80097ca:	f7fa f9ae 	bl	8003b2a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80097d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097d8:	2200      	movs	r2, #0
 80097da:	2182      	movs	r1, #130	; 0x82
 80097dc:	f7fa f9a5 	bl	8003b2a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80097e0:	2300      	movs	r3, #0
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3708      	adds	r7, #8
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	2000117c 	.word	0x2000117c
 80097f0:	40005c00 	.word	0x40005c00

080097f4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097fc:	2300      	movs	r3, #0
 80097fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009800:	2300      	movs	r3, #0
 8009802:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800980a:	4618      	mov	r0, r3
 800980c:	f7f8 fe17 	bl	800243e <HAL_PCD_Start>
 8009810:	4603      	mov	r3, r0
 8009812:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009814:	7bfb      	ldrb	r3, [r7, #15]
 8009816:	4618      	mov	r0, r3
 8009818:	f000 f94e 	bl	8009ab8 <USBD_Get_USB_Status>
 800981c:	4603      	mov	r3, r0
 800981e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009820:	7bbb      	ldrb	r3, [r7, #14]
}
 8009822:	4618      	mov	r0, r3
 8009824:	3710      	adds	r7, #16
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}

0800982a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800982a:	b580      	push	{r7, lr}
 800982c:	b084      	sub	sp, #16
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
 8009832:	4608      	mov	r0, r1
 8009834:	4611      	mov	r1, r2
 8009836:	461a      	mov	r2, r3
 8009838:	4603      	mov	r3, r0
 800983a:	70fb      	strb	r3, [r7, #3]
 800983c:	460b      	mov	r3, r1
 800983e:	70bb      	strb	r3, [r7, #2]
 8009840:	4613      	mov	r3, r2
 8009842:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009844:	2300      	movs	r3, #0
 8009846:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009848:	2300      	movs	r3, #0
 800984a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009852:	78bb      	ldrb	r3, [r7, #2]
 8009854:	883a      	ldrh	r2, [r7, #0]
 8009856:	78f9      	ldrb	r1, [r7, #3]
 8009858:	f7f8 ff8f 	bl	800277a <HAL_PCD_EP_Open>
 800985c:	4603      	mov	r3, r0
 800985e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009860:	7bfb      	ldrb	r3, [r7, #15]
 8009862:	4618      	mov	r0, r3
 8009864:	f000 f928 	bl	8009ab8 <USBD_Get_USB_Status>
 8009868:	4603      	mov	r3, r0
 800986a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800986c:	7bbb      	ldrb	r3, [r7, #14]
}
 800986e:	4618      	mov	r0, r3
 8009870:	3710      	adds	r7, #16
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}

08009876 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009876:	b580      	push	{r7, lr}
 8009878:	b084      	sub	sp, #16
 800987a:	af00      	add	r7, sp, #0
 800987c:	6078      	str	r0, [r7, #4]
 800987e:	460b      	mov	r3, r1
 8009880:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009882:	2300      	movs	r3, #0
 8009884:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009886:	2300      	movs	r3, #0
 8009888:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009890:	78fa      	ldrb	r2, [r7, #3]
 8009892:	4611      	mov	r1, r2
 8009894:	4618      	mov	r0, r3
 8009896:	f7f8 ffd6 	bl	8002846 <HAL_PCD_EP_Close>
 800989a:	4603      	mov	r3, r0
 800989c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800989e:	7bfb      	ldrb	r3, [r7, #15]
 80098a0:	4618      	mov	r0, r3
 80098a2:	f000 f909 	bl	8009ab8 <USBD_Get_USB_Status>
 80098a6:	4603      	mov	r3, r0
 80098a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	3710      	adds	r7, #16
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}

080098b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b084      	sub	sp, #16
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	460b      	mov	r3, r1
 80098be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098c0:	2300      	movs	r3, #0
 80098c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098c4:	2300      	movs	r3, #0
 80098c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098ce:	78fa      	ldrb	r2, [r7, #3]
 80098d0:	4611      	mov	r1, r2
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7f9 f896 	bl	8002a04 <HAL_PCD_EP_SetStall>
 80098d8:	4603      	mov	r3, r0
 80098da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098dc:	7bfb      	ldrb	r3, [r7, #15]
 80098de:	4618      	mov	r0, r3
 80098e0:	f000 f8ea 	bl	8009ab8 <USBD_Get_USB_Status>
 80098e4:	4603      	mov	r3, r0
 80098e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3710      	adds	r7, #16
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b084      	sub	sp, #16
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	460b      	mov	r3, r1
 80098fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098fe:	2300      	movs	r3, #0
 8009900:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009902:	2300      	movs	r3, #0
 8009904:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800990c:	78fa      	ldrb	r2, [r7, #3]
 800990e:	4611      	mov	r1, r2
 8009910:	4618      	mov	r0, r3
 8009912:	f7f9 f8d7 	bl	8002ac4 <HAL_PCD_EP_ClrStall>
 8009916:	4603      	mov	r3, r0
 8009918:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800991a:	7bfb      	ldrb	r3, [r7, #15]
 800991c:	4618      	mov	r0, r3
 800991e:	f000 f8cb 	bl	8009ab8 <USBD_Get_USB_Status>
 8009922:	4603      	mov	r3, r0
 8009924:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009926:	7bbb      	ldrb	r3, [r7, #14]
}
 8009928:	4618      	mov	r0, r3
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009930:	b480      	push	{r7}
 8009932:	b085      	sub	sp, #20
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	460b      	mov	r3, r1
 800993a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009942:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009944:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009948:	2b00      	cmp	r3, #0
 800994a:	da0c      	bge.n	8009966 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800994c:	78fb      	ldrb	r3, [r7, #3]
 800994e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009952:	68f9      	ldr	r1, [r7, #12]
 8009954:	1c5a      	adds	r2, r3, #1
 8009956:	4613      	mov	r3, r2
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	4413      	add	r3, r2
 800995c:	00db      	lsls	r3, r3, #3
 800995e:	440b      	add	r3, r1
 8009960:	3302      	adds	r3, #2
 8009962:	781b      	ldrb	r3, [r3, #0]
 8009964:	e00b      	b.n	800997e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009966:	78fb      	ldrb	r3, [r7, #3]
 8009968:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800996c:	68f9      	ldr	r1, [r7, #12]
 800996e:	4613      	mov	r3, r2
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	4413      	add	r3, r2
 8009974:	00db      	lsls	r3, r3, #3
 8009976:	440b      	add	r3, r1
 8009978:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800997c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800997e:	4618      	mov	r0, r3
 8009980:	3714      	adds	r7, #20
 8009982:	46bd      	mov	sp, r7
 8009984:	bc80      	pop	{r7}
 8009986:	4770      	bx	lr

08009988 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b084      	sub	sp, #16
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	460b      	mov	r3, r1
 8009992:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009994:	2300      	movs	r3, #0
 8009996:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009998:	2300      	movs	r3, #0
 800999a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80099a2:	78fa      	ldrb	r2, [r7, #3]
 80099a4:	4611      	mov	r1, r2
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7f8 fec2 	bl	8002730 <HAL_PCD_SetAddress>
 80099ac:	4603      	mov	r3, r0
 80099ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099b0:	7bfb      	ldrb	r3, [r7, #15]
 80099b2:	4618      	mov	r0, r3
 80099b4:	f000 f880 	bl	8009ab8 <USBD_Get_USB_Status>
 80099b8:	4603      	mov	r3, r0
 80099ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3710      	adds	r7, #16
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b086      	sub	sp, #24
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	60f8      	str	r0, [r7, #12]
 80099ce:	607a      	str	r2, [r7, #4]
 80099d0:	461a      	mov	r2, r3
 80099d2:	460b      	mov	r3, r1
 80099d4:	72fb      	strb	r3, [r7, #11]
 80099d6:	4613      	mov	r3, r2
 80099d8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099da:	2300      	movs	r3, #0
 80099dc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099de:	2300      	movs	r3, #0
 80099e0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80099e8:	893b      	ldrh	r3, [r7, #8]
 80099ea:	7af9      	ldrb	r1, [r7, #11]
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	f7f8 ffc6 	bl	800297e <HAL_PCD_EP_Transmit>
 80099f2:	4603      	mov	r3, r0
 80099f4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099f6:	7dfb      	ldrb	r3, [r7, #23]
 80099f8:	4618      	mov	r0, r3
 80099fa:	f000 f85d 	bl	8009ab8 <USBD_Get_USB_Status>
 80099fe:	4603      	mov	r3, r0
 8009a00:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a02:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3718      	adds	r7, #24
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b086      	sub	sp, #24
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	607a      	str	r2, [r7, #4]
 8009a16:	461a      	mov	r2, r3
 8009a18:	460b      	mov	r3, r1
 8009a1a:	72fb      	strb	r3, [r7, #11]
 8009a1c:	4613      	mov	r3, r2
 8009a1e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a20:	2300      	movs	r3, #0
 8009a22:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a24:	2300      	movs	r3, #0
 8009a26:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009a2e:	893b      	ldrh	r3, [r7, #8]
 8009a30:	7af9      	ldrb	r1, [r7, #11]
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	f7f8 ff4f 	bl	80028d6 <HAL_PCD_EP_Receive>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a3c:	7dfb      	ldrb	r3, [r7, #23]
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f000 f83a 	bl	8009ab8 <USBD_Get_USB_Status>
 8009a44:	4603      	mov	r3, r0
 8009a46:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a48:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3718      	adds	r7, #24
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}

08009a52 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a52:	b580      	push	{r7, lr}
 8009a54:	b082      	sub	sp, #8
 8009a56:	af00      	add	r7, sp, #0
 8009a58:	6078      	str	r0, [r7, #4]
 8009a5a:	460b      	mov	r3, r1
 8009a5c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009a64:	78fa      	ldrb	r2, [r7, #3]
 8009a66:	4611      	mov	r1, r2
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7f8 ff71 	bl	8002950 <HAL_PCD_EP_GetRxCount>
 8009a6e:	4603      	mov	r3, r0
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3708      	adds	r7, #8
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009a80:	4b02      	ldr	r3, [pc, #8]	; (8009a8c <USBD_static_malloc+0x14>)
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	370c      	adds	r7, #12
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bc80      	pop	{r7}
 8009a8a:	4770      	bx	lr
 8009a8c:	20001468 	.word	0x20001468

08009a90 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]

}
 8009a98:	bf00      	nop
 8009a9a:	370c      	adds	r7, #12
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bc80      	pop	{r7}
 8009aa0:	4770      	bx	lr

08009aa2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aa2:	b480      	push	{r7}
 8009aa4:	b083      	sub	sp, #12
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
 8009aaa:	460b      	mov	r3, r1
 8009aac:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8009aae:	bf00      	nop
 8009ab0:	370c      	adds	r7, #12
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bc80      	pop	{r7}
 8009ab6:	4770      	bx	lr

08009ab8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b085      	sub	sp, #20
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	4603      	mov	r3, r0
 8009ac0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009ac6:	79fb      	ldrb	r3, [r7, #7]
 8009ac8:	2b03      	cmp	r3, #3
 8009aca:	d817      	bhi.n	8009afc <USBD_Get_USB_Status+0x44>
 8009acc:	a201      	add	r2, pc, #4	; (adr r2, 8009ad4 <USBD_Get_USB_Status+0x1c>)
 8009ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad2:	bf00      	nop
 8009ad4:	08009ae5 	.word	0x08009ae5
 8009ad8:	08009aeb 	.word	0x08009aeb
 8009adc:	08009af1 	.word	0x08009af1
 8009ae0:	08009af7 	.word	0x08009af7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	73fb      	strb	r3, [r7, #15]
    break;
 8009ae8:	e00b      	b.n	8009b02 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009aea:	2302      	movs	r3, #2
 8009aec:	73fb      	strb	r3, [r7, #15]
    break;
 8009aee:	e008      	b.n	8009b02 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009af0:	2301      	movs	r3, #1
 8009af2:	73fb      	strb	r3, [r7, #15]
    break;
 8009af4:	e005      	b.n	8009b02 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009af6:	2302      	movs	r3, #2
 8009af8:	73fb      	strb	r3, [r7, #15]
    break;
 8009afa:	e002      	b.n	8009b02 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009afc:	2302      	movs	r3, #2
 8009afe:	73fb      	strb	r3, [r7, #15]
    break;
 8009b00:	bf00      	nop
  }
  return usb_status;
 8009b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3714      	adds	r7, #20
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bc80      	pop	{r7}
 8009b0c:	4770      	bx	lr
 8009b0e:	bf00      	nop

08009b10 <__errno>:
 8009b10:	4b01      	ldr	r3, [pc, #4]	; (8009b18 <__errno+0x8>)
 8009b12:	6818      	ldr	r0, [r3, #0]
 8009b14:	4770      	bx	lr
 8009b16:	bf00      	nop
 8009b18:	200001d8 	.word	0x200001d8

08009b1c <__libc_init_array>:
 8009b1c:	b570      	push	{r4, r5, r6, lr}
 8009b1e:	2600      	movs	r6, #0
 8009b20:	4d0c      	ldr	r5, [pc, #48]	; (8009b54 <__libc_init_array+0x38>)
 8009b22:	4c0d      	ldr	r4, [pc, #52]	; (8009b58 <__libc_init_array+0x3c>)
 8009b24:	1b64      	subs	r4, r4, r5
 8009b26:	10a4      	asrs	r4, r4, #2
 8009b28:	42a6      	cmp	r6, r4
 8009b2a:	d109      	bne.n	8009b40 <__libc_init_array+0x24>
 8009b2c:	f000 fc9c 	bl	800a468 <_init>
 8009b30:	2600      	movs	r6, #0
 8009b32:	4d0a      	ldr	r5, [pc, #40]	; (8009b5c <__libc_init_array+0x40>)
 8009b34:	4c0a      	ldr	r4, [pc, #40]	; (8009b60 <__libc_init_array+0x44>)
 8009b36:	1b64      	subs	r4, r4, r5
 8009b38:	10a4      	asrs	r4, r4, #2
 8009b3a:	42a6      	cmp	r6, r4
 8009b3c:	d105      	bne.n	8009b4a <__libc_init_array+0x2e>
 8009b3e:	bd70      	pop	{r4, r5, r6, pc}
 8009b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b44:	4798      	blx	r3
 8009b46:	3601      	adds	r6, #1
 8009b48:	e7ee      	b.n	8009b28 <__libc_init_array+0xc>
 8009b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b4e:	4798      	blx	r3
 8009b50:	3601      	adds	r6, #1
 8009b52:	e7f2      	b.n	8009b3a <__libc_init_array+0x1e>
 8009b54:	0800a568 	.word	0x0800a568
 8009b58:	0800a568 	.word	0x0800a568
 8009b5c:	0800a568 	.word	0x0800a568
 8009b60:	0800a56c 	.word	0x0800a56c

08009b64 <memset>:
 8009b64:	4603      	mov	r3, r0
 8009b66:	4402      	add	r2, r0
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d100      	bne.n	8009b6e <memset+0xa>
 8009b6c:	4770      	bx	lr
 8009b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b72:	e7f9      	b.n	8009b68 <memset+0x4>

08009b74 <siprintf>:
 8009b74:	b40e      	push	{r1, r2, r3}
 8009b76:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b7a:	b500      	push	{lr}
 8009b7c:	b09c      	sub	sp, #112	; 0x70
 8009b7e:	ab1d      	add	r3, sp, #116	; 0x74
 8009b80:	9002      	str	r0, [sp, #8]
 8009b82:	9006      	str	r0, [sp, #24]
 8009b84:	9107      	str	r1, [sp, #28]
 8009b86:	9104      	str	r1, [sp, #16]
 8009b88:	4808      	ldr	r0, [pc, #32]	; (8009bac <siprintf+0x38>)
 8009b8a:	4909      	ldr	r1, [pc, #36]	; (8009bb0 <siprintf+0x3c>)
 8009b8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b90:	9105      	str	r1, [sp, #20]
 8009b92:	6800      	ldr	r0, [r0, #0]
 8009b94:	a902      	add	r1, sp, #8
 8009b96:	9301      	str	r3, [sp, #4]
 8009b98:	f000 f868 	bl	8009c6c <_svfiprintf_r>
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	9b02      	ldr	r3, [sp, #8]
 8009ba0:	701a      	strb	r2, [r3, #0]
 8009ba2:	b01c      	add	sp, #112	; 0x70
 8009ba4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ba8:	b003      	add	sp, #12
 8009baa:	4770      	bx	lr
 8009bac:	200001d8 	.word	0x200001d8
 8009bb0:	ffff0208 	.word	0xffff0208

08009bb4 <__ssputs_r>:
 8009bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bb8:	688e      	ldr	r6, [r1, #8]
 8009bba:	4682      	mov	sl, r0
 8009bbc:	429e      	cmp	r6, r3
 8009bbe:	460c      	mov	r4, r1
 8009bc0:	4690      	mov	r8, r2
 8009bc2:	461f      	mov	r7, r3
 8009bc4:	d838      	bhi.n	8009c38 <__ssputs_r+0x84>
 8009bc6:	898a      	ldrh	r2, [r1, #12]
 8009bc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009bcc:	d032      	beq.n	8009c34 <__ssputs_r+0x80>
 8009bce:	6825      	ldr	r5, [r4, #0]
 8009bd0:	6909      	ldr	r1, [r1, #16]
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	eba5 0901 	sub.w	r9, r5, r1
 8009bd8:	6965      	ldr	r5, [r4, #20]
 8009bda:	444b      	add	r3, r9
 8009bdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009be0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009be4:	106d      	asrs	r5, r5, #1
 8009be6:	429d      	cmp	r5, r3
 8009be8:	bf38      	it	cc
 8009bea:	461d      	movcc	r5, r3
 8009bec:	0553      	lsls	r3, r2, #21
 8009bee:	d531      	bpl.n	8009c54 <__ssputs_r+0xa0>
 8009bf0:	4629      	mov	r1, r5
 8009bf2:	f000 fb6f 	bl	800a2d4 <_malloc_r>
 8009bf6:	4606      	mov	r6, r0
 8009bf8:	b950      	cbnz	r0, 8009c10 <__ssputs_r+0x5c>
 8009bfa:	230c      	movs	r3, #12
 8009bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009c00:	f8ca 3000 	str.w	r3, [sl]
 8009c04:	89a3      	ldrh	r3, [r4, #12]
 8009c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c0a:	81a3      	strh	r3, [r4, #12]
 8009c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c10:	464a      	mov	r2, r9
 8009c12:	6921      	ldr	r1, [r4, #16]
 8009c14:	f000 face 	bl	800a1b4 <memcpy>
 8009c18:	89a3      	ldrh	r3, [r4, #12]
 8009c1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c22:	81a3      	strh	r3, [r4, #12]
 8009c24:	6126      	str	r6, [r4, #16]
 8009c26:	444e      	add	r6, r9
 8009c28:	6026      	str	r6, [r4, #0]
 8009c2a:	463e      	mov	r6, r7
 8009c2c:	6165      	str	r5, [r4, #20]
 8009c2e:	eba5 0509 	sub.w	r5, r5, r9
 8009c32:	60a5      	str	r5, [r4, #8]
 8009c34:	42be      	cmp	r6, r7
 8009c36:	d900      	bls.n	8009c3a <__ssputs_r+0x86>
 8009c38:	463e      	mov	r6, r7
 8009c3a:	4632      	mov	r2, r6
 8009c3c:	4641      	mov	r1, r8
 8009c3e:	6820      	ldr	r0, [r4, #0]
 8009c40:	f000 fac6 	bl	800a1d0 <memmove>
 8009c44:	68a3      	ldr	r3, [r4, #8]
 8009c46:	2000      	movs	r0, #0
 8009c48:	1b9b      	subs	r3, r3, r6
 8009c4a:	60a3      	str	r3, [r4, #8]
 8009c4c:	6823      	ldr	r3, [r4, #0]
 8009c4e:	4433      	add	r3, r6
 8009c50:	6023      	str	r3, [r4, #0]
 8009c52:	e7db      	b.n	8009c0c <__ssputs_r+0x58>
 8009c54:	462a      	mov	r2, r5
 8009c56:	f000 fbb1 	bl	800a3bc <_realloc_r>
 8009c5a:	4606      	mov	r6, r0
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	d1e1      	bne.n	8009c24 <__ssputs_r+0x70>
 8009c60:	4650      	mov	r0, sl
 8009c62:	6921      	ldr	r1, [r4, #16]
 8009c64:	f000 face 	bl	800a204 <_free_r>
 8009c68:	e7c7      	b.n	8009bfa <__ssputs_r+0x46>
	...

08009c6c <_svfiprintf_r>:
 8009c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c70:	4698      	mov	r8, r3
 8009c72:	898b      	ldrh	r3, [r1, #12]
 8009c74:	4607      	mov	r7, r0
 8009c76:	061b      	lsls	r3, r3, #24
 8009c78:	460d      	mov	r5, r1
 8009c7a:	4614      	mov	r4, r2
 8009c7c:	b09d      	sub	sp, #116	; 0x74
 8009c7e:	d50e      	bpl.n	8009c9e <_svfiprintf_r+0x32>
 8009c80:	690b      	ldr	r3, [r1, #16]
 8009c82:	b963      	cbnz	r3, 8009c9e <_svfiprintf_r+0x32>
 8009c84:	2140      	movs	r1, #64	; 0x40
 8009c86:	f000 fb25 	bl	800a2d4 <_malloc_r>
 8009c8a:	6028      	str	r0, [r5, #0]
 8009c8c:	6128      	str	r0, [r5, #16]
 8009c8e:	b920      	cbnz	r0, 8009c9a <_svfiprintf_r+0x2e>
 8009c90:	230c      	movs	r3, #12
 8009c92:	603b      	str	r3, [r7, #0]
 8009c94:	f04f 30ff 	mov.w	r0, #4294967295
 8009c98:	e0d1      	b.n	8009e3e <_svfiprintf_r+0x1d2>
 8009c9a:	2340      	movs	r3, #64	; 0x40
 8009c9c:	616b      	str	r3, [r5, #20]
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	9309      	str	r3, [sp, #36]	; 0x24
 8009ca2:	2320      	movs	r3, #32
 8009ca4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ca8:	2330      	movs	r3, #48	; 0x30
 8009caa:	f04f 0901 	mov.w	r9, #1
 8009cae:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cb2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009e58 <_svfiprintf_r+0x1ec>
 8009cb6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009cba:	4623      	mov	r3, r4
 8009cbc:	469a      	mov	sl, r3
 8009cbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cc2:	b10a      	cbz	r2, 8009cc8 <_svfiprintf_r+0x5c>
 8009cc4:	2a25      	cmp	r2, #37	; 0x25
 8009cc6:	d1f9      	bne.n	8009cbc <_svfiprintf_r+0x50>
 8009cc8:	ebba 0b04 	subs.w	fp, sl, r4
 8009ccc:	d00b      	beq.n	8009ce6 <_svfiprintf_r+0x7a>
 8009cce:	465b      	mov	r3, fp
 8009cd0:	4622      	mov	r2, r4
 8009cd2:	4629      	mov	r1, r5
 8009cd4:	4638      	mov	r0, r7
 8009cd6:	f7ff ff6d 	bl	8009bb4 <__ssputs_r>
 8009cda:	3001      	adds	r0, #1
 8009cdc:	f000 80aa 	beq.w	8009e34 <_svfiprintf_r+0x1c8>
 8009ce0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ce2:	445a      	add	r2, fp
 8009ce4:	9209      	str	r2, [sp, #36]	; 0x24
 8009ce6:	f89a 3000 	ldrb.w	r3, [sl]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	f000 80a2 	beq.w	8009e34 <_svfiprintf_r+0x1c8>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8009cf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cfa:	f10a 0a01 	add.w	sl, sl, #1
 8009cfe:	9304      	str	r3, [sp, #16]
 8009d00:	9307      	str	r3, [sp, #28]
 8009d02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d06:	931a      	str	r3, [sp, #104]	; 0x68
 8009d08:	4654      	mov	r4, sl
 8009d0a:	2205      	movs	r2, #5
 8009d0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d10:	4851      	ldr	r0, [pc, #324]	; (8009e58 <_svfiprintf_r+0x1ec>)
 8009d12:	f000 fa41 	bl	800a198 <memchr>
 8009d16:	9a04      	ldr	r2, [sp, #16]
 8009d18:	b9d8      	cbnz	r0, 8009d52 <_svfiprintf_r+0xe6>
 8009d1a:	06d0      	lsls	r0, r2, #27
 8009d1c:	bf44      	itt	mi
 8009d1e:	2320      	movmi	r3, #32
 8009d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d24:	0711      	lsls	r1, r2, #28
 8009d26:	bf44      	itt	mi
 8009d28:	232b      	movmi	r3, #43	; 0x2b
 8009d2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d2e:	f89a 3000 	ldrb.w	r3, [sl]
 8009d32:	2b2a      	cmp	r3, #42	; 0x2a
 8009d34:	d015      	beq.n	8009d62 <_svfiprintf_r+0xf6>
 8009d36:	4654      	mov	r4, sl
 8009d38:	2000      	movs	r0, #0
 8009d3a:	f04f 0c0a 	mov.w	ip, #10
 8009d3e:	9a07      	ldr	r2, [sp, #28]
 8009d40:	4621      	mov	r1, r4
 8009d42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d46:	3b30      	subs	r3, #48	; 0x30
 8009d48:	2b09      	cmp	r3, #9
 8009d4a:	d94e      	bls.n	8009dea <_svfiprintf_r+0x17e>
 8009d4c:	b1b0      	cbz	r0, 8009d7c <_svfiprintf_r+0x110>
 8009d4e:	9207      	str	r2, [sp, #28]
 8009d50:	e014      	b.n	8009d7c <_svfiprintf_r+0x110>
 8009d52:	eba0 0308 	sub.w	r3, r0, r8
 8009d56:	fa09 f303 	lsl.w	r3, r9, r3
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	46a2      	mov	sl, r4
 8009d5e:	9304      	str	r3, [sp, #16]
 8009d60:	e7d2      	b.n	8009d08 <_svfiprintf_r+0x9c>
 8009d62:	9b03      	ldr	r3, [sp, #12]
 8009d64:	1d19      	adds	r1, r3, #4
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	9103      	str	r1, [sp, #12]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	bfbb      	ittet	lt
 8009d6e:	425b      	neglt	r3, r3
 8009d70:	f042 0202 	orrlt.w	r2, r2, #2
 8009d74:	9307      	strge	r3, [sp, #28]
 8009d76:	9307      	strlt	r3, [sp, #28]
 8009d78:	bfb8      	it	lt
 8009d7a:	9204      	strlt	r2, [sp, #16]
 8009d7c:	7823      	ldrb	r3, [r4, #0]
 8009d7e:	2b2e      	cmp	r3, #46	; 0x2e
 8009d80:	d10c      	bne.n	8009d9c <_svfiprintf_r+0x130>
 8009d82:	7863      	ldrb	r3, [r4, #1]
 8009d84:	2b2a      	cmp	r3, #42	; 0x2a
 8009d86:	d135      	bne.n	8009df4 <_svfiprintf_r+0x188>
 8009d88:	9b03      	ldr	r3, [sp, #12]
 8009d8a:	3402      	adds	r4, #2
 8009d8c:	1d1a      	adds	r2, r3, #4
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	9203      	str	r2, [sp, #12]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	bfb8      	it	lt
 8009d96:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d9a:	9305      	str	r3, [sp, #20]
 8009d9c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009e5c <_svfiprintf_r+0x1f0>
 8009da0:	2203      	movs	r2, #3
 8009da2:	4650      	mov	r0, sl
 8009da4:	7821      	ldrb	r1, [r4, #0]
 8009da6:	f000 f9f7 	bl	800a198 <memchr>
 8009daa:	b140      	cbz	r0, 8009dbe <_svfiprintf_r+0x152>
 8009dac:	2340      	movs	r3, #64	; 0x40
 8009dae:	eba0 000a 	sub.w	r0, r0, sl
 8009db2:	fa03 f000 	lsl.w	r0, r3, r0
 8009db6:	9b04      	ldr	r3, [sp, #16]
 8009db8:	3401      	adds	r4, #1
 8009dba:	4303      	orrs	r3, r0
 8009dbc:	9304      	str	r3, [sp, #16]
 8009dbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dc2:	2206      	movs	r2, #6
 8009dc4:	4826      	ldr	r0, [pc, #152]	; (8009e60 <_svfiprintf_r+0x1f4>)
 8009dc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009dca:	f000 f9e5 	bl	800a198 <memchr>
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	d038      	beq.n	8009e44 <_svfiprintf_r+0x1d8>
 8009dd2:	4b24      	ldr	r3, [pc, #144]	; (8009e64 <_svfiprintf_r+0x1f8>)
 8009dd4:	bb1b      	cbnz	r3, 8009e1e <_svfiprintf_r+0x1b2>
 8009dd6:	9b03      	ldr	r3, [sp, #12]
 8009dd8:	3307      	adds	r3, #7
 8009dda:	f023 0307 	bic.w	r3, r3, #7
 8009dde:	3308      	adds	r3, #8
 8009de0:	9303      	str	r3, [sp, #12]
 8009de2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009de4:	4433      	add	r3, r6
 8009de6:	9309      	str	r3, [sp, #36]	; 0x24
 8009de8:	e767      	b.n	8009cba <_svfiprintf_r+0x4e>
 8009dea:	460c      	mov	r4, r1
 8009dec:	2001      	movs	r0, #1
 8009dee:	fb0c 3202 	mla	r2, ip, r2, r3
 8009df2:	e7a5      	b.n	8009d40 <_svfiprintf_r+0xd4>
 8009df4:	2300      	movs	r3, #0
 8009df6:	f04f 0c0a 	mov.w	ip, #10
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	3401      	adds	r4, #1
 8009dfe:	9305      	str	r3, [sp, #20]
 8009e00:	4620      	mov	r0, r4
 8009e02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e06:	3a30      	subs	r2, #48	; 0x30
 8009e08:	2a09      	cmp	r2, #9
 8009e0a:	d903      	bls.n	8009e14 <_svfiprintf_r+0x1a8>
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d0c5      	beq.n	8009d9c <_svfiprintf_r+0x130>
 8009e10:	9105      	str	r1, [sp, #20]
 8009e12:	e7c3      	b.n	8009d9c <_svfiprintf_r+0x130>
 8009e14:	4604      	mov	r4, r0
 8009e16:	2301      	movs	r3, #1
 8009e18:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e1c:	e7f0      	b.n	8009e00 <_svfiprintf_r+0x194>
 8009e1e:	ab03      	add	r3, sp, #12
 8009e20:	9300      	str	r3, [sp, #0]
 8009e22:	462a      	mov	r2, r5
 8009e24:	4638      	mov	r0, r7
 8009e26:	4b10      	ldr	r3, [pc, #64]	; (8009e68 <_svfiprintf_r+0x1fc>)
 8009e28:	a904      	add	r1, sp, #16
 8009e2a:	f3af 8000 	nop.w
 8009e2e:	1c42      	adds	r2, r0, #1
 8009e30:	4606      	mov	r6, r0
 8009e32:	d1d6      	bne.n	8009de2 <_svfiprintf_r+0x176>
 8009e34:	89ab      	ldrh	r3, [r5, #12]
 8009e36:	065b      	lsls	r3, r3, #25
 8009e38:	f53f af2c 	bmi.w	8009c94 <_svfiprintf_r+0x28>
 8009e3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e3e:	b01d      	add	sp, #116	; 0x74
 8009e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e44:	ab03      	add	r3, sp, #12
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	462a      	mov	r2, r5
 8009e4a:	4638      	mov	r0, r7
 8009e4c:	4b06      	ldr	r3, [pc, #24]	; (8009e68 <_svfiprintf_r+0x1fc>)
 8009e4e:	a904      	add	r1, sp, #16
 8009e50:	f000 f87c 	bl	8009f4c <_printf_i>
 8009e54:	e7eb      	b.n	8009e2e <_svfiprintf_r+0x1c2>
 8009e56:	bf00      	nop
 8009e58:	0800a534 	.word	0x0800a534
 8009e5c:	0800a53a 	.word	0x0800a53a
 8009e60:	0800a53e 	.word	0x0800a53e
 8009e64:	00000000 	.word	0x00000000
 8009e68:	08009bb5 	.word	0x08009bb5

08009e6c <_printf_common>:
 8009e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e70:	4616      	mov	r6, r2
 8009e72:	4699      	mov	r9, r3
 8009e74:	688a      	ldr	r2, [r1, #8]
 8009e76:	690b      	ldr	r3, [r1, #16]
 8009e78:	4607      	mov	r7, r0
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	bfb8      	it	lt
 8009e7e:	4613      	movlt	r3, r2
 8009e80:	6033      	str	r3, [r6, #0]
 8009e82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e86:	460c      	mov	r4, r1
 8009e88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e8c:	b10a      	cbz	r2, 8009e92 <_printf_common+0x26>
 8009e8e:	3301      	adds	r3, #1
 8009e90:	6033      	str	r3, [r6, #0]
 8009e92:	6823      	ldr	r3, [r4, #0]
 8009e94:	0699      	lsls	r1, r3, #26
 8009e96:	bf42      	ittt	mi
 8009e98:	6833      	ldrmi	r3, [r6, #0]
 8009e9a:	3302      	addmi	r3, #2
 8009e9c:	6033      	strmi	r3, [r6, #0]
 8009e9e:	6825      	ldr	r5, [r4, #0]
 8009ea0:	f015 0506 	ands.w	r5, r5, #6
 8009ea4:	d106      	bne.n	8009eb4 <_printf_common+0x48>
 8009ea6:	f104 0a19 	add.w	sl, r4, #25
 8009eaa:	68e3      	ldr	r3, [r4, #12]
 8009eac:	6832      	ldr	r2, [r6, #0]
 8009eae:	1a9b      	subs	r3, r3, r2
 8009eb0:	42ab      	cmp	r3, r5
 8009eb2:	dc28      	bgt.n	8009f06 <_printf_common+0x9a>
 8009eb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009eb8:	1e13      	subs	r3, r2, #0
 8009eba:	6822      	ldr	r2, [r4, #0]
 8009ebc:	bf18      	it	ne
 8009ebe:	2301      	movne	r3, #1
 8009ec0:	0692      	lsls	r2, r2, #26
 8009ec2:	d42d      	bmi.n	8009f20 <_printf_common+0xb4>
 8009ec4:	4649      	mov	r1, r9
 8009ec6:	4638      	mov	r0, r7
 8009ec8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ecc:	47c0      	blx	r8
 8009ece:	3001      	adds	r0, #1
 8009ed0:	d020      	beq.n	8009f14 <_printf_common+0xa8>
 8009ed2:	6823      	ldr	r3, [r4, #0]
 8009ed4:	68e5      	ldr	r5, [r4, #12]
 8009ed6:	f003 0306 	and.w	r3, r3, #6
 8009eda:	2b04      	cmp	r3, #4
 8009edc:	bf18      	it	ne
 8009ede:	2500      	movne	r5, #0
 8009ee0:	6832      	ldr	r2, [r6, #0]
 8009ee2:	f04f 0600 	mov.w	r6, #0
 8009ee6:	68a3      	ldr	r3, [r4, #8]
 8009ee8:	bf08      	it	eq
 8009eea:	1aad      	subeq	r5, r5, r2
 8009eec:	6922      	ldr	r2, [r4, #16]
 8009eee:	bf08      	it	eq
 8009ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	bfc4      	itt	gt
 8009ef8:	1a9b      	subgt	r3, r3, r2
 8009efa:	18ed      	addgt	r5, r5, r3
 8009efc:	341a      	adds	r4, #26
 8009efe:	42b5      	cmp	r5, r6
 8009f00:	d11a      	bne.n	8009f38 <_printf_common+0xcc>
 8009f02:	2000      	movs	r0, #0
 8009f04:	e008      	b.n	8009f18 <_printf_common+0xac>
 8009f06:	2301      	movs	r3, #1
 8009f08:	4652      	mov	r2, sl
 8009f0a:	4649      	mov	r1, r9
 8009f0c:	4638      	mov	r0, r7
 8009f0e:	47c0      	blx	r8
 8009f10:	3001      	adds	r0, #1
 8009f12:	d103      	bne.n	8009f1c <_printf_common+0xb0>
 8009f14:	f04f 30ff 	mov.w	r0, #4294967295
 8009f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f1c:	3501      	adds	r5, #1
 8009f1e:	e7c4      	b.n	8009eaa <_printf_common+0x3e>
 8009f20:	2030      	movs	r0, #48	; 0x30
 8009f22:	18e1      	adds	r1, r4, r3
 8009f24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f28:	1c5a      	adds	r2, r3, #1
 8009f2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f2e:	4422      	add	r2, r4
 8009f30:	3302      	adds	r3, #2
 8009f32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f36:	e7c5      	b.n	8009ec4 <_printf_common+0x58>
 8009f38:	2301      	movs	r3, #1
 8009f3a:	4622      	mov	r2, r4
 8009f3c:	4649      	mov	r1, r9
 8009f3e:	4638      	mov	r0, r7
 8009f40:	47c0      	blx	r8
 8009f42:	3001      	adds	r0, #1
 8009f44:	d0e6      	beq.n	8009f14 <_printf_common+0xa8>
 8009f46:	3601      	adds	r6, #1
 8009f48:	e7d9      	b.n	8009efe <_printf_common+0x92>
	...

08009f4c <_printf_i>:
 8009f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f50:	7e0f      	ldrb	r7, [r1, #24]
 8009f52:	4691      	mov	r9, r2
 8009f54:	2f78      	cmp	r7, #120	; 0x78
 8009f56:	4680      	mov	r8, r0
 8009f58:	460c      	mov	r4, r1
 8009f5a:	469a      	mov	sl, r3
 8009f5c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009f5e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009f62:	d807      	bhi.n	8009f74 <_printf_i+0x28>
 8009f64:	2f62      	cmp	r7, #98	; 0x62
 8009f66:	d80a      	bhi.n	8009f7e <_printf_i+0x32>
 8009f68:	2f00      	cmp	r7, #0
 8009f6a:	f000 80d9 	beq.w	800a120 <_printf_i+0x1d4>
 8009f6e:	2f58      	cmp	r7, #88	; 0x58
 8009f70:	f000 80a4 	beq.w	800a0bc <_printf_i+0x170>
 8009f74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f7c:	e03a      	b.n	8009ff4 <_printf_i+0xa8>
 8009f7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f82:	2b15      	cmp	r3, #21
 8009f84:	d8f6      	bhi.n	8009f74 <_printf_i+0x28>
 8009f86:	a101      	add	r1, pc, #4	; (adr r1, 8009f8c <_printf_i+0x40>)
 8009f88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f8c:	08009fe5 	.word	0x08009fe5
 8009f90:	08009ff9 	.word	0x08009ff9
 8009f94:	08009f75 	.word	0x08009f75
 8009f98:	08009f75 	.word	0x08009f75
 8009f9c:	08009f75 	.word	0x08009f75
 8009fa0:	08009f75 	.word	0x08009f75
 8009fa4:	08009ff9 	.word	0x08009ff9
 8009fa8:	08009f75 	.word	0x08009f75
 8009fac:	08009f75 	.word	0x08009f75
 8009fb0:	08009f75 	.word	0x08009f75
 8009fb4:	08009f75 	.word	0x08009f75
 8009fb8:	0800a107 	.word	0x0800a107
 8009fbc:	0800a029 	.word	0x0800a029
 8009fc0:	0800a0e9 	.word	0x0800a0e9
 8009fc4:	08009f75 	.word	0x08009f75
 8009fc8:	08009f75 	.word	0x08009f75
 8009fcc:	0800a129 	.word	0x0800a129
 8009fd0:	08009f75 	.word	0x08009f75
 8009fd4:	0800a029 	.word	0x0800a029
 8009fd8:	08009f75 	.word	0x08009f75
 8009fdc:	08009f75 	.word	0x08009f75
 8009fe0:	0800a0f1 	.word	0x0800a0f1
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	1d1a      	adds	r2, r3, #4
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	602a      	str	r2, [r5, #0]
 8009fec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ff0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	e0a4      	b.n	800a142 <_printf_i+0x1f6>
 8009ff8:	6820      	ldr	r0, [r4, #0]
 8009ffa:	6829      	ldr	r1, [r5, #0]
 8009ffc:	0606      	lsls	r6, r0, #24
 8009ffe:	f101 0304 	add.w	r3, r1, #4
 800a002:	d50a      	bpl.n	800a01a <_printf_i+0xce>
 800a004:	680e      	ldr	r6, [r1, #0]
 800a006:	602b      	str	r3, [r5, #0]
 800a008:	2e00      	cmp	r6, #0
 800a00a:	da03      	bge.n	800a014 <_printf_i+0xc8>
 800a00c:	232d      	movs	r3, #45	; 0x2d
 800a00e:	4276      	negs	r6, r6
 800a010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a014:	230a      	movs	r3, #10
 800a016:	485e      	ldr	r0, [pc, #376]	; (800a190 <_printf_i+0x244>)
 800a018:	e019      	b.n	800a04e <_printf_i+0x102>
 800a01a:	680e      	ldr	r6, [r1, #0]
 800a01c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a020:	602b      	str	r3, [r5, #0]
 800a022:	bf18      	it	ne
 800a024:	b236      	sxthne	r6, r6
 800a026:	e7ef      	b.n	800a008 <_printf_i+0xbc>
 800a028:	682b      	ldr	r3, [r5, #0]
 800a02a:	6820      	ldr	r0, [r4, #0]
 800a02c:	1d19      	adds	r1, r3, #4
 800a02e:	6029      	str	r1, [r5, #0]
 800a030:	0601      	lsls	r1, r0, #24
 800a032:	d501      	bpl.n	800a038 <_printf_i+0xec>
 800a034:	681e      	ldr	r6, [r3, #0]
 800a036:	e002      	b.n	800a03e <_printf_i+0xf2>
 800a038:	0646      	lsls	r6, r0, #25
 800a03a:	d5fb      	bpl.n	800a034 <_printf_i+0xe8>
 800a03c:	881e      	ldrh	r6, [r3, #0]
 800a03e:	2f6f      	cmp	r7, #111	; 0x6f
 800a040:	bf0c      	ite	eq
 800a042:	2308      	moveq	r3, #8
 800a044:	230a      	movne	r3, #10
 800a046:	4852      	ldr	r0, [pc, #328]	; (800a190 <_printf_i+0x244>)
 800a048:	2100      	movs	r1, #0
 800a04a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a04e:	6865      	ldr	r5, [r4, #4]
 800a050:	2d00      	cmp	r5, #0
 800a052:	bfa8      	it	ge
 800a054:	6821      	ldrge	r1, [r4, #0]
 800a056:	60a5      	str	r5, [r4, #8]
 800a058:	bfa4      	itt	ge
 800a05a:	f021 0104 	bicge.w	r1, r1, #4
 800a05e:	6021      	strge	r1, [r4, #0]
 800a060:	b90e      	cbnz	r6, 800a066 <_printf_i+0x11a>
 800a062:	2d00      	cmp	r5, #0
 800a064:	d04d      	beq.n	800a102 <_printf_i+0x1b6>
 800a066:	4615      	mov	r5, r2
 800a068:	fbb6 f1f3 	udiv	r1, r6, r3
 800a06c:	fb03 6711 	mls	r7, r3, r1, r6
 800a070:	5dc7      	ldrb	r7, [r0, r7]
 800a072:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a076:	4637      	mov	r7, r6
 800a078:	42bb      	cmp	r3, r7
 800a07a:	460e      	mov	r6, r1
 800a07c:	d9f4      	bls.n	800a068 <_printf_i+0x11c>
 800a07e:	2b08      	cmp	r3, #8
 800a080:	d10b      	bne.n	800a09a <_printf_i+0x14e>
 800a082:	6823      	ldr	r3, [r4, #0]
 800a084:	07de      	lsls	r6, r3, #31
 800a086:	d508      	bpl.n	800a09a <_printf_i+0x14e>
 800a088:	6923      	ldr	r3, [r4, #16]
 800a08a:	6861      	ldr	r1, [r4, #4]
 800a08c:	4299      	cmp	r1, r3
 800a08e:	bfde      	ittt	le
 800a090:	2330      	movle	r3, #48	; 0x30
 800a092:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a096:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a09a:	1b52      	subs	r2, r2, r5
 800a09c:	6122      	str	r2, [r4, #16]
 800a09e:	464b      	mov	r3, r9
 800a0a0:	4621      	mov	r1, r4
 800a0a2:	4640      	mov	r0, r8
 800a0a4:	f8cd a000 	str.w	sl, [sp]
 800a0a8:	aa03      	add	r2, sp, #12
 800a0aa:	f7ff fedf 	bl	8009e6c <_printf_common>
 800a0ae:	3001      	adds	r0, #1
 800a0b0:	d14c      	bne.n	800a14c <_printf_i+0x200>
 800a0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b6:	b004      	add	sp, #16
 800a0b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0bc:	4834      	ldr	r0, [pc, #208]	; (800a190 <_printf_i+0x244>)
 800a0be:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a0c2:	6829      	ldr	r1, [r5, #0]
 800a0c4:	6823      	ldr	r3, [r4, #0]
 800a0c6:	f851 6b04 	ldr.w	r6, [r1], #4
 800a0ca:	6029      	str	r1, [r5, #0]
 800a0cc:	061d      	lsls	r5, r3, #24
 800a0ce:	d514      	bpl.n	800a0fa <_printf_i+0x1ae>
 800a0d0:	07df      	lsls	r7, r3, #31
 800a0d2:	bf44      	itt	mi
 800a0d4:	f043 0320 	orrmi.w	r3, r3, #32
 800a0d8:	6023      	strmi	r3, [r4, #0]
 800a0da:	b91e      	cbnz	r6, 800a0e4 <_printf_i+0x198>
 800a0dc:	6823      	ldr	r3, [r4, #0]
 800a0de:	f023 0320 	bic.w	r3, r3, #32
 800a0e2:	6023      	str	r3, [r4, #0]
 800a0e4:	2310      	movs	r3, #16
 800a0e6:	e7af      	b.n	800a048 <_printf_i+0xfc>
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	f043 0320 	orr.w	r3, r3, #32
 800a0ee:	6023      	str	r3, [r4, #0]
 800a0f0:	2378      	movs	r3, #120	; 0x78
 800a0f2:	4828      	ldr	r0, [pc, #160]	; (800a194 <_printf_i+0x248>)
 800a0f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a0f8:	e7e3      	b.n	800a0c2 <_printf_i+0x176>
 800a0fa:	0659      	lsls	r1, r3, #25
 800a0fc:	bf48      	it	mi
 800a0fe:	b2b6      	uxthmi	r6, r6
 800a100:	e7e6      	b.n	800a0d0 <_printf_i+0x184>
 800a102:	4615      	mov	r5, r2
 800a104:	e7bb      	b.n	800a07e <_printf_i+0x132>
 800a106:	682b      	ldr	r3, [r5, #0]
 800a108:	6826      	ldr	r6, [r4, #0]
 800a10a:	1d18      	adds	r0, r3, #4
 800a10c:	6961      	ldr	r1, [r4, #20]
 800a10e:	6028      	str	r0, [r5, #0]
 800a110:	0635      	lsls	r5, r6, #24
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	d501      	bpl.n	800a11a <_printf_i+0x1ce>
 800a116:	6019      	str	r1, [r3, #0]
 800a118:	e002      	b.n	800a120 <_printf_i+0x1d4>
 800a11a:	0670      	lsls	r0, r6, #25
 800a11c:	d5fb      	bpl.n	800a116 <_printf_i+0x1ca>
 800a11e:	8019      	strh	r1, [r3, #0]
 800a120:	2300      	movs	r3, #0
 800a122:	4615      	mov	r5, r2
 800a124:	6123      	str	r3, [r4, #16]
 800a126:	e7ba      	b.n	800a09e <_printf_i+0x152>
 800a128:	682b      	ldr	r3, [r5, #0]
 800a12a:	2100      	movs	r1, #0
 800a12c:	1d1a      	adds	r2, r3, #4
 800a12e:	602a      	str	r2, [r5, #0]
 800a130:	681d      	ldr	r5, [r3, #0]
 800a132:	6862      	ldr	r2, [r4, #4]
 800a134:	4628      	mov	r0, r5
 800a136:	f000 f82f 	bl	800a198 <memchr>
 800a13a:	b108      	cbz	r0, 800a140 <_printf_i+0x1f4>
 800a13c:	1b40      	subs	r0, r0, r5
 800a13e:	6060      	str	r0, [r4, #4]
 800a140:	6863      	ldr	r3, [r4, #4]
 800a142:	6123      	str	r3, [r4, #16]
 800a144:	2300      	movs	r3, #0
 800a146:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a14a:	e7a8      	b.n	800a09e <_printf_i+0x152>
 800a14c:	462a      	mov	r2, r5
 800a14e:	4649      	mov	r1, r9
 800a150:	4640      	mov	r0, r8
 800a152:	6923      	ldr	r3, [r4, #16]
 800a154:	47d0      	blx	sl
 800a156:	3001      	adds	r0, #1
 800a158:	d0ab      	beq.n	800a0b2 <_printf_i+0x166>
 800a15a:	6823      	ldr	r3, [r4, #0]
 800a15c:	079b      	lsls	r3, r3, #30
 800a15e:	d413      	bmi.n	800a188 <_printf_i+0x23c>
 800a160:	68e0      	ldr	r0, [r4, #12]
 800a162:	9b03      	ldr	r3, [sp, #12]
 800a164:	4298      	cmp	r0, r3
 800a166:	bfb8      	it	lt
 800a168:	4618      	movlt	r0, r3
 800a16a:	e7a4      	b.n	800a0b6 <_printf_i+0x16a>
 800a16c:	2301      	movs	r3, #1
 800a16e:	4632      	mov	r2, r6
 800a170:	4649      	mov	r1, r9
 800a172:	4640      	mov	r0, r8
 800a174:	47d0      	blx	sl
 800a176:	3001      	adds	r0, #1
 800a178:	d09b      	beq.n	800a0b2 <_printf_i+0x166>
 800a17a:	3501      	adds	r5, #1
 800a17c:	68e3      	ldr	r3, [r4, #12]
 800a17e:	9903      	ldr	r1, [sp, #12]
 800a180:	1a5b      	subs	r3, r3, r1
 800a182:	42ab      	cmp	r3, r5
 800a184:	dcf2      	bgt.n	800a16c <_printf_i+0x220>
 800a186:	e7eb      	b.n	800a160 <_printf_i+0x214>
 800a188:	2500      	movs	r5, #0
 800a18a:	f104 0619 	add.w	r6, r4, #25
 800a18e:	e7f5      	b.n	800a17c <_printf_i+0x230>
 800a190:	0800a545 	.word	0x0800a545
 800a194:	0800a556 	.word	0x0800a556

0800a198 <memchr>:
 800a198:	4603      	mov	r3, r0
 800a19a:	b510      	push	{r4, lr}
 800a19c:	b2c9      	uxtb	r1, r1
 800a19e:	4402      	add	r2, r0
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	d101      	bne.n	800a1aa <memchr+0x12>
 800a1a6:	2000      	movs	r0, #0
 800a1a8:	e003      	b.n	800a1b2 <memchr+0x1a>
 800a1aa:	7804      	ldrb	r4, [r0, #0]
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	428c      	cmp	r4, r1
 800a1b0:	d1f6      	bne.n	800a1a0 <memchr+0x8>
 800a1b2:	bd10      	pop	{r4, pc}

0800a1b4 <memcpy>:
 800a1b4:	440a      	add	r2, r1
 800a1b6:	4291      	cmp	r1, r2
 800a1b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1bc:	d100      	bne.n	800a1c0 <memcpy+0xc>
 800a1be:	4770      	bx	lr
 800a1c0:	b510      	push	{r4, lr}
 800a1c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1c6:	4291      	cmp	r1, r2
 800a1c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1cc:	d1f9      	bne.n	800a1c2 <memcpy+0xe>
 800a1ce:	bd10      	pop	{r4, pc}

0800a1d0 <memmove>:
 800a1d0:	4288      	cmp	r0, r1
 800a1d2:	b510      	push	{r4, lr}
 800a1d4:	eb01 0402 	add.w	r4, r1, r2
 800a1d8:	d902      	bls.n	800a1e0 <memmove+0x10>
 800a1da:	4284      	cmp	r4, r0
 800a1dc:	4623      	mov	r3, r4
 800a1de:	d807      	bhi.n	800a1f0 <memmove+0x20>
 800a1e0:	1e43      	subs	r3, r0, #1
 800a1e2:	42a1      	cmp	r1, r4
 800a1e4:	d008      	beq.n	800a1f8 <memmove+0x28>
 800a1e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1ee:	e7f8      	b.n	800a1e2 <memmove+0x12>
 800a1f0:	4601      	mov	r1, r0
 800a1f2:	4402      	add	r2, r0
 800a1f4:	428a      	cmp	r2, r1
 800a1f6:	d100      	bne.n	800a1fa <memmove+0x2a>
 800a1f8:	bd10      	pop	{r4, pc}
 800a1fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a202:	e7f7      	b.n	800a1f4 <memmove+0x24>

0800a204 <_free_r>:
 800a204:	b538      	push	{r3, r4, r5, lr}
 800a206:	4605      	mov	r5, r0
 800a208:	2900      	cmp	r1, #0
 800a20a:	d040      	beq.n	800a28e <_free_r+0x8a>
 800a20c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a210:	1f0c      	subs	r4, r1, #4
 800a212:	2b00      	cmp	r3, #0
 800a214:	bfb8      	it	lt
 800a216:	18e4      	addlt	r4, r4, r3
 800a218:	f000 f910 	bl	800a43c <__malloc_lock>
 800a21c:	4a1c      	ldr	r2, [pc, #112]	; (800a290 <_free_r+0x8c>)
 800a21e:	6813      	ldr	r3, [r2, #0]
 800a220:	b933      	cbnz	r3, 800a230 <_free_r+0x2c>
 800a222:	6063      	str	r3, [r4, #4]
 800a224:	6014      	str	r4, [r2, #0]
 800a226:	4628      	mov	r0, r5
 800a228:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a22c:	f000 b90c 	b.w	800a448 <__malloc_unlock>
 800a230:	42a3      	cmp	r3, r4
 800a232:	d908      	bls.n	800a246 <_free_r+0x42>
 800a234:	6820      	ldr	r0, [r4, #0]
 800a236:	1821      	adds	r1, r4, r0
 800a238:	428b      	cmp	r3, r1
 800a23a:	bf01      	itttt	eq
 800a23c:	6819      	ldreq	r1, [r3, #0]
 800a23e:	685b      	ldreq	r3, [r3, #4]
 800a240:	1809      	addeq	r1, r1, r0
 800a242:	6021      	streq	r1, [r4, #0]
 800a244:	e7ed      	b.n	800a222 <_free_r+0x1e>
 800a246:	461a      	mov	r2, r3
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	b10b      	cbz	r3, 800a250 <_free_r+0x4c>
 800a24c:	42a3      	cmp	r3, r4
 800a24e:	d9fa      	bls.n	800a246 <_free_r+0x42>
 800a250:	6811      	ldr	r1, [r2, #0]
 800a252:	1850      	adds	r0, r2, r1
 800a254:	42a0      	cmp	r0, r4
 800a256:	d10b      	bne.n	800a270 <_free_r+0x6c>
 800a258:	6820      	ldr	r0, [r4, #0]
 800a25a:	4401      	add	r1, r0
 800a25c:	1850      	adds	r0, r2, r1
 800a25e:	4283      	cmp	r3, r0
 800a260:	6011      	str	r1, [r2, #0]
 800a262:	d1e0      	bne.n	800a226 <_free_r+0x22>
 800a264:	6818      	ldr	r0, [r3, #0]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	4401      	add	r1, r0
 800a26a:	6011      	str	r1, [r2, #0]
 800a26c:	6053      	str	r3, [r2, #4]
 800a26e:	e7da      	b.n	800a226 <_free_r+0x22>
 800a270:	d902      	bls.n	800a278 <_free_r+0x74>
 800a272:	230c      	movs	r3, #12
 800a274:	602b      	str	r3, [r5, #0]
 800a276:	e7d6      	b.n	800a226 <_free_r+0x22>
 800a278:	6820      	ldr	r0, [r4, #0]
 800a27a:	1821      	adds	r1, r4, r0
 800a27c:	428b      	cmp	r3, r1
 800a27e:	bf01      	itttt	eq
 800a280:	6819      	ldreq	r1, [r3, #0]
 800a282:	685b      	ldreq	r3, [r3, #4]
 800a284:	1809      	addeq	r1, r1, r0
 800a286:	6021      	streq	r1, [r4, #0]
 800a288:	6063      	str	r3, [r4, #4]
 800a28a:	6054      	str	r4, [r2, #4]
 800a28c:	e7cb      	b.n	800a226 <_free_r+0x22>
 800a28e:	bd38      	pop	{r3, r4, r5, pc}
 800a290:	20001688 	.word	0x20001688

0800a294 <sbrk_aligned>:
 800a294:	b570      	push	{r4, r5, r6, lr}
 800a296:	4e0e      	ldr	r6, [pc, #56]	; (800a2d0 <sbrk_aligned+0x3c>)
 800a298:	460c      	mov	r4, r1
 800a29a:	6831      	ldr	r1, [r6, #0]
 800a29c:	4605      	mov	r5, r0
 800a29e:	b911      	cbnz	r1, 800a2a6 <sbrk_aligned+0x12>
 800a2a0:	f000 f8bc 	bl	800a41c <_sbrk_r>
 800a2a4:	6030      	str	r0, [r6, #0]
 800a2a6:	4621      	mov	r1, r4
 800a2a8:	4628      	mov	r0, r5
 800a2aa:	f000 f8b7 	bl	800a41c <_sbrk_r>
 800a2ae:	1c43      	adds	r3, r0, #1
 800a2b0:	d00a      	beq.n	800a2c8 <sbrk_aligned+0x34>
 800a2b2:	1cc4      	adds	r4, r0, #3
 800a2b4:	f024 0403 	bic.w	r4, r4, #3
 800a2b8:	42a0      	cmp	r0, r4
 800a2ba:	d007      	beq.n	800a2cc <sbrk_aligned+0x38>
 800a2bc:	1a21      	subs	r1, r4, r0
 800a2be:	4628      	mov	r0, r5
 800a2c0:	f000 f8ac 	bl	800a41c <_sbrk_r>
 800a2c4:	3001      	adds	r0, #1
 800a2c6:	d101      	bne.n	800a2cc <sbrk_aligned+0x38>
 800a2c8:	f04f 34ff 	mov.w	r4, #4294967295
 800a2cc:	4620      	mov	r0, r4
 800a2ce:	bd70      	pop	{r4, r5, r6, pc}
 800a2d0:	2000168c 	.word	0x2000168c

0800a2d4 <_malloc_r>:
 800a2d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2d8:	1ccd      	adds	r5, r1, #3
 800a2da:	f025 0503 	bic.w	r5, r5, #3
 800a2de:	3508      	adds	r5, #8
 800a2e0:	2d0c      	cmp	r5, #12
 800a2e2:	bf38      	it	cc
 800a2e4:	250c      	movcc	r5, #12
 800a2e6:	2d00      	cmp	r5, #0
 800a2e8:	4607      	mov	r7, r0
 800a2ea:	db01      	blt.n	800a2f0 <_malloc_r+0x1c>
 800a2ec:	42a9      	cmp	r1, r5
 800a2ee:	d905      	bls.n	800a2fc <_malloc_r+0x28>
 800a2f0:	230c      	movs	r3, #12
 800a2f2:	2600      	movs	r6, #0
 800a2f4:	603b      	str	r3, [r7, #0]
 800a2f6:	4630      	mov	r0, r6
 800a2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2fc:	4e2e      	ldr	r6, [pc, #184]	; (800a3b8 <_malloc_r+0xe4>)
 800a2fe:	f000 f89d 	bl	800a43c <__malloc_lock>
 800a302:	6833      	ldr	r3, [r6, #0]
 800a304:	461c      	mov	r4, r3
 800a306:	bb34      	cbnz	r4, 800a356 <_malloc_r+0x82>
 800a308:	4629      	mov	r1, r5
 800a30a:	4638      	mov	r0, r7
 800a30c:	f7ff ffc2 	bl	800a294 <sbrk_aligned>
 800a310:	1c43      	adds	r3, r0, #1
 800a312:	4604      	mov	r4, r0
 800a314:	d14d      	bne.n	800a3b2 <_malloc_r+0xde>
 800a316:	6834      	ldr	r4, [r6, #0]
 800a318:	4626      	mov	r6, r4
 800a31a:	2e00      	cmp	r6, #0
 800a31c:	d140      	bne.n	800a3a0 <_malloc_r+0xcc>
 800a31e:	6823      	ldr	r3, [r4, #0]
 800a320:	4631      	mov	r1, r6
 800a322:	4638      	mov	r0, r7
 800a324:	eb04 0803 	add.w	r8, r4, r3
 800a328:	f000 f878 	bl	800a41c <_sbrk_r>
 800a32c:	4580      	cmp	r8, r0
 800a32e:	d13a      	bne.n	800a3a6 <_malloc_r+0xd2>
 800a330:	6821      	ldr	r1, [r4, #0]
 800a332:	3503      	adds	r5, #3
 800a334:	1a6d      	subs	r5, r5, r1
 800a336:	f025 0503 	bic.w	r5, r5, #3
 800a33a:	3508      	adds	r5, #8
 800a33c:	2d0c      	cmp	r5, #12
 800a33e:	bf38      	it	cc
 800a340:	250c      	movcc	r5, #12
 800a342:	4638      	mov	r0, r7
 800a344:	4629      	mov	r1, r5
 800a346:	f7ff ffa5 	bl	800a294 <sbrk_aligned>
 800a34a:	3001      	adds	r0, #1
 800a34c:	d02b      	beq.n	800a3a6 <_malloc_r+0xd2>
 800a34e:	6823      	ldr	r3, [r4, #0]
 800a350:	442b      	add	r3, r5
 800a352:	6023      	str	r3, [r4, #0]
 800a354:	e00e      	b.n	800a374 <_malloc_r+0xa0>
 800a356:	6822      	ldr	r2, [r4, #0]
 800a358:	1b52      	subs	r2, r2, r5
 800a35a:	d41e      	bmi.n	800a39a <_malloc_r+0xc6>
 800a35c:	2a0b      	cmp	r2, #11
 800a35e:	d916      	bls.n	800a38e <_malloc_r+0xba>
 800a360:	1961      	adds	r1, r4, r5
 800a362:	42a3      	cmp	r3, r4
 800a364:	6025      	str	r5, [r4, #0]
 800a366:	bf18      	it	ne
 800a368:	6059      	strne	r1, [r3, #4]
 800a36a:	6863      	ldr	r3, [r4, #4]
 800a36c:	bf08      	it	eq
 800a36e:	6031      	streq	r1, [r6, #0]
 800a370:	5162      	str	r2, [r4, r5]
 800a372:	604b      	str	r3, [r1, #4]
 800a374:	4638      	mov	r0, r7
 800a376:	f104 060b 	add.w	r6, r4, #11
 800a37a:	f000 f865 	bl	800a448 <__malloc_unlock>
 800a37e:	f026 0607 	bic.w	r6, r6, #7
 800a382:	1d23      	adds	r3, r4, #4
 800a384:	1af2      	subs	r2, r6, r3
 800a386:	d0b6      	beq.n	800a2f6 <_malloc_r+0x22>
 800a388:	1b9b      	subs	r3, r3, r6
 800a38a:	50a3      	str	r3, [r4, r2]
 800a38c:	e7b3      	b.n	800a2f6 <_malloc_r+0x22>
 800a38e:	6862      	ldr	r2, [r4, #4]
 800a390:	42a3      	cmp	r3, r4
 800a392:	bf0c      	ite	eq
 800a394:	6032      	streq	r2, [r6, #0]
 800a396:	605a      	strne	r2, [r3, #4]
 800a398:	e7ec      	b.n	800a374 <_malloc_r+0xa0>
 800a39a:	4623      	mov	r3, r4
 800a39c:	6864      	ldr	r4, [r4, #4]
 800a39e:	e7b2      	b.n	800a306 <_malloc_r+0x32>
 800a3a0:	4634      	mov	r4, r6
 800a3a2:	6876      	ldr	r6, [r6, #4]
 800a3a4:	e7b9      	b.n	800a31a <_malloc_r+0x46>
 800a3a6:	230c      	movs	r3, #12
 800a3a8:	4638      	mov	r0, r7
 800a3aa:	603b      	str	r3, [r7, #0]
 800a3ac:	f000 f84c 	bl	800a448 <__malloc_unlock>
 800a3b0:	e7a1      	b.n	800a2f6 <_malloc_r+0x22>
 800a3b2:	6025      	str	r5, [r4, #0]
 800a3b4:	e7de      	b.n	800a374 <_malloc_r+0xa0>
 800a3b6:	bf00      	nop
 800a3b8:	20001688 	.word	0x20001688

0800a3bc <_realloc_r>:
 800a3bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3c0:	4680      	mov	r8, r0
 800a3c2:	4614      	mov	r4, r2
 800a3c4:	460e      	mov	r6, r1
 800a3c6:	b921      	cbnz	r1, 800a3d2 <_realloc_r+0x16>
 800a3c8:	4611      	mov	r1, r2
 800a3ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ce:	f7ff bf81 	b.w	800a2d4 <_malloc_r>
 800a3d2:	b92a      	cbnz	r2, 800a3e0 <_realloc_r+0x24>
 800a3d4:	f7ff ff16 	bl	800a204 <_free_r>
 800a3d8:	4625      	mov	r5, r4
 800a3da:	4628      	mov	r0, r5
 800a3dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3e0:	f000 f838 	bl	800a454 <_malloc_usable_size_r>
 800a3e4:	4284      	cmp	r4, r0
 800a3e6:	4607      	mov	r7, r0
 800a3e8:	d802      	bhi.n	800a3f0 <_realloc_r+0x34>
 800a3ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a3ee:	d812      	bhi.n	800a416 <_realloc_r+0x5a>
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	4640      	mov	r0, r8
 800a3f4:	f7ff ff6e 	bl	800a2d4 <_malloc_r>
 800a3f8:	4605      	mov	r5, r0
 800a3fa:	2800      	cmp	r0, #0
 800a3fc:	d0ed      	beq.n	800a3da <_realloc_r+0x1e>
 800a3fe:	42bc      	cmp	r4, r7
 800a400:	4622      	mov	r2, r4
 800a402:	4631      	mov	r1, r6
 800a404:	bf28      	it	cs
 800a406:	463a      	movcs	r2, r7
 800a408:	f7ff fed4 	bl	800a1b4 <memcpy>
 800a40c:	4631      	mov	r1, r6
 800a40e:	4640      	mov	r0, r8
 800a410:	f7ff fef8 	bl	800a204 <_free_r>
 800a414:	e7e1      	b.n	800a3da <_realloc_r+0x1e>
 800a416:	4635      	mov	r5, r6
 800a418:	e7df      	b.n	800a3da <_realloc_r+0x1e>
	...

0800a41c <_sbrk_r>:
 800a41c:	b538      	push	{r3, r4, r5, lr}
 800a41e:	2300      	movs	r3, #0
 800a420:	4d05      	ldr	r5, [pc, #20]	; (800a438 <_sbrk_r+0x1c>)
 800a422:	4604      	mov	r4, r0
 800a424:	4608      	mov	r0, r1
 800a426:	602b      	str	r3, [r5, #0]
 800a428:	f7f6 fc2a 	bl	8000c80 <_sbrk>
 800a42c:	1c43      	adds	r3, r0, #1
 800a42e:	d102      	bne.n	800a436 <_sbrk_r+0x1a>
 800a430:	682b      	ldr	r3, [r5, #0]
 800a432:	b103      	cbz	r3, 800a436 <_sbrk_r+0x1a>
 800a434:	6023      	str	r3, [r4, #0]
 800a436:	bd38      	pop	{r3, r4, r5, pc}
 800a438:	20001690 	.word	0x20001690

0800a43c <__malloc_lock>:
 800a43c:	4801      	ldr	r0, [pc, #4]	; (800a444 <__malloc_lock+0x8>)
 800a43e:	f000 b811 	b.w	800a464 <__retarget_lock_acquire_recursive>
 800a442:	bf00      	nop
 800a444:	20001694 	.word	0x20001694

0800a448 <__malloc_unlock>:
 800a448:	4801      	ldr	r0, [pc, #4]	; (800a450 <__malloc_unlock+0x8>)
 800a44a:	f000 b80c 	b.w	800a466 <__retarget_lock_release_recursive>
 800a44e:	bf00      	nop
 800a450:	20001694 	.word	0x20001694

0800a454 <_malloc_usable_size_r>:
 800a454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a458:	1f18      	subs	r0, r3, #4
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	bfbc      	itt	lt
 800a45e:	580b      	ldrlt	r3, [r1, r0]
 800a460:	18c0      	addlt	r0, r0, r3
 800a462:	4770      	bx	lr

0800a464 <__retarget_lock_acquire_recursive>:
 800a464:	4770      	bx	lr

0800a466 <__retarget_lock_release_recursive>:
 800a466:	4770      	bx	lr

0800a468 <_init>:
 800a468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a46a:	bf00      	nop
 800a46c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a46e:	bc08      	pop	{r3}
 800a470:	469e      	mov	lr, r3
 800a472:	4770      	bx	lr

0800a474 <_fini>:
 800a474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a476:	bf00      	nop
 800a478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a47a:	bc08      	pop	{r3}
 800a47c:	469e      	mov	lr, r3
 800a47e:	4770      	bx	lr
