<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_aips.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_aips.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_AIPS_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_AIPS_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 AIPS</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * AIPS-Lite Bridge</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_AIPS_MPRA - Master Privilege Register A</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_AIPS_PACRA - Peripheral Access Control Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_AIPS_PACRB - Peripheral Access Control Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_AIPS_PACRC - Peripheral Access Control Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_AIPS_PACRD - Peripheral Access Control Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_AIPS_PACRE - Peripheral Access Control Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_AIPS_PACRF - Peripheral Access Control Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_AIPS_PACRG - Peripheral Access Control Register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_AIPS_PACRH - Peripheral Access Control Register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_AIPS_PACRI - Peripheral Access Control Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_AIPS_PACRJ - Peripheral Access Control Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_AIPS_PACRK - Peripheral Access Control Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_AIPS_PACRL - Peripheral Access Control Register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_AIPS_PACRM - Peripheral Access Control Register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_AIPS_PACRN - Peripheral Access Control Register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_AIPS_PACRO - Peripheral Access Control Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_AIPS_PACRP - Peripheral Access Control Register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_AIPS_PACRU - Peripheral Access Control Register</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - hw_aips_t - Struct containing all module registers.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define HW_AIPS_INSTANCE_COUNT (2U) </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define HW_AIPS0 (0U) </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define HW_AIPS1 (1U) </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * HW_AIPS_MPRA - Master Privilege Register A</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="union__hw__aips__mpra.html">  136</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__mpra.html">_hw_aips_mpra</a></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    uint32_t U;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html">  139</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html">_hw_aips_mpra_bitfields</a></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    {</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">  141</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 8;        </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a3547e69fbf063d7bbf37301350090ecc">  142</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a3547e69fbf063d7bbf37301350090ecc">MPL5</a> : 1;             </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a226e0bc76f52e35f1c30fbbebd506b27">  143</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a226e0bc76f52e35f1c30fbbebd506b27">MTW5</a> : 1;             </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ac30ef3692a06ba8b4b24bf856560d1f8">  144</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ac30ef3692a06ba8b4b24bf856560d1f8">MTR5</a> : 1;             </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">  145</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a4755ae00fe6a55d9b49177a0f7f66a88">  146</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a4755ae00fe6a55d9b49177a0f7f66a88">MPL4</a> : 1;             </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#aac4ab63029ef2895fa88f96011ff4e65">  147</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#aac4ab63029ef2895fa88f96011ff4e65">MTW4</a> : 1;             </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a458b2020ef06d05625ab661e8c355558">  148</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a458b2020ef06d05625ab661e8c355558">MTR4</a> : 1;             </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">  149</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a7863d9426d24dedfa85244d38b301067">  150</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a7863d9426d24dedfa85244d38b301067">MPL3</a> : 1;             </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a6c1b11ea3281ea043483adb9dde43f31">  151</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a6c1b11ea3281ea043483adb9dde43f31">MTW3</a> : 1;             </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad718097cca3508c6956ac976a9211061">  152</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad718097cca3508c6956ac976a9211061">MTR3</a> : 1;             </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">  153</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a5ddb6d4a56167f1e3bd939b28c61395f">  154</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a5ddb6d4a56167f1e3bd939b28c61395f">MPL2</a> : 1;             </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9d010f781f5ddb6b729ee19c08ffa12a">  155</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9d010f781f5ddb6b729ee19c08ffa12a">MTW2</a> : 1;             </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#af32fa56357f8daf966cb92227559aefb">  156</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#af32fa56357f8daf966cb92227559aefb">MTR2</a> : 1;             </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">  157</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a57aed24e30dc729b1aaf5f980ceb4bbb">  158</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a57aed24e30dc729b1aaf5f980ceb4bbb">MPL1</a> : 1;             </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#aa34cc70adb87d3a879a259dda9cc53ef">  159</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#aa34cc70adb87d3a879a259dda9cc53ef">MTW1</a> : 1;             </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a2827a95b86bc541882f3f85989d83e4f">  160</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a2827a95b86bc541882f3f85989d83e4f">MTR1</a> : 1;             </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">  161</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ac997d2d7e2007510afe846783003a460">  162</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ac997d2d7e2007510afe846783003a460">MPL0</a> : 1;             </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a024807f7a2cf3387216cbfa0a782f0c7">  163</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a024807f7a2cf3387216cbfa0a782f0c7">MTW0</a> : 1;             </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#affb9ee0e38a9740a7b4989cb3c5dd630">  164</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#affb9ee0e38a9740a7b4989cb3c5dd630">MTR0</a> : 1;             </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">  165</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    } B;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;} <a class="code" href="union__hw__aips__mpra.html">hw_aips_mpra_t</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define HW_AIPS_MPRA_ADDR(x)     ((x) + 0x0U)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define HW_AIPS_MPRA(x)          (*(__IO hw_aips_mpra_t *) HW_AIPS_MPRA_ADDR(x))</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define HW_AIPS_MPRA_RD(x)       (HW_AIPS_MPRA(x).U)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define HW_AIPS_MPRA_WR(x, v)    (HW_AIPS_MPRA(x).U = (v))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define HW_AIPS_MPRA_SET(x, v)   (HW_AIPS_MPRA_WR(x, HW_AIPS_MPRA_RD(x) |  (v)))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define HW_AIPS_MPRA_CLR(x, v)   (HW_AIPS_MPRA_WR(x, HW_AIPS_MPRA_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define HW_AIPS_MPRA_TOG(x, v)   (HW_AIPS_MPRA_WR(x, HW_AIPS_MPRA_RD(x) ^  (v)))</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_MPRA bitfields</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MPL5    (8U)          </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MPL5    (0x00000100U) </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MPL5    (1U)          </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MPL5(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL5))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MPL5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MPL5) &amp; BM_AIPS_MPRA_MPL5)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MPL5(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL5) = (v))</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTW5    (9U)          </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTW5    (0x00000200U) </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTW5    (1U)          </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTW5(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW5))</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTW5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTW5) &amp; BM_AIPS_MPRA_MTW5)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTW5(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW5) = (v))</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTR5    (10U)         </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTR5    (0x00000400U) </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTR5    (1U)          </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTR5(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR5))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTR5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTR5) &amp; BM_AIPS_MPRA_MTR5)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTR5(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR5) = (v))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MPL4    (12U)         </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MPL4    (0x00001000U) </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MPL4    (1U)          </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MPL4(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL4))</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MPL4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MPL4) &amp; BM_AIPS_MPRA_MPL4)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MPL4(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL4) = (v))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTW4    (13U)         </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTW4    (0x00002000U) </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTW4    (1U)          </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTW4(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW4))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTW4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTW4) &amp; BM_AIPS_MPRA_MTW4)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTW4(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW4) = (v))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTR4    (14U)         </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTR4    (0x00004000U) </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTR4    (1U)          </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTR4(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR4))</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTR4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTR4) &amp; BM_AIPS_MPRA_MTR4)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTR4(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR4) = (v))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MPL3    (16U)         </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MPL3    (0x00010000U) </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MPL3    (1U)          </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MPL3(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL3))</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MPL3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MPL3) &amp; BM_AIPS_MPRA_MPL3)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MPL3(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL3) = (v))</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTW3    (17U)         </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTW3    (0x00020000U) </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTW3    (1U)          </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTW3(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW3))</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTW3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTW3) &amp; BM_AIPS_MPRA_MTW3)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTW3(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW3) = (v))</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTR3    (18U)         </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTR3    (0x00040000U) </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTR3    (1U)          </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTR3(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR3))</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTR3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTR3) &amp; BM_AIPS_MPRA_MTR3)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTR3(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR3) = (v))</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MPL2    (20U)         </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MPL2    (0x00100000U) </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MPL2    (1U)          </span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MPL2(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL2))</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MPL2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MPL2) &amp; BM_AIPS_MPRA_MPL2)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MPL2(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL2) = (v))</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTW2    (21U)         </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTW2    (0x00200000U) </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTW2    (1U)          </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTW2(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW2))</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTW2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTW2) &amp; BM_AIPS_MPRA_MTW2)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTW2(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW2) = (v))</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTR2    (22U)         </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTR2    (0x00400000U) </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTR2    (1U)          </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTR2(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR2))</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTR2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTR2) &amp; BM_AIPS_MPRA_MTR2)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTR2(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR2) = (v))</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MPL1    (24U)         </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MPL1    (0x01000000U) </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MPL1    (1U)          </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MPL1(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL1))</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MPL1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MPL1) &amp; BM_AIPS_MPRA_MPL1)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MPL1(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL1) = (v))</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTW1    (25U)         </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTW1    (0x02000000U) </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTW1    (1U)          </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTW1(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW1))</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTW1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTW1) &amp; BM_AIPS_MPRA_MTW1)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTW1(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW1) = (v))</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTR1    (26U)         </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTR1    (0x04000000U) </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTR1    (1U)          </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTR1(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR1))</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTR1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTR1) &amp; BM_AIPS_MPRA_MTR1)</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTR1(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR1) = (v))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MPL0    (28U)         </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MPL0    (0x10000000U) </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MPL0    (1U)          </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MPL0(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL0))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MPL0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MPL0) &amp; BM_AIPS_MPRA_MPL0)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MPL0(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MPL0) = (v))</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTW0    (29U)         </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTW0    (0x20000000U) </span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTW0    (1U)          </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTW0(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW0))</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTW0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTW0) &amp; BM_AIPS_MPRA_MTW0)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTW0(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTW0) = (v))</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define BP_AIPS_MPRA_MTR0    (30U)         </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define BM_AIPS_MPRA_MTR0    (0x40000000U) </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define BS_AIPS_MPRA_MTR0    (1U)          </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define BR_AIPS_MPRA_MTR0(x) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR0))</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define BF_AIPS_MPRA_MTR0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_MPRA_MTR0) &amp; BM_AIPS_MPRA_MTR0)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define BW_AIPS_MPRA_MTR0(x, v) (BITBAND_ACCESS32(HW_AIPS_MPRA_ADDR(x), BP_AIPS_MPRA_MTR0) = (v))</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * HW_AIPS_PACRA - Peripheral Access Control Register</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="union__hw__aips__pacra.html">  656</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacra.html">_hw_aips_pacra</a></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;{</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    uint32_t U;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html">  659</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html">_hw_aips_pacra_bitfields</a></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    {</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a88c597b6d03be9200469c83aa41e51cd">  661</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a1148ff58fd781f41590b0b40c1bbbb7c">  662</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#af1a140309fca492ba57300fee961351c">  663</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a815228723079bee2e9951bad792297de">  664</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#aabdb8cef5f281808e77d420b29018a93">  665</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a9b63f6c79668dbee286c42abfc533cdd">  666</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#ad210a20a75630a2c0027bbffeb6f30a5">  667</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a183a2a2dfd54e9c769d29904361d0d92">  668</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#ae81f515b0baff1445a6716612ac52b60">  669</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a02d67b9c32e6afdc821f60d7fdbc11d0">  670</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a257ffab1e39a80bd99bb63a62246061b">  671</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#aeb231985fc61cc1666110363f8d73164">  672</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a1a924fab905d351815f56b7e6f3a0722">  673</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a047a506566649cf3b0ef28cf3d52ce22">  674</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#af39cc662c9639fbbf5b940950e533727">  675</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a11845324c030d579cbe720c606fdb96d">  676</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a88a32fa95039ccf729d9aed469353910">  677</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a9f8167618baed484a41fc867ae7823f1">  678</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a82e596160742438a2677dab68e11030a">  679</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#ab89986433b4b0668340ed41f78623894">  680</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a40618ea036af97fe29b042f4ffd1120c">  681</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#ae266c44c5b078e0a4683d79ea9942e36">  682</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a104781bffaf794143f5e7b4f911e5e14">  683</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a066265ebef97e8bc8a5ae4e7ec796ed8">  684</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a2aff5dc83fde3c9c82cf7257e078203c">  685</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a1edaa43a963ec7be379aff52f4a6b36e">  686</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#addb83546ee4903a54653ca7020a46444">  687</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#ac2a8d7432598477b2f64299c8fae79b8">  688</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#aae0836a30392cfff2161758e9b006d0d">  689</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a3b4ed12d4ddcc01a4bc54ffece0b446f">  690</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#abb79bf33eab126589d8247f3e3191774">  691</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html#a82eb1fe11f6c0ad7df0236bc2d1aff3d">  692</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    } B;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;} <a class="code" href="union__hw__aips__pacra.html">hw_aips_pacra_t</a>;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRA_ADDR(x)    ((x) + 0x20U)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRA(x)         (*(__IO hw_aips_pacra_t *) HW_AIPS_PACRA_ADDR(x))</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRA_RD(x)      (HW_AIPS_PACRA(x).U)</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRA_WR(x, v)   (HW_AIPS_PACRA(x).U = (v))</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRA_SET(x, v)  (HW_AIPS_PACRA_WR(x, HW_AIPS_PACRA_RD(x) |  (v)))</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRA_CLR(x, v)  (HW_AIPS_PACRA_WR(x, HW_AIPS_PACRA_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRA_TOG(x, v)  (HW_AIPS_PACRA_WR(x, HW_AIPS_PACRA_RD(x) ^  (v)))</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRA bitfields</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_TP7    (0U)          </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_TP7    (0x00000001U) </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_TP7    (1U)          </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP7))</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_TP7) &amp; BM_AIPS_PACRA_TP7)</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP7) = (v))</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_WP7    (1U)          </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_WP7    (0x00000002U) </span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_WP7    (1U)          </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP7))</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_WP7) &amp; BM_AIPS_PACRA_WP7)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP7) = (v))</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_SP7    (2U)          </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_SP7    (0x00000004U) </span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_SP7    (1U)          </span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP7))</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_SP7) &amp; BM_AIPS_PACRA_SP7)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP7) = (v))</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_TP6    (4U)          </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_TP6    (0x00000010U) </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_TP6    (1U)          </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP6))</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_TP6) &amp; BM_AIPS_PACRA_TP6)</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP6) = (v))</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_WP6    (5U)          </span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_WP6    (0x00000020U) </span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_WP6    (1U)          </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP6))</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_WP6) &amp; BM_AIPS_PACRA_WP6)</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP6) = (v))</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_SP6    (6U)          </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_SP6    (0x00000040U) </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_SP6    (1U)          </span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP6))</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_SP6) &amp; BM_AIPS_PACRA_SP6)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP6) = (v))</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_TP5    (8U)          </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_TP5    (0x00000100U) </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_TP5    (1U)          </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP5))</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_TP5) &amp; BM_AIPS_PACRA_TP5)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP5) = (v))</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_WP5    (9U)          </span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_WP5    (0x00000200U) </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_WP5    (1U)          </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP5))</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_WP5) &amp; BM_AIPS_PACRA_WP5)</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP5) = (v))</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_SP5    (10U)         </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_SP5    (0x00000400U) </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_SP5    (1U)          </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP5))</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_SP5) &amp; BM_AIPS_PACRA_SP5)</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP5) = (v))</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_TP4    (12U)         </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_TP4    (0x00001000U) </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_TP4    (1U)          </span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP4))</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_TP4) &amp; BM_AIPS_PACRA_TP4)</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP4) = (v))</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_WP4    (13U)         </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_WP4    (0x00002000U) </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_WP4    (1U)          </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP4))</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_WP4) &amp; BM_AIPS_PACRA_WP4)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP4) = (v))</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_SP4    (14U)         </span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_SP4    (0x00004000U) </span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_SP4    (1U)          </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP4))</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_SP4) &amp; BM_AIPS_PACRA_SP4)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP4) = (v))</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_TP3    (16U)         </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_TP3    (0x00010000U) </span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_TP3    (1U)          </span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP3))</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_TP3) &amp; BM_AIPS_PACRA_TP3)</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP3) = (v))</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_WP3    (17U)         </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_WP3    (0x00020000U) </span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_WP3    (1U)          </span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP3))</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_WP3) &amp; BM_AIPS_PACRA_WP3)</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP3) = (v))</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_SP3    (18U)         </span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_SP3    (0x00040000U) </span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_SP3    (1U)          </span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP3))</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_SP3) &amp; BM_AIPS_PACRA_SP3)</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP3) = (v))</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_TP2    (20U)         </span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_TP2    (0x00100000U) </span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_TP2    (1U)          </span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP2))</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_TP2) &amp; BM_AIPS_PACRA_TP2)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP2) = (v))</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_WP2    (21U)         </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_WP2    (0x00200000U) </span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_WP2    (1U)          </span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP2))</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_WP2) &amp; BM_AIPS_PACRA_WP2)</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP2) = (v))</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_SP2    (22U)         </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_SP2    (0x00400000U) </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_SP2    (1U)          </span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP2))</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_SP2) &amp; BM_AIPS_PACRA_SP2)</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP2) = (v))</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_TP1    (24U)         </span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_TP1    (0x01000000U) </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_TP1    (1U)          </span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP1))</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_TP1) &amp; BM_AIPS_PACRA_TP1)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP1) = (v))</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_WP1    (25U)         </span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_WP1    (0x02000000U) </span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_WP1    (1U)          </span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP1))</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_WP1) &amp; BM_AIPS_PACRA_WP1)</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP1) = (v))</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_SP1    (26U)         </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_SP1    (0x04000000U) </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_SP1    (1U)          </span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP1))</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_SP1) &amp; BM_AIPS_PACRA_SP1)</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP1) = (v))</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_TP0    (28U)         </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_TP0    (0x10000000U) </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_TP0    (1U)          </span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP0))</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_TP0) &amp; BM_AIPS_PACRA_TP0)</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_TP0) = (v))</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_WP0    (29U)         </span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_WP0    (0x20000000U) </span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_WP0    (1U)          </span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP0))</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_WP0) &amp; BM_AIPS_PACRA_WP0)</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_WP0) = (v))</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRA_SP0    (30U)         </span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRA_SP0    (0x40000000U) </span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRA_SP0    (1U)          </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRA_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP0))</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRA_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRA_SP0) &amp; BM_AIPS_PACRA_SP0)</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRA_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRA_ADDR(x), BP_AIPS_PACRA_SP0) = (v))</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment"> * HW_AIPS_PACRB - Peripheral Access Control Register</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrb.html"> 1399</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrb.html">_hw_aips_pacrb</a></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;{</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    uint32_t U;</div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html"> 1402</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html">_hw_aips_pacrb_bitfields</a></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    {</div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a33eb6d84cb3796ff60ac144761d4c569"> 1404</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#aa5a5555c1d2bbfb4b7daad9c158549c4"> 1405</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a9dec7f24844a29f9747c255c2357d6af"> 1406</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a41d29054e3a381a30e760978c9ae690d"> 1407</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a8cbb02eb947869356401fa937962c187"> 1408</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a779a793b4083130f75ed421b9ae149d0"> 1409</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#ab6f28e860c95c2c594547b2d4bc5ed65"> 1410</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a86ce97bf0ddae2776501fc3145f965c3"> 1411</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a43ed7900d0cc581adbb2c58afe8656c4"> 1412</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#af3b463f90e6845bb23d6a16970eee09e"> 1413</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a7cfaca9668aa988730b18561e0309f23"> 1414</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a0d79f7a696a6a4951f74efd20a6084b3"> 1415</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a70dca3488bfe8674de3bebe89599a32f"> 1416</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a5766aa3dce2a19ae22498bfde0fd9934"> 1417</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a748f1ac731ba074597170d633569ac5c"> 1418</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#afb6472e68d4eba3343687ead6f49aa35"> 1419</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#ad7d1041b96e6a14e0645dac7c3a25e29"> 1420</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a87d1cacec9494126f30986e56ded9304"> 1421</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#aa270224ba2c6d3f3f3861dafd1f2a412"> 1422</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#ab3544e7242a75db588fef9eb8cde4e9a"> 1423</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a042b84e1c7c4d948d801d857e63f9a66"> 1424</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#abdc0724c968e2da0e9f63bbb0dc0af1e"> 1425</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a34bbc7f3c9aa43e42d79281c375917d9"> 1426</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a857d0cce6bbdb3f57c01fb2f38b0c2a6"> 1427</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#aadc6cbf5d97fe3d7cd030198c22d4e21"> 1428</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#ac2e8bfe542e4ef2febd915e442a3c68f"> 1429</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a6c6f085b3fd9b7fffc12257590c212b7"> 1430</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#aab3d2a693c302fbe07772b3e1099de52"> 1431</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a25fb4a912ece82e57235af4cb4c4e680"> 1432</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a0f9227d7c9947a4644777d67234c08da"> 1433</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a7a6d3b790120d40f0bde48bdbda1e9cf"> 1434</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html#a543e8d2dde00eb190f180c995e13b6e3"> 1435</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    } B;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;} <a class="code" href="union__hw__aips__pacrb.html">hw_aips_pacrb_t</a>;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRB_ADDR(x)    ((x) + 0x24U)</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRB(x)         (*(__IO hw_aips_pacrb_t *) HW_AIPS_PACRB_ADDR(x))</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRB_RD(x)      (HW_AIPS_PACRB(x).U)</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRB_WR(x, v)   (HW_AIPS_PACRB(x).U = (v))</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRB_SET(x, v)  (HW_AIPS_PACRB_WR(x, HW_AIPS_PACRB_RD(x) |  (v)))</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRB_CLR(x, v)  (HW_AIPS_PACRB_WR(x, HW_AIPS_PACRB_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRB_TOG(x, v)  (HW_AIPS_PACRB_WR(x, HW_AIPS_PACRB_RD(x) ^  (v)))</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRB bitfields</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_TP7    (0U)          </span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_TP7    (0x00000001U) </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_TP7    (1U)          </span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP7))</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_TP7) &amp; BM_AIPS_PACRB_TP7)</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP7) = (v))</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_WP7    (1U)          </span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_WP7    (0x00000002U) </span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_WP7    (1U)          </span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP7))</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_WP7) &amp; BM_AIPS_PACRB_WP7)</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP7) = (v))</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_SP7    (2U)          </span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_SP7    (0x00000004U) </span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_SP7    (1U)          </span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP7))</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_SP7) &amp; BM_AIPS_PACRB_SP7)</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP7) = (v))</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_TP6    (4U)          </span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_TP6    (0x00000010U) </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_TP6    (1U)          </span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP6))</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_TP6) &amp; BM_AIPS_PACRB_TP6)</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP6) = (v))</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_WP6    (5U)          </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_WP6    (0x00000020U) </span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_WP6    (1U)          </span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP6))</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_WP6) &amp; BM_AIPS_PACRB_WP6)</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP6) = (v))</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_SP6    (6U)          </span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_SP6    (0x00000040U) </span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_SP6    (1U)          </span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP6))</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_SP6) &amp; BM_AIPS_PACRB_SP6)</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP6) = (v))</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_TP5    (8U)          </span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_TP5    (0x00000100U) </span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_TP5    (1U)          </span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP5))</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_TP5) &amp; BM_AIPS_PACRB_TP5)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP5) = (v))</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_WP5    (9U)          </span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_WP5    (0x00000200U) </span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_WP5    (1U)          </span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP5))</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_WP5) &amp; BM_AIPS_PACRB_WP5)</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP5) = (v))</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_SP5    (10U)         </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_SP5    (0x00000400U) </span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_SP5    (1U)          </span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP5))</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_SP5) &amp; BM_AIPS_PACRB_SP5)</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP5) = (v))</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_TP4    (12U)         </span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_TP4    (0x00001000U) </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_TP4    (1U)          </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP4))</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_TP4) &amp; BM_AIPS_PACRB_TP4)</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP4) = (v))</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_WP4    (13U)         </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_WP4    (0x00002000U) </span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_WP4    (1U)          </span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP4))</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_WP4) &amp; BM_AIPS_PACRB_WP4)</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP4) = (v))</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_SP4    (14U)         </span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_SP4    (0x00004000U) </span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_SP4    (1U)          </span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP4))</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_SP4) &amp; BM_AIPS_PACRB_SP4)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP4) = (v))</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_TP3    (16U)         </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_TP3    (0x00010000U) </span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_TP3    (1U)          </span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP3))</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_TP3) &amp; BM_AIPS_PACRB_TP3)</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP3) = (v))</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_WP3    (17U)         </span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_WP3    (0x00020000U) </span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_WP3    (1U)          </span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP3))</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_WP3) &amp; BM_AIPS_PACRB_WP3)</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP3) = (v))</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_SP3    (18U)         </span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_SP3    (0x00040000U) </span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_SP3    (1U)          </span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP3))</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_SP3) &amp; BM_AIPS_PACRB_SP3)</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP3) = (v))</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_TP2    (20U)         </span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_TP2    (0x00100000U) </span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_TP2    (1U)          </span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP2))</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_TP2) &amp; BM_AIPS_PACRB_TP2)</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP2) = (v))</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_WP2    (21U)         </span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_WP2    (0x00200000U) </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_WP2    (1U)          </span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP2))</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_WP2) &amp; BM_AIPS_PACRB_WP2)</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP2) = (v))</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_SP2    (22U)         </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_SP2    (0x00400000U) </span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_SP2    (1U)          </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP2))</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_SP2) &amp; BM_AIPS_PACRB_SP2)</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP2) = (v))</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_TP1    (24U)         </span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_TP1    (0x01000000U) </span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_TP1    (1U)          </span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP1))</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_TP1) &amp; BM_AIPS_PACRB_TP1)</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP1) = (v))</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_WP1    (25U)         </span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_WP1    (0x02000000U) </span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_WP1    (1U)          </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP1))</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_WP1) &amp; BM_AIPS_PACRB_WP1)</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP1) = (v))</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_SP1    (26U)         </span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_SP1    (0x04000000U) </span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_SP1    (1U)          </span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP1))</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_SP1) &amp; BM_AIPS_PACRB_SP1)</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP1) = (v))</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_TP0    (28U)         </span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_TP0    (0x10000000U) </span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_TP0    (1U)          </span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP0))</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_TP0) &amp; BM_AIPS_PACRB_TP0)</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_TP0) = (v))</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_WP0    (29U)         </span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_WP0    (0x20000000U) </span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_WP0    (1U)          </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP0))</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_WP0) &amp; BM_AIPS_PACRB_WP0)</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_WP0) = (v))</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRB_SP0    (30U)         </span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRB_SP0    (0x40000000U) </span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRB_SP0    (1U)          </span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRB_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP0))</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRB_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRB_SP0) &amp; BM_AIPS_PACRB_SP0)</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRB_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRB_ADDR(x), BP_AIPS_PACRB_SP0) = (v))</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment"> * HW_AIPS_PACRC - Peripheral Access Control Register</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrc.html"> 2142</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrc.html">_hw_aips_pacrc</a></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;{</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    uint32_t U;</div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html"> 2145</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html">_hw_aips_pacrc_bitfields</a></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    {</div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a8872a16a3ae41b81cbbc5ffb605d97b1"> 2147</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#afb776e02669ced81b66c844b7e4cb7ae"> 2148</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a310d681dd62a867662e4dc36c6db4887"> 2149</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a685f328a9fcca51d5af954e89f37fba5"> 2150</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a61d53b85b0b264ce07713a2232fc80fd"> 2151</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a0e0375b62384402f93d783c0a6673d5e"> 2152</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a4f9052f7dc452cef05e730088295ddc0"> 2153</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a5281693419679c802ae00b3ce2025756"> 2154</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a6bf5db918b65c7862b35a90ca2677753"> 2155</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a8ced6ec70323b040cc83bed097600b13"> 2156</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a003c293dcdc1a316597d72ad665f7554"> 2157</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a8ade49053b7ff707f007ec3cb63903f3"> 2158</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a873d882a11076c7d7d6f64205d675bf5"> 2159</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#aa8242e2ad122fd49937fd79b02d2cf6c"> 2160</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#af017ee91bf448a53e3b58e1c175cad97"> 2161</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#ae242288dac34f2028e26b8819e3e51bf"> 2162</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a6dea5ad83ea85b335a2aa89b407312c0"> 2163</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a4b992e3c812b1ebbfac9aa1ef7fd0ba6"> 2164</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#af5d3e6a72c1ba096fbff9c2420ebd865"> 2165</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#abb4b12993b53c7308c030507595e3d83"> 2166</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a7ec67f2b9029331f216fd161bd3a342c"> 2167</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#adfd958ab60c5bba3134e989f71c71482"> 2168</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a13d086374bc4fdc8720f823a48cf277d"> 2169</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#ae95bdba287ba93670d85bf4337e41dd2"> 2170</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a2b7f3507b40f9676f340fe77aa26d01c"> 2171</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a67f3019036c816a94188b9ebdbe469bb"> 2172</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a4fd2618d1a49a2fb89d80878663ddb6f"> 2173</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a2e5160d61c9b5b9e504980967cd2b3b1"> 2174</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a9aaf0c77b3d7cc896f978e2bd9494a9b"> 2175</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a24b2e8d4ad4464fa82c3d2917b552df4"> 2176</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a8bc5e70dcfb7f093a31bd1479959e075"> 2177</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html#a819754ca94da689544a4ea8e1b3ae373"> 2178</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    } B;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;} <a class="code" href="union__hw__aips__pacrc.html">hw_aips_pacrc_t</a>;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRC_ADDR(x)    ((x) + 0x28U)</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRC(x)         (*(__IO hw_aips_pacrc_t *) HW_AIPS_PACRC_ADDR(x))</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRC_RD(x)      (HW_AIPS_PACRC(x).U)</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRC_WR(x, v)   (HW_AIPS_PACRC(x).U = (v))</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRC_SET(x, v)  (HW_AIPS_PACRC_WR(x, HW_AIPS_PACRC_RD(x) |  (v)))</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRC_CLR(x, v)  (HW_AIPS_PACRC_WR(x, HW_AIPS_PACRC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRC_TOG(x, v)  (HW_AIPS_PACRC_WR(x, HW_AIPS_PACRC_RD(x) ^  (v)))</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRC bitfields</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_TP7    (0U)          </span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_TP7    (0x00000001U) </span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_TP7    (1U)          </span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP7))</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_TP7) &amp; BM_AIPS_PACRC_TP7)</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP7) = (v))</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_WP7    (1U)          </span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_WP7    (0x00000002U) </span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_WP7    (1U)          </span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP7))</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_WP7) &amp; BM_AIPS_PACRC_WP7)</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP7) = (v))</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_SP7    (2U)          </span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_SP7    (0x00000004U) </span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_SP7    (1U)          </span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP7))</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_SP7) &amp; BM_AIPS_PACRC_SP7)</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP7) = (v))</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_TP6    (4U)          </span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_TP6    (0x00000010U) </span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_TP6    (1U)          </span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP6))</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_TP6) &amp; BM_AIPS_PACRC_TP6)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP6) = (v))</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_WP6    (5U)          </span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_WP6    (0x00000020U) </span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_WP6    (1U)          </span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP6))</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_WP6) &amp; BM_AIPS_PACRC_WP6)</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP6) = (v))</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_SP6    (6U)          </span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_SP6    (0x00000040U) </span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_SP6    (1U)          </span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP6))</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_SP6) &amp; BM_AIPS_PACRC_SP6)</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP6) = (v))</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_TP5    (8U)          </span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_TP5    (0x00000100U) </span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_TP5    (1U)          </span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP5))</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_TP5) &amp; BM_AIPS_PACRC_TP5)</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP5) = (v))</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_WP5    (9U)          </span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_WP5    (0x00000200U) </span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_WP5    (1U)          </span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP5))</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_WP5) &amp; BM_AIPS_PACRC_WP5)</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP5) = (v))</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_SP5    (10U)         </span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_SP5    (0x00000400U) </span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_SP5    (1U)          </span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP5))</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_SP5) &amp; BM_AIPS_PACRC_SP5)</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP5) = (v))</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_TP4    (12U)         </span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_TP4    (0x00001000U) </span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_TP4    (1U)          </span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP4))</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_TP4) &amp; BM_AIPS_PACRC_TP4)</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP4) = (v))</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_WP4    (13U)         </span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_WP4    (0x00002000U) </span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_WP4    (1U)          </span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP4))</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_WP4) &amp; BM_AIPS_PACRC_WP4)</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP4) = (v))</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_SP4    (14U)         </span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_SP4    (0x00004000U) </span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_SP4    (1U)          </span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP4))</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_SP4) &amp; BM_AIPS_PACRC_SP4)</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP4) = (v))</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_TP3    (16U)         </span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_TP3    (0x00010000U) </span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_TP3    (1U)          </span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP3))</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_TP3) &amp; BM_AIPS_PACRC_TP3)</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP3) = (v))</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_WP3    (17U)         </span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_WP3    (0x00020000U) </span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_WP3    (1U)          </span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP3))</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_WP3) &amp; BM_AIPS_PACRC_WP3)</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP3) = (v))</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_SP3    (18U)         </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_SP3    (0x00040000U) </span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_SP3    (1U)          </span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP3))</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_SP3) &amp; BM_AIPS_PACRC_SP3)</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP3) = (v))</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_TP2    (20U)         </span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_TP2    (0x00100000U) </span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_TP2    (1U)          </span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP2))</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_TP2) &amp; BM_AIPS_PACRC_TP2)</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP2) = (v))</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_WP2    (21U)         </span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_WP2    (0x00200000U) </span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_WP2    (1U)          </span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP2))</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_WP2) &amp; BM_AIPS_PACRC_WP2)</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP2) = (v))</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_SP2    (22U)         </span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_SP2    (0x00400000U) </span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_SP2    (1U)          </span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP2))</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_SP2) &amp; BM_AIPS_PACRC_SP2)</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP2) = (v))</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_TP1    (24U)         </span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_TP1    (0x01000000U) </span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_TP1    (1U)          </span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP1))</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_TP1) &amp; BM_AIPS_PACRC_TP1)</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP1) = (v))</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_WP1    (25U)         </span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_WP1    (0x02000000U) </span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_WP1    (1U)          </span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP1))</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_WP1) &amp; BM_AIPS_PACRC_WP1)</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP1) = (v))</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_SP1    (26U)         </span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_SP1    (0x04000000U) </span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_SP1    (1U)          </span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP1))</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_SP1) &amp; BM_AIPS_PACRC_SP1)</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP1) = (v))</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_TP0    (28U)         </span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_TP0    (0x10000000U) </span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_TP0    (1U)          </span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP0))</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_TP0) &amp; BM_AIPS_PACRC_TP0)</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_TP0) = (v))</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_WP0    (29U)         </span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_WP0    (0x20000000U) </span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_WP0    (1U)          </span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP0))</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_WP0) &amp; BM_AIPS_PACRC_WP0)</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_WP0) = (v))</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRC_SP0    (30U)         </span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRC_SP0    (0x40000000U) </span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRC_SP0    (1U)          </span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRC_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP0))</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRC_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRC_SP0) &amp; BM_AIPS_PACRC_SP0)</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRC_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRC_ADDR(x), BP_AIPS_PACRC_SP0) = (v))</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment"> * HW_AIPS_PACRD - Peripheral Access Control Register</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrd.html"> 2885</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrd.html">_hw_aips_pacrd</a></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;{</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;    uint32_t U;</div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html"> 2888</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html">_hw_aips_pacrd_bitfields</a></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    {</div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#aeef80e74b446057ab33056ca3094a33a"> 2890</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a8dbc48044106877edda960848ca00dcf"> 2891</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ae6b97983e0960c0ae4fbba2f1dbd3fed"> 2892</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a02fbd6f84dc2ac37358736ac04c2fc69"> 2893</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ae44ddc1902cda92ffdebe7002365a289"> 2894</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#aa01efa490a23bfc3419a9e79118428ea"> 2895</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#aae02cb7dbe20ae44175ab0f8bb339288"> 2896</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a575c4c081c88326d56ec0353b3dc3642"> 2897</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ab90f669abf98ca0e0a9303be3cba8278"> 2898</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a0c45c95f197120d0207e831c3fe8c801"> 2899</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ab41228160cef09c2e28336397837f1aa"> 2900</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ac968ccc565fb60a6205585e2caaa9d23"> 2901</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a50af1a54df2bbf29aeaa8b67b0b5ff64"> 2902</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#abdef59db9fce99528b1847c814b5d0c5"> 2903</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a1e509ca3979c9ed378c2f7905440db5d"> 2904</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ad870c0089f8278bfe3556a57eeacfb58"> 2905</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a0425053239d39f605235fee0ce7bfb9d"> 2906</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#aefbcf288f84948ef263f94a83b13a0f2"> 2907</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a13444c3b57223a07c103244d1dc581d3"> 2908</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#aeb79690da6a10559ce547f97ced7c237"> 2909</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ac8e43d8f7e0514f18dbb16b321b85de4"> 2910</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a92303f8a630a17be0a8ee45ee08385f1"> 2911</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a4249a51fd6b2c47d4b61a14d55abf275"> 2912</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a60c13871f802437effd1a56e7b925ace"> 2913</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#aa07d53139a4aecedff01a11395b1115d"> 2914</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#af28ec6704cda1270acaf901065ab67cf"> 2915</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ab6793d96554119f243c7583f31b62aa3"> 2916</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a75ffa21cd8eddeed4a6423fe2668c0c6"> 2917</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a28daa37f36001532df59f61e289b1cd9"> 2918</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#a72c8f541071e5b78ef676170b3fe9dcf"> 2919</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ad1de47ebcd1c62d811329e53e2bd34c1"> 2920</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html#ad81488b3ebc5c489934d2b7b29d1747b"> 2921</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;    } B;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;} <a class="code" href="union__hw__aips__pacrd.html">hw_aips_pacrd_t</a>;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRD_ADDR(x)    ((x) + 0x2CU)</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRD(x)         (*(__IO hw_aips_pacrd_t *) HW_AIPS_PACRD_ADDR(x))</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRD_RD(x)      (HW_AIPS_PACRD(x).U)</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRD_WR(x, v)   (HW_AIPS_PACRD(x).U = (v))</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRD_SET(x, v)  (HW_AIPS_PACRD_WR(x, HW_AIPS_PACRD_RD(x) |  (v)))</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRD_CLR(x, v)  (HW_AIPS_PACRD_WR(x, HW_AIPS_PACRD_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRD_TOG(x, v)  (HW_AIPS_PACRD_WR(x, HW_AIPS_PACRD_RD(x) ^  (v)))</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRD bitfields</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_TP7    (0U)          </span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_TP7    (0x00000001U) </span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_TP7    (1U)          </span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP7))</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_TP7) &amp; BM_AIPS_PACRD_TP7)</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP7) = (v))</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_WP7    (1U)          </span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_WP7    (0x00000002U) </span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_WP7    (1U)          </span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP7))</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_WP7) &amp; BM_AIPS_PACRD_WP7)</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP7) = (v))</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_SP7    (2U)          </span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_SP7    (0x00000004U) </span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_SP7    (1U)          </span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP7))</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_SP7) &amp; BM_AIPS_PACRD_SP7)</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP7) = (v))</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_TP6    (4U)          </span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_TP6    (0x00000010U) </span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_TP6    (1U)          </span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP6))</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_TP6) &amp; BM_AIPS_PACRD_TP6)</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP6) = (v))</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_WP6    (5U)          </span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_WP6    (0x00000020U) </span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_WP6    (1U)          </span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP6))</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_WP6) &amp; BM_AIPS_PACRD_WP6)</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP6) = (v))</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_SP6    (6U)          </span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_SP6    (0x00000040U) </span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_SP6    (1U)          </span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP6))</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_SP6) &amp; BM_AIPS_PACRD_SP6)</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP6) = (v))</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_TP5    (8U)          </span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_TP5    (0x00000100U) </span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_TP5    (1U)          </span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP5))</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_TP5) &amp; BM_AIPS_PACRD_TP5)</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP5) = (v))</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_WP5    (9U)          </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_WP5    (0x00000200U) </span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_WP5    (1U)          </span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP5))</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_WP5) &amp; BM_AIPS_PACRD_WP5)</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP5) = (v))</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_SP5    (10U)         </span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_SP5    (0x00000400U) </span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_SP5    (1U)          </span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP5))</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_SP5) &amp; BM_AIPS_PACRD_SP5)</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP5) = (v))</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_TP4    (12U)         </span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_TP4    (0x00001000U) </span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_TP4    (1U)          </span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP4))</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_TP4) &amp; BM_AIPS_PACRD_TP4)</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP4) = (v))</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_WP4    (13U)         </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_WP4    (0x00002000U) </span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_WP4    (1U)          </span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP4))</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_WP4) &amp; BM_AIPS_PACRD_WP4)</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP4) = (v))</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_SP4    (14U)         </span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_SP4    (0x00004000U) </span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_SP4    (1U)          </span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP4))</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_SP4) &amp; BM_AIPS_PACRD_SP4)</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP4) = (v))</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_TP3    (16U)         </span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_TP3    (0x00010000U) </span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_TP3    (1U)          </span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP3))</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_TP3) &amp; BM_AIPS_PACRD_TP3)</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP3) = (v))</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_WP3    (17U)         </span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_WP3    (0x00020000U) </span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_WP3    (1U)          </span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP3))</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_WP3) &amp; BM_AIPS_PACRD_WP3)</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP3) = (v))</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_SP3    (18U)         </span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_SP3    (0x00040000U) </span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_SP3    (1U)          </span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP3))</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_SP3) &amp; BM_AIPS_PACRD_SP3)</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP3) = (v))</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_TP2    (20U)         </span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_TP2    (0x00100000U) </span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_TP2    (1U)          </span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP2))</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_TP2) &amp; BM_AIPS_PACRD_TP2)</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP2) = (v))</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_WP2    (21U)         </span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_WP2    (0x00200000U) </span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_WP2    (1U)          </span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP2))</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_WP2) &amp; BM_AIPS_PACRD_WP2)</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP2) = (v))</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_SP2    (22U)         </span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_SP2    (0x00400000U) </span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_SP2    (1U)          </span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP2))</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_SP2) &amp; BM_AIPS_PACRD_SP2)</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP2) = (v))</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_TP1    (24U)         </span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_TP1    (0x01000000U) </span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_TP1    (1U)          </span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP1))</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_TP1) &amp; BM_AIPS_PACRD_TP1)</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP1) = (v))</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_WP1    (25U)         </span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_WP1    (0x02000000U) </span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_WP1    (1U)          </span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP1))</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_WP1) &amp; BM_AIPS_PACRD_WP1)</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP1) = (v))</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_SP1    (26U)         </span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_SP1    (0x04000000U) </span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_SP1    (1U)          </span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP1))</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_SP1) &amp; BM_AIPS_PACRD_SP1)</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP1) = (v))</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_TP0    (28U)         </span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_TP0    (0x10000000U) </span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_TP0    (1U)          </span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP0))</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_TP0) &amp; BM_AIPS_PACRD_TP0)</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_TP0) = (v))</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_WP0    (29U)         </span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_WP0    (0x20000000U) </span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_WP0    (1U)          </span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP0))</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_WP0) &amp; BM_AIPS_PACRD_WP0)</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_WP0) = (v))</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRD_SP0    (30U)         </span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRD_SP0    (0x40000000U) </span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRD_SP0    (1U)          </span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRD_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP0))</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRD_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRD_SP0) &amp; BM_AIPS_PACRD_SP0)</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRD_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRD_ADDR(x), BP_AIPS_PACRD_SP0) = (v))</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment"> * HW_AIPS_PACRE - Peripheral Access Control Register</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;</div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="union__hw__aips__pacre.html"> 3604</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacre.html">_hw_aips_pacre</a></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;{</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;    uint32_t U;</div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html"> 3607</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html">_hw_aips_pacre_bitfields</a></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;    {</div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ab2b5161982619b3ea9bb691223d0d851"> 3609</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#aea62bfbf628ba28d86dc538a625fd5c9"> 3610</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#aa2783654d080ee06bf51ba24a8b8d7e0"> 3611</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a55627b03a5149af75072b058673a6cf6"> 3612</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ada34a5606ebfb087716454a140296bb3"> 3613</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ac2ba9fbf7f2f93d1990af729df8fa366"> 3614</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ab98fd928138c241d20846bd9ddf628e2"> 3615</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#afcdbf9366961cf62617ba1f564aa1eb0"> 3616</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a8447368822e5f4ac02166131dad35052"> 3617</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a376989a85326626aff2d483895ea8294"> 3618</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#abb286e4df34e350daf969891a4b445eb"> 3619</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ab3f8a08c9d289c9fdd6d99e6ef1eb361"> 3620</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a02cbee7ebaf633897d1cc73660155c18"> 3621</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ad2092d3d0215d67d963d1e538a98f7ec"> 3622</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a1e133a72dc07b22c9d393ec5075ec2ea"> 3623</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a90470b8ef347e7c3d44675e1b212bf5a"> 3624</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a3513120b22ef79f492e762a2d50dc376"> 3625</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ade6c2b2049e03660661e3d1ce0646eb8"> 3626</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a92a49f7731c3ce713d7080aff4d30757"> 3627</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a80db92f27a17abb3c39215d1362f8250"> 3628</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ad308f456e3d4e13d606688ef23a44bb4"> 3629</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#aa7e12d647364f93339d3a18aadf135fc"> 3630</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a008e08137910be67f9bb093f22b1d540"> 3631</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ac22192cb55f4c389e0b3dd6a6864578d"> 3632</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#adfaabbe05a84b395ac76fa2ecc0d4b5f"> 3633</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#ac31ea8522b8ed3173a413dae43f976f5"> 3634</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a3c78bed8cb0c33272dd40d862fd39114"> 3635</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#aff85c8f7774fe59a9b0e19575ffa8c39"> 3636</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a118ac9c4d20fb1afb9f687c1cdbb2233"> 3637</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#af6687cdb29e52dd8149f62719970f676"> 3638</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a7cb169f8ca243acff137529f994ecebb"> 3639</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html#a26e1dfe6f54c5da1d99cd93806224564"> 3640</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;    } B;</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;} <a class="code" href="union__hw__aips__pacre.html">hw_aips_pacre_t</a>;</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRE_ADDR(x)    ((x) + 0x40U)</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRE(x)         (*(__IO hw_aips_pacre_t *) HW_AIPS_PACRE_ADDR(x))</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRE_RD(x)      (HW_AIPS_PACRE(x).U)</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRE_WR(x, v)   (HW_AIPS_PACRE(x).U = (v))</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRE_SET(x, v)  (HW_AIPS_PACRE_WR(x, HW_AIPS_PACRE_RD(x) |  (v)))</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRE_CLR(x, v)  (HW_AIPS_PACRE_WR(x, HW_AIPS_PACRE_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRE_TOG(x, v)  (HW_AIPS_PACRE_WR(x, HW_AIPS_PACRE_RD(x) ^  (v)))</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRE bitfields</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_TP7    (0U)          </span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_TP7    (0x00000001U) </span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_TP7    (1U)          </span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP7))</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_TP7) &amp; BM_AIPS_PACRE_TP7)</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP7) = (v))</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_WP7    (1U)          </span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_WP7    (0x00000002U) </span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_WP7    (1U)          </span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP7))</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_WP7) &amp; BM_AIPS_PACRE_WP7)</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP7) = (v))</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_SP7    (2U)          </span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_SP7    (0x00000004U) </span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_SP7    (1U)          </span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP7))</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_SP7) &amp; BM_AIPS_PACRE_SP7)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP7) = (v))</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_TP6    (4U)          </span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_TP6    (0x00000010U) </span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_TP6    (1U)          </span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP6))</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_TP6) &amp; BM_AIPS_PACRE_TP6)</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP6) = (v))</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_WP6    (5U)          </span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_WP6    (0x00000020U) </span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_WP6    (1U)          </span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP6))</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_WP6) &amp; BM_AIPS_PACRE_WP6)</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP6) = (v))</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_SP6    (6U)          </span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_SP6    (0x00000040U) </span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_SP6    (1U)          </span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP6))</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_SP6) &amp; BM_AIPS_PACRE_SP6)</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP6) = (v))</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_TP5    (8U)          </span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_TP5    (0x00000100U) </span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_TP5    (1U)          </span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP5))</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_TP5) &amp; BM_AIPS_PACRE_TP5)</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP5) = (v))</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_WP5    (9U)          </span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_WP5    (0x00000200U) </span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_WP5    (1U)          </span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP5))</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_WP5) &amp; BM_AIPS_PACRE_WP5)</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP5) = (v))</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_SP5    (10U)         </span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_SP5    (0x00000400U) </span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_SP5    (1U)          </span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP5))</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_SP5) &amp; BM_AIPS_PACRE_SP5)</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP5) = (v))</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_TP4    (12U)         </span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_TP4    (0x00001000U) </span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_TP4    (1U)          </span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP4))</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_TP4) &amp; BM_AIPS_PACRE_TP4)</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP4) = (v))</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_WP4    (13U)         </span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_WP4    (0x00002000U) </span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_WP4    (1U)          </span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP4))</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_WP4) &amp; BM_AIPS_PACRE_WP4)</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP4) = (v))</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_SP4    (14U)         </span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_SP4    (0x00004000U) </span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_SP4    (1U)          </span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP4))</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_SP4) &amp; BM_AIPS_PACRE_SP4)</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP4) = (v))</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_TP3    (16U)         </span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_TP3    (0x00010000U) </span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_TP3    (1U)          </span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP3))</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_TP3) &amp; BM_AIPS_PACRE_TP3)</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP3) = (v))</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_WP3    (17U)         </span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_WP3    (0x00020000U) </span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_WP3    (1U)          </span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP3))</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_WP3) &amp; BM_AIPS_PACRE_WP3)</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP3) = (v))</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_SP3    (18U)         </span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_SP3    (0x00040000U) </span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_SP3    (1U)          </span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP3))</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_SP3) &amp; BM_AIPS_PACRE_SP3)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP3) = (v))</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_TP2    (20U)         </span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_TP2    (0x00100000U) </span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_TP2    (1U)          </span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP2))</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_TP2) &amp; BM_AIPS_PACRE_TP2)</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP2) = (v))</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_WP2    (21U)         </span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_WP2    (0x00200000U) </span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_WP2    (1U)          </span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP2))</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_WP2) &amp; BM_AIPS_PACRE_WP2)</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP2) = (v))</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_SP2    (22U)         </span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_SP2    (0x00400000U) </span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_SP2    (1U)          </span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP2))</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_SP2) &amp; BM_AIPS_PACRE_SP2)</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP2) = (v))</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_TP1    (24U)         </span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_TP1    (0x01000000U) </span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_TP1    (1U)          </span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP1))</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_TP1) &amp; BM_AIPS_PACRE_TP1)</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP1) = (v))</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_WP1    (25U)         </span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_WP1    (0x02000000U) </span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_WP1    (1U)          </span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP1))</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_WP1) &amp; BM_AIPS_PACRE_WP1)</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP1) = (v))</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_SP1    (26U)         </span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_SP1    (0x04000000U) </span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_SP1    (1U)          </span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP1))</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_SP1) &amp; BM_AIPS_PACRE_SP1)</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP1) = (v))</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_TP0    (28U)         </span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_TP0    (0x10000000U) </span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_TP0    (1U)          </span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP0))</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_TP0) &amp; BM_AIPS_PACRE_TP0)</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_TP0) = (v))</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_WP0    (29U)         </span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_WP0    (0x20000000U) </span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_WP0    (1U)          </span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP0))</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_WP0) &amp; BM_AIPS_PACRE_WP0)</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_WP0) = (v))</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRE_SP0    (30U)         </span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRE_SP0    (0x40000000U) </span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRE_SP0    (1U)          </span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRE_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP0))</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRE_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRE_SP0) &amp; BM_AIPS_PACRE_SP0)</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRE_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRE_ADDR(x), BP_AIPS_PACRE_SP0) = (v))</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment"> * HW_AIPS_PACRF - Peripheral Access Control Register</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;</div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrf.html"> 4323</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrf.html">_hw_aips_pacrf</a></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;{</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;    uint32_t U;</div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html"> 4326</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html">_hw_aips_pacrf_bitfields</a></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;    {</div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a47cb387230d68fb4e9cd02d81affe026"> 4328</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a12d723740340c5c99d585a01b0592095"> 4329</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a267d454cb09704d5046612ae78080a90"> 4330</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a80a3674d6c99ebf2a2c918364d848f6a"> 4331</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a506334a981b4f09ee5c7d0f5f6681d18"> 4332</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a19b92b5d441733fdeb36f6608522c667"> 4333</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a64661aaaa8f2f9cff58a7a1a227f4739"> 4334</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#aac96960c5f68531f517875bfd0ba0140"> 4335</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#aa7f9779712ac023e796b5a81eee5eed5"> 4336</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a37080187c584c1ad53525118480bb6c8"> 4337</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a2a78d827ae949ce9b02565fa93c12b84"> 4338</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#ac286a3a4f11fd772e9dff2b3c1afe194"> 4339</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a3a0104fe1140287304ed9415626d333c"> 4340</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#af770c91f78ed4557a37e99bfb927a8f6"> 4341</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a75a2f3559d80a6e4089bb70fd55c1cea"> 4342</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a7087774d64007e369fac541a3bcf9652"> 4343</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a5396fc49e57d22de239f33329028c356"> 4344</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a4cbf216448d68674248b34c21cb1a37e"> 4345</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#ace00899942ac4cc2b6b7b46906514a05"> 4346</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a14b0b44b811ab42131c20a28c896a075"> 4347</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a6f9866532efa0ab795b5509a917b4f35"> 4348</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a15b54dfb0870633eb1738e07ebe4243f"> 4349</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#aaa850bf3dcea250414378b285f511ff9"> 4350</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a8e4dc5a1fcc6fdc60a4b056ba2a25681"> 4351</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a36985ea1ff271370956b0666d64f8b2a"> 4352</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#aa568c2793098174529feb2ab5de81d31"> 4353</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a088b16d73aa1e88cea02ea51ac135399"> 4354</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a72d82ccb708f90f09721ff8e4bf9d28f"> 4355</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#ad54a165fb44af28189108328c86cf498"> 4356</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#aad90e31b136f5f58563f6dc7786c1331"> 4357</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#a828d752554263ff1da6efd81bddf9e40"> 4358</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html#ac823c1f234dcbbf195fe9b632aa9f00c"> 4359</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;    } B;</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;} <a class="code" href="union__hw__aips__pacrf.html">hw_aips_pacrf_t</a>;</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRF_ADDR(x)    ((x) + 0x44U)</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRF(x)         (*(__IO hw_aips_pacrf_t *) HW_AIPS_PACRF_ADDR(x))</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRF_RD(x)      (HW_AIPS_PACRF(x).U)</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRF_WR(x, v)   (HW_AIPS_PACRF(x).U = (v))</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRF_SET(x, v)  (HW_AIPS_PACRF_WR(x, HW_AIPS_PACRF_RD(x) |  (v)))</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRF_CLR(x, v)  (HW_AIPS_PACRF_WR(x, HW_AIPS_PACRF_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRF_TOG(x, v)  (HW_AIPS_PACRF_WR(x, HW_AIPS_PACRF_RD(x) ^  (v)))</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRF bitfields</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_TP7    (0U)          </span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_TP7    (0x00000001U) </span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_TP7    (1U)          </span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP7))</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_TP7) &amp; BM_AIPS_PACRF_TP7)</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP7) = (v))</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_WP7    (1U)          </span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_WP7    (0x00000002U) </span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_WP7    (1U)          </span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP7))</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_WP7) &amp; BM_AIPS_PACRF_WP7)</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP7) = (v))</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_SP7    (2U)          </span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_SP7    (0x00000004U) </span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_SP7    (1U)          </span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP7))</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;</div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_SP7) &amp; BM_AIPS_PACRF_SP7)</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP7) = (v))</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_TP6    (4U)          </span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_TP6    (0x00000010U) </span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_TP6    (1U)          </span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP6))</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_TP6) &amp; BM_AIPS_PACRF_TP6)</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP6) = (v))</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_WP6    (5U)          </span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_WP6    (0x00000020U) </span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_WP6    (1U)          </span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP6))</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_WP6) &amp; BM_AIPS_PACRF_WP6)</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP6) = (v))</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_SP6    (6U)          </span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_SP6    (0x00000040U) </span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_SP6    (1U)          </span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP6))</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_SP6) &amp; BM_AIPS_PACRF_SP6)</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP6) = (v))</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_TP5    (8U)          </span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_TP5    (0x00000100U) </span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_TP5    (1U)          </span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP5))</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_TP5) &amp; BM_AIPS_PACRF_TP5)</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP5) = (v))</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_WP5    (9U)          </span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_WP5    (0x00000200U) </span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_WP5    (1U)          </span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP5))</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_WP5) &amp; BM_AIPS_PACRF_WP5)</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP5) = (v))</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;</div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_SP5    (10U)         </span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_SP5    (0x00000400U) </span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_SP5    (1U)          </span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP5))</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_SP5) &amp; BM_AIPS_PACRF_SP5)</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP5) = (v))</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_TP4    (12U)         </span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_TP4    (0x00001000U) </span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_TP4    (1U)          </span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP4))</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;</div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_TP4) &amp; BM_AIPS_PACRF_TP4)</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP4) = (v))</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_WP4    (13U)         </span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_WP4    (0x00002000U) </span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_WP4    (1U)          </span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP4))</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_WP4) &amp; BM_AIPS_PACRF_WP4)</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP4) = (v))</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_SP4    (14U)         </span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_SP4    (0x00004000U) </span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_SP4    (1U)          </span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP4))</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_SP4) &amp; BM_AIPS_PACRF_SP4)</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP4) = (v))</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_TP3    (16U)         </span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_TP3    (0x00010000U) </span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_TP3    (1U)          </span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP3))</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_TP3) &amp; BM_AIPS_PACRF_TP3)</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;</div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP3) = (v))</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_WP3    (17U)         </span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_WP3    (0x00020000U) </span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_WP3    (1U)          </span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP3))</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_WP3) &amp; BM_AIPS_PACRF_WP3)</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP3) = (v))</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_SP3    (18U)         </span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_SP3    (0x00040000U) </span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_SP3    (1U)          </span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP3))</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_SP3) &amp; BM_AIPS_PACRF_SP3)</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP3) = (v))</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_TP2    (20U)         </span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_TP2    (0x00100000U) </span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_TP2    (1U)          </span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP2))</span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_TP2) &amp; BM_AIPS_PACRF_TP2)</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;</div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP2) = (v))</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_WP2    (21U)         </span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_WP2    (0x00200000U) </span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_WP2    (1U)          </span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP2))</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_WP2) &amp; BM_AIPS_PACRF_WP2)</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;</div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP2) = (v))</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_SP2    (22U)         </span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_SP2    (0x00400000U) </span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_SP2    (1U)          </span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP2))</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_SP2) &amp; BM_AIPS_PACRF_SP2)</span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP2) = (v))</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_TP1    (24U)         </span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_TP1    (0x01000000U) </span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_TP1    (1U)          </span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP1))</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_TP1) &amp; BM_AIPS_PACRF_TP1)</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;</div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP1) = (v))</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;</div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_WP1    (25U)         </span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_WP1    (0x02000000U) </span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_WP1    (1U)          </span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP1))</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;</div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_WP1) &amp; BM_AIPS_PACRF_WP1)</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP1) = (v))</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;</div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_SP1    (26U)         </span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_SP1    (0x04000000U) </span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_SP1    (1U)          </span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP1))</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;</div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_SP1) &amp; BM_AIPS_PACRF_SP1)</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP1) = (v))</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_TP0    (28U)         </span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_TP0    (0x10000000U) </span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_TP0    (1U)          </span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP0))</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;</div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_TP0) &amp; BM_AIPS_PACRF_TP0)</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_TP0) = (v))</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_WP0    (29U)         </span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_WP0    (0x20000000U) </span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_WP0    (1U)          </span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP0))</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_WP0) &amp; BM_AIPS_PACRF_WP0)</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;</div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_WP0) = (v))</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;</div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRF_SP0    (30U)         </span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRF_SP0    (0x40000000U) </span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRF_SP0    (1U)          </span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRF_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP0))</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;</div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRF_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRF_SP0) &amp; BM_AIPS_PACRF_SP0)</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRF_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRF_ADDR(x), BP_AIPS_PACRF_SP0) = (v))</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment"> * HW_AIPS_PACRG - Peripheral Access Control Register</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;</div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrg.html"> 5042</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrg.html">_hw_aips_pacrg</a></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;{</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;    uint32_t U;</div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html"> 5045</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html">_hw_aips_pacrg_bitfields</a></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;    {</div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a0fcefa0a0a25d14f9eee38cadc12fdfc"> 5047</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#aa2005fd965a7b5c4d25737e1392c814c"> 5048</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#aff4fff359e8060ae231df1deb63b0d31"> 5049</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#abbd851229f92b400091f0e1df258aa66"> 5050</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a160c4e1f164f4bbd63070736747c5626"> 5051</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a36d3927144e519a395995a70dad40d86"> 5052</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a8738c1503a9e41e27315432e0bd9a65f"> 5053</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#adef76d611d55c4e18d0bbe8e545c914d"> 5054</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a6c3a2bb88651b3b66a06f759fc79336c"> 5055</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#abd9555b3dad940dcfb19658af45c986a"> 5056</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a4c6ca7a888b0ae46d5b536625b340314"> 5057</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#aecfd7c41c7ce463a4f15ee3d3a72026c"> 5058</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#ae42bbfe259edaff4540cd1602d5b24e8"> 5059</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a25900c10bbf59e75d55a2bcb6032ba79"> 5060</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#ab2714cf628d16bc98324b59e32f4c6a9"> 5061</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#ab7fcd293cca81508113c0dd6cc537054"> 5062</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a8f86e3f2130ec2de9914982fbe3d29d0"> 5063</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#abcf19e2105fc12744020c286dae439ea"> 5064</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#adaf4c6b205604e0f37895404ede3d8ec"> 5065</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a88acdfc609dc596a03960e0f1886744a"> 5066</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#ae4f6243207bcd3250a53f2d29c440d9b"> 5067</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a3605c8c33b446b0032cb19b8aff02baf"> 5068</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#ac7479b428c95fe2231e84d4105cb5657"> 5069</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a13b3b9bbc5c4a8995c3a37dd28db734a"> 5070</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a44d720fb78973f3e902732795c376f39"> 5071</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a66c535551fa7e545da88c2e570dde29b"> 5072</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a2292701f19ea49fd3e34f44c1ebf2637"> 5073</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#ad2cb9ef99136cad4dddaa0843d296fb8"> 5074</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a19d567b38ec7fccf37e2de84e4b0fb13"> 5075</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a93c8fbc5d7c5cfc35c1dccaae070d864"> 5076</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a716f2155a143974fbabf88685288269e"> 5077</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html#a5e785248f9fcacf3644f95e32e9f29c5"> 5078</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;    } B;</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;} <a class="code" href="union__hw__aips__pacrg.html">hw_aips_pacrg_t</a>;</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRG_ADDR(x)    ((x) + 0x48U)</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRG(x)         (*(__IO hw_aips_pacrg_t *) HW_AIPS_PACRG_ADDR(x))</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRG_RD(x)      (HW_AIPS_PACRG(x).U)</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRG_WR(x, v)   (HW_AIPS_PACRG(x).U = (v))</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRG_SET(x, v)  (HW_AIPS_PACRG_WR(x, HW_AIPS_PACRG_RD(x) |  (v)))</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRG_CLR(x, v)  (HW_AIPS_PACRG_WR(x, HW_AIPS_PACRG_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRG_TOG(x, v)  (HW_AIPS_PACRG_WR(x, HW_AIPS_PACRG_RD(x) ^  (v)))</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRG bitfields</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;</div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_TP7    (0U)          </span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_TP7    (0x00000001U) </span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_TP7    (1U)          </span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP7))</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;</div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_TP7) &amp; BM_AIPS_PACRG_TP7)</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP7) = (v))</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_WP7    (1U)          </span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_WP7    (0x00000002U) </span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_WP7    (1U)          </span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP7))</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_WP7) &amp; BM_AIPS_PACRG_WP7)</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP7) = (v))</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;</div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_SP7    (2U)          </span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_SP7    (0x00000004U) </span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_SP7    (1U)          </span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP7))</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_SP7) &amp; BM_AIPS_PACRG_SP7)</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;</div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP7) = (v))</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;</div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_TP6    (4U)          </span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_TP6    (0x00000010U) </span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_TP6    (1U)          </span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP6))</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_TP6) &amp; BM_AIPS_PACRG_TP6)</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP6) = (v))</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_WP6    (5U)          </span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_WP6    (0x00000020U) </span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_WP6    (1U)          </span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP6))</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;</div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_WP6) &amp; BM_AIPS_PACRG_WP6)</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP6) = (v))</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_SP6    (6U)          </span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_SP6    (0x00000040U) </span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_SP6    (1U)          </span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP6))</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_SP6) &amp; BM_AIPS_PACRG_SP6)</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;</div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP6) = (v))</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_TP5    (8U)          </span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_TP5    (0x00000100U) </span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_TP5    (1U)          </span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP5))</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;</div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_TP5) &amp; BM_AIPS_PACRG_TP5)</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP5) = (v))</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_WP5    (9U)          </span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_WP5    (0x00000200U) </span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_WP5    (1U)          </span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP5))</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_WP5) &amp; BM_AIPS_PACRG_WP5)</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;</div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP5) = (v))</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;</div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_SP5    (10U)         </span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_SP5    (0x00000400U) </span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_SP5    (1U)          </span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP5))</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;</div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_SP5) &amp; BM_AIPS_PACRG_SP5)</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;</div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP5) = (v))</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;</div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_TP4    (12U)         </span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_TP4    (0x00001000U) </span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_TP4    (1U)          </span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP4))</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_TP4) &amp; BM_AIPS_PACRG_TP4)</span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP4) = (v))</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_WP4    (13U)         </span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_WP4    (0x00002000U) </span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_WP4    (1U)          </span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP4))</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;</div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_WP4) &amp; BM_AIPS_PACRG_WP4)</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;</div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP4) = (v))</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;</div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_SP4    (14U)         </span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_SP4    (0x00004000U) </span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_SP4    (1U)          </span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP4))</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;</div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_SP4) &amp; BM_AIPS_PACRG_SP4)</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;</div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP4) = (v))</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;</div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_TP3    (16U)         </span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_TP3    (0x00010000U) </span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_TP3    (1U)          </span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP3))</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;</div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_TP3) &amp; BM_AIPS_PACRG_TP3)</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP3) = (v))</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;</div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_WP3    (17U)         </span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_WP3    (0x00020000U) </span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_WP3    (1U)          </span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP3))</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;</div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_WP3) &amp; BM_AIPS_PACRG_WP3)</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;</div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP3) = (v))</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_SP3    (18U)         </span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_SP3    (0x00040000U) </span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_SP3    (1U)          </span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP3))</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;</div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_SP3) &amp; BM_AIPS_PACRG_SP3)</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;</div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP3) = (v))</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;</div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_TP2    (20U)         </span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_TP2    (0x00100000U) </span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_TP2    (1U)          </span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP2))</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_TP2) &amp; BM_AIPS_PACRG_TP2)</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP2) = (v))</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;</div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_WP2    (21U)         </span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_WP2    (0x00200000U) </span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_WP2    (1U)          </span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP2))</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;</div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_WP2) &amp; BM_AIPS_PACRG_WP2)</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;</div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP2) = (v))</span></div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;</div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_SP2    (22U)         </span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_SP2    (0x00400000U) </span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_SP2    (1U)          </span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP2))</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;</div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_SP2) &amp; BM_AIPS_PACRG_SP2)</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;</div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP2) = (v))</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_TP1    (24U)         </span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_TP1    (0x01000000U) </span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_TP1    (1U)          </span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP1))</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_TP1) &amp; BM_AIPS_PACRG_TP1)</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP1) = (v))</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;</div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_WP1    (25U)         </span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_WP1    (0x02000000U) </span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_WP1    (1U)          </span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP1))</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;</div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_WP1) &amp; BM_AIPS_PACRG_WP1)</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP1) = (v))</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;</div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_SP1    (26U)         </span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_SP1    (0x04000000U) </span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_SP1    (1U)          </span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP1))</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;</div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_SP1) &amp; BM_AIPS_PACRG_SP1)</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;</div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP1) = (v))</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;</div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_TP0    (28U)         </span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_TP0    (0x10000000U) </span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_TP0    (1U)          </span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP0))</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;</div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_TP0) &amp; BM_AIPS_PACRG_TP0)</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_TP0) = (v))</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;</div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_WP0    (29U)         </span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_WP0    (0x20000000U) </span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_WP0    (1U)          </span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP0))</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;</div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_WP0) &amp; BM_AIPS_PACRG_WP0)</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_WP0) = (v))</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRG_SP0    (30U)         </span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRG_SP0    (0x40000000U) </span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRG_SP0    (1U)          </span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRG_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP0))</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;</div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRG_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRG_SP0) &amp; BM_AIPS_PACRG_SP0)</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRG_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRG_ADDR(x), BP_AIPS_PACRG_SP0) = (v))</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;</div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="comment"> * HW_AIPS_PACRH - Peripheral Access Control Register</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;</div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrh.html"> 5761</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrh.html">_hw_aips_pacrh</a></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;{</div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;    uint32_t U;</div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html"> 5764</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html">_hw_aips_pacrh_bitfields</a></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;    {</div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a95bbc59914d5cbf11fb30f6508d361f6"> 5766</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a1c41ed2030f1bb671aae0614d100864f"> 5767</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#ad2176c1aa092715b5ead1c31235caba6"> 5768</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#af7fa79a0584de951f2fa64b9953a5757"> 5769</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#aad828e59e24601e012071b9eff045710"> 5770</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#afc19c52ddc384e1b8c6292630ebfe15f"> 5771</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a45181b0c8e4655bdc8770e369820bae9"> 5772</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#adcf3ce15c7141578b68541541f45f16c"> 5773</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a220c25029996936b52e66235bf265be2"> 5774</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a5e00c644de142f490763c903d9cd83be"> 5775</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#ae5bca2e51b235d168b3a2ba4f6d789ef"> 5776</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a8209f5ed4d3a2f28668211faaa13599e"> 5777</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a38955072394e8b1e49128bb238cf806e"> 5778</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a565ef26ff3e6c8450f9f92db15b4c4e8"> 5779</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#ad56bbda662edcf5801f3882a38749c48"> 5780</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#ac910adea66ce7a4d2910acb2c6e941fa"> 5781</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a441049fcdd557adc7ab6f4e87c4198d4"> 5782</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#af929af44a768669d7c759ad4706d418a"> 5783</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#aced1b2ddeccee46290a1e1027fa896b6"> 5784</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#ad604a818e9e84efba2bc9897ed2214f8"> 5785</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#aaadf3ec3bd15043a20160965f8545142"> 5786</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#afdce9e7e851693fb96de6100e430de9a"> 5787</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a57620b6549f51b035ebf188c1c86a9ea"> 5788</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a2c48eeb139140584b91d81990be018bd"> 5789</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a27f9047f1699f7bef0693cf5483cec6c"> 5790</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a5f40aac855273e39c4914f15805c755b"> 5791</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#acea05c0ce2b1be293a00f490ca95f79b"> 5792</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a71ced7e7d81cb4913e2b10efbf4bae70"> 5793</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a49bd5656697941dd7d8c68669e77c56f"> 5794</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#ae630ce8957aebca19118558d35e3ab7d"> 5795</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#a2e347e6145c3adb6dd0b282cf7b4b4d3"> 5796</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html#aee3f60eda409fb13e70a9bf48c2a0b96"> 5797</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;    } B;</div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;} <a class="code" href="union__hw__aips__pacrh.html">hw_aips_pacrh_t</a>;</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRH_ADDR(x)    ((x) + 0x4CU)</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;</div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRH(x)         (*(__IO hw_aips_pacrh_t *) HW_AIPS_PACRH_ADDR(x))</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRH_RD(x)      (HW_AIPS_PACRH(x).U)</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRH_WR(x, v)   (HW_AIPS_PACRH(x).U = (v))</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRH_SET(x, v)  (HW_AIPS_PACRH_WR(x, HW_AIPS_PACRH_RD(x) |  (v)))</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRH_CLR(x, v)  (HW_AIPS_PACRH_WR(x, HW_AIPS_PACRH_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRH_TOG(x, v)  (HW_AIPS_PACRH_WR(x, HW_AIPS_PACRH_RD(x) ^  (v)))</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;</div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRH bitfields</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_TP7    (0U)          </span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_TP7    (0x00000001U) </span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_TP7    (1U)          </span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP7))</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;</div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_TP7) &amp; BM_AIPS_PACRH_TP7)</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;</div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP7) = (v))</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;</div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_WP7    (1U)          </span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_WP7    (0x00000002U) </span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_WP7    (1U)          </span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP7))</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;</div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_WP7) &amp; BM_AIPS_PACRH_WP7)</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;</div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP7) = (v))</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;</div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_SP7    (2U)          </span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_SP7    (0x00000004U) </span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_SP7    (1U)          </span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP7))</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;</div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_SP7) &amp; BM_AIPS_PACRH_SP7)</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP7) = (v))</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;</div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_TP6    (4U)          </span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_TP6    (0x00000010U) </span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_TP6    (1U)          </span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP6))</span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_TP6) &amp; BM_AIPS_PACRH_TP6)</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;</div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP6) = (v))</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_WP6    (5U)          </span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_WP6    (0x00000020U) </span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_WP6    (1U)          </span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP6))</span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;</div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_WP6) &amp; BM_AIPS_PACRH_WP6)</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;</div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP6) = (v))</span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;</div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_SP6    (6U)          </span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_SP6    (0x00000040U) </span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_SP6    (1U)          </span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP6))</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_SP6) &amp; BM_AIPS_PACRH_SP6)</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP6) = (v))</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;</div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_TP5    (8U)          </span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_TP5    (0x00000100U) </span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_TP5    (1U)          </span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP5))</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;</div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_TP5) &amp; BM_AIPS_PACRH_TP5)</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;</div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP5) = (v))</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;</div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_WP5    (9U)          </span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_WP5    (0x00000200U) </span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_WP5    (1U)          </span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP5))</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;</div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_WP5) &amp; BM_AIPS_PACRH_WP5)</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;</div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP5) = (v))</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;</div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_SP5    (10U)         </span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_SP5    (0x00000400U) </span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_SP5    (1U)          </span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP5))</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;</div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_SP5) &amp; BM_AIPS_PACRH_SP5)</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;</div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP5) = (v))</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;</div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_TP4    (12U)         </span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_TP4    (0x00001000U) </span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_TP4    (1U)          </span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP4))</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;</div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_TP4) &amp; BM_AIPS_PACRH_TP4)</span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP4) = (v))</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_WP4    (13U)         </span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_WP4    (0x00002000U) </span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_WP4    (1U)          </span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP4))</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_WP4) &amp; BM_AIPS_PACRH_WP4)</span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;</div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP4) = (v))</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;</div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_SP4    (14U)         </span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_SP4    (0x00004000U) </span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_SP4    (1U)          </span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP4))</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;</div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_SP4) &amp; BM_AIPS_PACRH_SP4)</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;</div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP4) = (v))</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;</div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_TP3    (16U)         </span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_TP3    (0x00010000U) </span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_TP3    (1U)          </span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP3))</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_TP3) &amp; BM_AIPS_PACRH_TP3)</span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;</div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP3) = (v))</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;</div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_WP3    (17U)         </span></div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_WP3    (0x00020000U) </span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_WP3    (1U)          </span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP3))</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;</div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_WP3) &amp; BM_AIPS_PACRH_WP3)</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;</div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP3) = (v))</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;</div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_SP3    (18U)         </span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_SP3    (0x00040000U) </span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_SP3    (1U)          </span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP3))</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;</div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_SP3) &amp; BM_AIPS_PACRH_SP3)</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;</div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP3) = (v))</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;</div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_TP2    (20U)         </span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_TP2    (0x00100000U) </span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_TP2    (1U)          </span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP2))</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;</div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_TP2) &amp; BM_AIPS_PACRH_TP2)</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP2) = (v))</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;</div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_WP2    (21U)         </span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_WP2    (0x00200000U) </span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_WP2    (1U)          </span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP2))</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_WP2) &amp; BM_AIPS_PACRH_WP2)</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;</div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP2) = (v))</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;</div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_SP2    (22U)         </span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_SP2    (0x00400000U) </span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_SP2    (1U)          </span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP2))</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;</div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_SP2) &amp; BM_AIPS_PACRH_SP2)</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;</div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP2) = (v))</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;</div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_TP1    (24U)         </span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_TP1    (0x01000000U) </span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_TP1    (1U)          </span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP1))</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;</div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_TP1) &amp; BM_AIPS_PACRH_TP1)</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;</div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP1) = (v))</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_WP1    (25U)         </span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_WP1    (0x02000000U) </span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_WP1    (1U)          </span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP1))</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;</div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_WP1) &amp; BM_AIPS_PACRH_WP1)</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP1) = (v))</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;</div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_SP1    (26U)         </span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_SP1    (0x04000000U) </span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_SP1    (1U)          </span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP1))</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;</div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_SP1) &amp; BM_AIPS_PACRH_SP1)</span></div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;</div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP1) = (v))</span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;</div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_TP0    (28U)         </span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_TP0    (0x10000000U) </span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_TP0    (1U)          </span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP0))</span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_TP0) &amp; BM_AIPS_PACRH_TP0)</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;</div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_TP0) = (v))</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_WP0    (29U)         </span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_WP0    (0x20000000U) </span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_WP0    (1U)          </span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP0))</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;</div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_WP0) &amp; BM_AIPS_PACRH_WP0)</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;</div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_WP0) = (v))</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;</div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRH_SP0    (30U)         </span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRH_SP0    (0x40000000U) </span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRH_SP0    (1U)          </span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRH_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP0))</span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;</div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRH_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRH_SP0) &amp; BM_AIPS_PACRH_SP0)</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;</div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRH_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRH_ADDR(x), BP_AIPS_PACRH_SP0) = (v))</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;</div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="comment"> * HW_AIPS_PACRI - Peripheral Access Control Register</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;</div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="union__hw__aips__pacri.html"> 6480</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacri.html">_hw_aips_pacri</a></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;{</div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;    uint32_t U;</div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html"> 6483</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html">_hw_aips_pacri_bitfields</a></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;    {</div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#af6625d09634392b813504b18722f22c4"> 6485</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a95772accdae6e90c613e82ec62f3bab7"> 6486</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a90b048e464bec4930ae3c9b2062269be"> 6487</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a879cf998d5187eba6ec7ff7175bfb012"> 6488</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a9ce48937541843d71fcc1f725af91409"> 6489</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a9eae195b495c8bd1089ec3eb3ceedae9"> 6490</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#aadb6e95d959e76a92df87ceb7a868b63"> 6491</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#ae6305d2b3b3856edae6de705cd4fd303"> 6492</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a9498e1fc490c4778a34bf8d31713d9d6"> 6493</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#ae3700af6af453b708297fcff9c9b0b53"> 6494</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a196be520131a6a6d5da5953cf73471db"> 6495</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a04b61a967a1399c64ca78adbcf064528"> 6496</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a68b3d2fbddec26028e5d16bb7ef3b261"> 6497</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a0ddf84fc777d1b2309e710cc0e8c83dd"> 6498</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a64ff2e2499edb3a59341466c5338e9c4"> 6499</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#ac5f69c111f91c6b10afbe97b1a05dd0f"> 6500</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a9614802177810a8998c0025a432bd5a6"> 6501</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a865f3d9431e38714453a300f9a6e3ca8"> 6502</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#ade70e7e903f0da2fa53b5908bcdb45db"> 6503</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a3fe11817ce4416a8a11d7f31e867d4e8"> 6504</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#ac28e041dec0e8a1e7effdd88489c255a"> 6505</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a4aed486d1ee1674098c1a9d47a1fd311"> 6506</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a4a1b5898a2edce59ee2595256f9ad634"> 6507</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a265fb13cae3d6dd1d83347282ca61a37"> 6508</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a2210e4833839370bb5632cab767bb284"> 6509</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#ab409d6ffd3c82d4de1a87788df53c4ee"> 6510</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a7bd7244a0a62116f63c72c833d63a17d"> 6511</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a9ffd375f7bacd25146ca70eb1fa570ee"> 6512</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a30209f29c7225af8d395cc417809436e"> 6513</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#a488c5acde389a64f9e4dc4214d853032"> 6514</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#ac538b34d03557b1cb7a24f00e3ebe1b7"> 6515</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html#adc00fdaf0d7a0d04499e69aea8094ce1"> 6516</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;    } B;</div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;} <a class="code" href="union__hw__aips__pacri.html">hw_aips_pacri_t</a>;</div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;</div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRI_ADDR(x)    ((x) + 0x50U)</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;</div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRI(x)         (*(__IO hw_aips_pacri_t *) HW_AIPS_PACRI_ADDR(x))</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRI_RD(x)      (HW_AIPS_PACRI(x).U)</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRI_WR(x, v)   (HW_AIPS_PACRI(x).U = (v))</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRI_SET(x, v)  (HW_AIPS_PACRI_WR(x, HW_AIPS_PACRI_RD(x) |  (v)))</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRI_CLR(x, v)  (HW_AIPS_PACRI_WR(x, HW_AIPS_PACRI_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRI_TOG(x, v)  (HW_AIPS_PACRI_WR(x, HW_AIPS_PACRI_RD(x) ^  (v)))</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;</div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRI bitfields</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;</div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_TP7    (0U)          </span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_TP7    (0x00000001U) </span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_TP7    (1U)          </span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP7))</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;</div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_TP7) &amp; BM_AIPS_PACRI_TP7)</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;</div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP7) = (v))</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;</div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_WP7    (1U)          </span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_WP7    (0x00000002U) </span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_WP7    (1U)          </span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP7))</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;</div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_WP7) &amp; BM_AIPS_PACRI_WP7)</span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;</div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP7) = (v))</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;</div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_SP7    (2U)          </span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_SP7    (0x00000004U) </span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_SP7    (1U)          </span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP7))</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;</div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_SP7) &amp; BM_AIPS_PACRI_SP7)</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;</div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP7) = (v))</span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;</div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_TP6    (4U)          </span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_TP6    (0x00000010U) </span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_TP6    (1U)          </span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP6))</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;</div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_TP6) &amp; BM_AIPS_PACRI_TP6)</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP6) = (v))</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;</div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_WP6    (5U)          </span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_WP6    (0x00000020U) </span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_WP6    (1U)          </span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP6))</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;</div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_WP6) &amp; BM_AIPS_PACRI_WP6)</span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;</div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP6) = (v))</span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;</div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_SP6    (6U)          </span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_SP6    (0x00000040U) </span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_SP6    (1U)          </span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP6))</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;</div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_SP6) &amp; BM_AIPS_PACRI_SP6)</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;</div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP6) = (v))</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;</div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_TP5    (8U)          </span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_TP5    (0x00000100U) </span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_TP5    (1U)          </span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP5))</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;</div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_TP5) &amp; BM_AIPS_PACRI_TP5)</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;</div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP5) = (v))</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;</div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_WP5    (9U)          </span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_WP5    (0x00000200U) </span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_WP5    (1U)          </span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP5))</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;</div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_WP5) &amp; BM_AIPS_PACRI_WP5)</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;</div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP5) = (v))</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;</div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_SP5    (10U)         </span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_SP5    (0x00000400U) </span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_SP5    (1U)          </span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP5))</span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;</div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_SP5) &amp; BM_AIPS_PACRI_SP5)</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;</div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP5) = (v))</span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;</div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_TP4    (12U)         </span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_TP4    (0x00001000U) </span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_TP4    (1U)          </span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP4))</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;</div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_TP4) &amp; BM_AIPS_PACRI_TP4)</span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;</div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP4) = (v))</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;</div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_WP4    (13U)         </span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_WP4    (0x00002000U) </span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_WP4    (1U)          </span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP4))</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;</div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_WP4) &amp; BM_AIPS_PACRI_WP4)</span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;</div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP4) = (v))</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;</div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_SP4    (14U)         </span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_SP4    (0x00004000U) </span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_SP4    (1U)          </span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP4))</span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;</div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_SP4) &amp; BM_AIPS_PACRI_SP4)</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;</div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP4) = (v))</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;</div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_TP3    (16U)         </span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_TP3    (0x00010000U) </span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_TP3    (1U)          </span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP3))</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;</div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_TP3) &amp; BM_AIPS_PACRI_TP3)</span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;</div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP3) = (v))</span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;</div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_WP3    (17U)         </span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_WP3    (0x00020000U) </span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_WP3    (1U)          </span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP3))</span></div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;</div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_WP3) &amp; BM_AIPS_PACRI_WP3)</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;</div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP3) = (v))</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;</div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_SP3    (18U)         </span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_SP3    (0x00040000U) </span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_SP3    (1U)          </span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP3))</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;</div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_SP3) &amp; BM_AIPS_PACRI_SP3)</span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;</div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP3) = (v))</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;</div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_TP2    (20U)         </span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_TP2    (0x00100000U) </span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_TP2    (1U)          </span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP2))</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;</div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_TP2) &amp; BM_AIPS_PACRI_TP2)</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;</div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP2) = (v))</span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;</div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_WP2    (21U)         </span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_WP2    (0x00200000U) </span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_WP2    (1U)          </span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP2))</span></div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;</div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_WP2) &amp; BM_AIPS_PACRI_WP2)</span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;</div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP2) = (v))</span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;</div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_SP2    (22U)         </span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_SP2    (0x00400000U) </span></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_SP2    (1U)          </span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP2))</span></div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;</div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_SP2) &amp; BM_AIPS_PACRI_SP2)</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;</div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP2) = (v))</span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;</div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_TP1    (24U)         </span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_TP1    (0x01000000U) </span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_TP1    (1U)          </span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP1))</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;</div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_TP1) &amp; BM_AIPS_PACRI_TP1)</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;</div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP1) = (v))</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;</div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_WP1    (25U)         </span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_WP1    (0x02000000U) </span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_WP1    (1U)          </span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP1))</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;</div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_WP1) &amp; BM_AIPS_PACRI_WP1)</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;</div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP1) = (v))</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;</div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_SP1    (26U)         </span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_SP1    (0x04000000U) </span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_SP1    (1U)          </span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP1))</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;</div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_SP1) &amp; BM_AIPS_PACRI_SP1)</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;</div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP1) = (v))</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;</div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_TP0    (28U)         </span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_TP0    (0x10000000U) </span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_TP0    (1U)          </span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP0))</span></div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;</div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_TP0) &amp; BM_AIPS_PACRI_TP0)</span></div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;</div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_TP0) = (v))</span></div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;</div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_WP0    (29U)         </span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_WP0    (0x20000000U) </span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_WP0    (1U)          </span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP0))</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;</div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_WP0) &amp; BM_AIPS_PACRI_WP0)</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;</div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_WP0) = (v))</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;</div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRI_SP0    (30U)         </span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRI_SP0    (0x40000000U) </span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRI_SP0    (1U)          </span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRI_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP0))</span></div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;</div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRI_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRI_SP0) &amp; BM_AIPS_PACRI_SP0)</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;</div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRI_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRI_ADDR(x), BP_AIPS_PACRI_SP0) = (v))</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;</div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="comment"> * HW_AIPS_PACRJ - Peripheral Access Control Register</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;</div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrj.html"> 7199</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrj.html">_hw_aips_pacrj</a></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;{</div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;    uint32_t U;</div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html"> 7202</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html">_hw_aips_pacrj_bitfields</a></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;    {</div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a52f21c7df429089d9c49d8bfb19f82ff"> 7204</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a7b97dc427efa7001a90f9422a392eea6"> 7205</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a34c50d3e0ca68473cf6066f96185616f"> 7206</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a1e35680abe461503ffffa5291c3cfb2d"> 7207</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#abd0a7469b1a0234cf8827da3f0cc6f4f"> 7208</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#ac040da5528d1bb44f90858ba07318e92"> 7209</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a819a889944069a3d24bb42f1b3b955c5"> 7210</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#af5e25dfb4c9dc74bbbf30fb66bdd96b0"> 7211</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a5f7891f4551bd8feef9dadf014d28fb0"> 7212</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a86126fd14b241b44925caa7ef41b45cf"> 7213</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a43d67144e15ce9766eea0e6e31f98fd8"> 7214</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a40c05cb561e9f3d26e7107b7e53c8be6"> 7215</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#aa647cd2f23e3d9d3ef42a9209780ec56"> 7216</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a9837d3425023840f722c7f59b5136219"> 7217</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a987d60ac042418bc7f70631414b16823"> 7218</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#ad1b055769846d2092d2b9909a0484107"> 7219</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a121b23d4a28fb5f42c932b5b62e97e70"> 7220</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a0275809afcaebcd7684839b65633a810"> 7221</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a15c472c72eaa427e7b2a570a566f3e01"> 7222</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a1685dd7b928485e694f7aef2fc316753"> 7223</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a53a9ec912e062807525737ddf0b88d7a"> 7224</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#ad59f8c2eb7858ddb244e1dafdfe92c7a"> 7225</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#acac96f7442ed93fb2984cc1821894b78"> 7226</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#ac2219d124c0653727b4e35890ebdd839"> 7227</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#ac138f8279be730ab47f14949445cc68e"> 7228</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#adf0ddb4717cee375c45e0000afc898b7"> 7229</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#ab9ce1f52734d45dd4835a45a5244318a"> 7230</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a165e866d60edaefecee676ed5af8feea"> 7231</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#ae7f284adcbfa83f63f6be40e54d5415b"> 7232</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#ad1988e94f8099f91229fcfb599454364"> 7233</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#aac1d46e807794647f81f41e83bb60e1a"> 7234</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html#a19fa6619062cc6d233d37fb03484296d"> 7235</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;    } B;</div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;} <a class="code" href="union__hw__aips__pacrj.html">hw_aips_pacrj_t</a>;</div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;</div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRJ_ADDR(x)    ((x) + 0x54U)</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;</div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRJ(x)         (*(__IO hw_aips_pacrj_t *) HW_AIPS_PACRJ_ADDR(x))</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRJ_RD(x)      (HW_AIPS_PACRJ(x).U)</span></div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRJ_WR(x, v)   (HW_AIPS_PACRJ(x).U = (v))</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRJ_SET(x, v)  (HW_AIPS_PACRJ_WR(x, HW_AIPS_PACRJ_RD(x) |  (v)))</span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRJ_CLR(x, v)  (HW_AIPS_PACRJ_WR(x, HW_AIPS_PACRJ_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRJ_TOG(x, v)  (HW_AIPS_PACRJ_WR(x, HW_AIPS_PACRJ_RD(x) ^  (v)))</span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;</div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRJ bitfields</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;</div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_TP7    (0U)          </span></div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_TP7    (0x00000001U) </span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_TP7    (1U)          </span></div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP7))</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;</div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_TP7) &amp; BM_AIPS_PACRJ_TP7)</span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;</div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP7) = (v))</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;</div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_WP7    (1U)          </span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_WP7    (0x00000002U) </span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_WP7    (1U)          </span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP7))</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;</div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_WP7) &amp; BM_AIPS_PACRJ_WP7)</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;</div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP7) = (v))</span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;</div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_SP7    (2U)          </span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_SP7    (0x00000004U) </span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_SP7    (1U)          </span></div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP7))</span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;</div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_SP7) &amp; BM_AIPS_PACRJ_SP7)</span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;</div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP7) = (v))</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;</div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_TP6    (4U)          </span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_TP6    (0x00000010U) </span></div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_TP6    (1U)          </span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP6))</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;</div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_TP6) &amp; BM_AIPS_PACRJ_TP6)</span></div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;</div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP6) = (v))</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;</div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_WP6    (5U)          </span></div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_WP6    (0x00000020U) </span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_WP6    (1U)          </span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP6))</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;</div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_WP6) &amp; BM_AIPS_PACRJ_WP6)</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;</div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP6) = (v))</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;</div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_SP6    (6U)          </span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_SP6    (0x00000040U) </span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_SP6    (1U)          </span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP6))</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;</div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_SP6) &amp; BM_AIPS_PACRJ_SP6)</span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;</div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP6) = (v))</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;</div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_TP5    (8U)          </span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_TP5    (0x00000100U) </span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_TP5    (1U)          </span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP5))</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;</div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_TP5) &amp; BM_AIPS_PACRJ_TP5)</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;</div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP5) = (v))</span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;</div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_WP5    (9U)          </span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_WP5    (0x00000200U) </span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_WP5    (1U)          </span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP5))</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;</div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_WP5) &amp; BM_AIPS_PACRJ_WP5)</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;</div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP5) = (v))</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;</div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_SP5    (10U)         </span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_SP5    (0x00000400U) </span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_SP5    (1U)          </span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP5))</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;</div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_SP5) &amp; BM_AIPS_PACRJ_SP5)</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;</div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP5) = (v))</span></div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;</div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_TP4    (12U)         </span></div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_TP4    (0x00001000U) </span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_TP4    (1U)          </span></div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP4))</span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;</div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_TP4) &amp; BM_AIPS_PACRJ_TP4)</span></div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;</div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP4) = (v))</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;</div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_WP4    (13U)         </span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_WP4    (0x00002000U) </span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_WP4    (1U)          </span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP4))</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;</div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_WP4) &amp; BM_AIPS_PACRJ_WP4)</span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;</div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP4) = (v))</span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;</div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_SP4    (14U)         </span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_SP4    (0x00004000U) </span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_SP4    (1U)          </span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP4))</span></div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;</div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_SP4) &amp; BM_AIPS_PACRJ_SP4)</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;</div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP4) = (v))</span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;</div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_TP3    (16U)         </span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_TP3    (0x00010000U) </span></div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_TP3    (1U)          </span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP3))</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;</div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_TP3) &amp; BM_AIPS_PACRJ_TP3)</span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;</div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP3) = (v))</span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;</div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_WP3    (17U)         </span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_WP3    (0x00020000U) </span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_WP3    (1U)          </span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP3))</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;</div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_WP3) &amp; BM_AIPS_PACRJ_WP3)</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;</div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP3) = (v))</span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;</div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_SP3    (18U)         </span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_SP3    (0x00040000U) </span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_SP3    (1U)          </span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP3))</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;</div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_SP3) &amp; BM_AIPS_PACRJ_SP3)</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;</div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP3) = (v))</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;</div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_TP2    (20U)         </span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_TP2    (0x00100000U) </span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_TP2    (1U)          </span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP2))</span></div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;</div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_TP2) &amp; BM_AIPS_PACRJ_TP2)</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;</div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP2) = (v))</span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;</div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_WP2    (21U)         </span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_WP2    (0x00200000U) </span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_WP2    (1U)          </span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP2))</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;</div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_WP2) &amp; BM_AIPS_PACRJ_WP2)</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;</div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP2) = (v))</span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;</div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_SP2    (22U)         </span></div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_SP2    (0x00400000U) </span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_SP2    (1U)          </span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP2))</span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;</div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_SP2) &amp; BM_AIPS_PACRJ_SP2)</span></div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;</div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP2) = (v))</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;</div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_TP1    (24U)         </span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_TP1    (0x01000000U) </span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_TP1    (1U)          </span></div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP1))</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;</div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_TP1) &amp; BM_AIPS_PACRJ_TP1)</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;</div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP1) = (v))</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;</div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_WP1    (25U)         </span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_WP1    (0x02000000U) </span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_WP1    (1U)          </span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP1))</span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;</div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_WP1) &amp; BM_AIPS_PACRJ_WP1)</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;</div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP1) = (v))</span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;</div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_SP1    (26U)         </span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_SP1    (0x04000000U) </span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_SP1    (1U)          </span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP1))</span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;</div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_SP1) &amp; BM_AIPS_PACRJ_SP1)</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;</div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP1) = (v))</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;</div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_TP0    (28U)         </span></div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_TP0    (0x10000000U) </span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_TP0    (1U)          </span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP0))</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;</div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_TP0) &amp; BM_AIPS_PACRJ_TP0)</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;</div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_TP0) = (v))</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;</div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_WP0    (29U)         </span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_WP0    (0x20000000U) </span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_WP0    (1U)          </span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP0))</span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;</div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_WP0) &amp; BM_AIPS_PACRJ_WP0)</span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;</div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_WP0) = (v))</span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;</div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRJ_SP0    (30U)         </span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRJ_SP0    (0x40000000U) </span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRJ_SP0    (1U)          </span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRJ_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP0))</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;</div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRJ_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRJ_SP0) &amp; BM_AIPS_PACRJ_SP0)</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;</div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRJ_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRJ_ADDR(x), BP_AIPS_PACRJ_SP0) = (v))</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;</div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="comment"> * HW_AIPS_PACRK - Peripheral Access Control Register</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;</div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrk.html"> 7918</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrk.html">_hw_aips_pacrk</a></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;{</div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;    uint32_t U;</div><div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html"> 7921</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html">_hw_aips_pacrk_bitfields</a></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;    {</div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a3dfec75a752458b6942b718ca0d821d5"> 7923</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a697bf9e23b5ce649ca0402598f107688"> 7924</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a40a1e6c420f670bcd41188e882b32de5"> 7925</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a2aafb422a917c81ce990050d002d4644"> 7926</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a1daee6a86eeb829f25412c8c17de9c2c"> 7927</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a942b7549fbb3737083357c16dfd9bb88"> 7928</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#adce22818d0a67ec8fa09244269886b44"> 7929</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a9a34889f4ec0bd9cbf16dc2022971854"> 7930</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a3dda4b3e5fc78e948b6b0a311539e81c"> 7931</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a81ab1362c30099d3680d7a21e824aed0"> 7932</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a88e9b0490571be5a5a443ec5a8a33454"> 7933</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#adac380a59b47f187133ebcd7b1d27e70"> 7934</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#aaef57ab58f5f7498f9e0bed55e410b67"> 7935</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#ac35b30b207993a0d3fd9e4b69e38315c"> 7936</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a284015dd52f06358edae24f2d1c8349a"> 7937</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#acf5a70fe6b27d7f9e941e0a3ffe54acd"> 7938</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a47c40dc5d4e645a654c0518189520646"> 7939</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#ab660124a88f2308b39a2aec9719909c6"> 7940</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a9a00751615ef2580461d1da406223ae7"> 7941</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a1f1775a3ef875e0687abbd9133963352"> 7942</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a57703ae6ec730fcf44b33e450b3aab5f"> 7943</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a1e1ebb28b0404ce4fc4fe3cfdbd13c39"> 7944</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a50266e5460f382a4fea8e215977fb8df"> 7945</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a30bfe11751e30097a3a209f0c781076e"> 7946</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#aa6fbfa483bf7f30b7c57e0abfd668ac5"> 7947</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a3b8c49d9e6d0b754d14ba9106daefe03"> 7948</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#afdba84d62a8b84d89970fd0ada72a3fd"> 7949</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#ac368d8367f28f36c22b26257292fd9df"> 7950</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#af281d8e31f76b70726fa7d80690e66ed"> 7951</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#afd59e74620a380f3e258e7de9124117e"> 7952</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#a04457cc0ec88ca0ac246ad9b40385d25"> 7953</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html#ad1840f6c096cc11a72164322d777e3fa"> 7954</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;    } B;</div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;} <a class="code" href="union__hw__aips__pacrk.html">hw_aips_pacrk_t</a>;</div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;</div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRK_ADDR(x)    ((x) + 0x58U)</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;</div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRK(x)         (*(__IO hw_aips_pacrk_t *) HW_AIPS_PACRK_ADDR(x))</span></div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRK_RD(x)      (HW_AIPS_PACRK(x).U)</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRK_WR(x, v)   (HW_AIPS_PACRK(x).U = (v))</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRK_SET(x, v)  (HW_AIPS_PACRK_WR(x, HW_AIPS_PACRK_RD(x) |  (v)))</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRK_CLR(x, v)  (HW_AIPS_PACRK_WR(x, HW_AIPS_PACRK_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRK_TOG(x, v)  (HW_AIPS_PACRK_WR(x, HW_AIPS_PACRK_RD(x) ^  (v)))</span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;</div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRK bitfields</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;</div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_TP7    (0U)          </span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_TP7    (0x00000001U) </span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_TP7    (1U)          </span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP7))</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;</div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_TP7) &amp; BM_AIPS_PACRK_TP7)</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;</div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP7) = (v))</span></div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;</div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_WP7    (1U)          </span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_WP7    (0x00000002U) </span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_WP7    (1U)          </span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP7))</span></div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;</div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_WP7) &amp; BM_AIPS_PACRK_WP7)</span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;</div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP7) = (v))</span></div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;</div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_SP7    (2U)          </span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_SP7    (0x00000004U) </span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_SP7    (1U)          </span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP7))</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;</div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_SP7) &amp; BM_AIPS_PACRK_SP7)</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;</div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP7) = (v))</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;</div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_TP6    (4U)          </span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_TP6    (0x00000010U) </span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_TP6    (1U)          </span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP6))</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;</div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_TP6) &amp; BM_AIPS_PACRK_TP6)</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;</div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP6) = (v))</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;</div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_WP6    (5U)          </span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_WP6    (0x00000020U) </span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_WP6    (1U)          </span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP6))</span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;</div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_WP6) &amp; BM_AIPS_PACRK_WP6)</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;</div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP6) = (v))</span></div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;</div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_SP6    (6U)          </span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_SP6    (0x00000040U) </span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_SP6    (1U)          </span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP6))</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;</div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_SP6) &amp; BM_AIPS_PACRK_SP6)</span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;</div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP6) = (v))</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;</div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_TP5    (8U)          </span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_TP5    (0x00000100U) </span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_TP5    (1U)          </span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP5))</span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;</div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_TP5) &amp; BM_AIPS_PACRK_TP5)</span></div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;</div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP5) = (v))</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;</div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_WP5    (9U)          </span></div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_WP5    (0x00000200U) </span></div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_WP5    (1U)          </span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP5))</span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;</div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_WP5) &amp; BM_AIPS_PACRK_WP5)</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;</div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP5) = (v))</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;</div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_SP5    (10U)         </span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_SP5    (0x00000400U) </span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_SP5    (1U)          </span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP5))</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;</div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_SP5) &amp; BM_AIPS_PACRK_SP5)</span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;</div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP5) = (v))</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;</div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_TP4    (12U)         </span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_TP4    (0x00001000U) </span></div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_TP4    (1U)          </span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP4))</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;</div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_TP4) &amp; BM_AIPS_PACRK_TP4)</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;</div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP4) = (v))</span></div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;</div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_WP4    (13U)         </span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_WP4    (0x00002000U) </span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_WP4    (1U)          </span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP4))</span></div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;</div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_WP4) &amp; BM_AIPS_PACRK_WP4)</span></div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;</div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP4) = (v))</span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;</div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_SP4    (14U)         </span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_SP4    (0x00004000U) </span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_SP4    (1U)          </span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP4))</span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;</div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_SP4) &amp; BM_AIPS_PACRK_SP4)</span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;</div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP4) = (v))</span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;</div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_TP3    (16U)         </span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_TP3    (0x00010000U) </span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_TP3    (1U)          </span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP3))</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;</div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_TP3) &amp; BM_AIPS_PACRK_TP3)</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;</div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP3) = (v))</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;</div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_WP3    (17U)         </span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_WP3    (0x00020000U) </span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_WP3    (1U)          </span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP3))</span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;</div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_WP3) &amp; BM_AIPS_PACRK_WP3)</span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;</div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP3) = (v))</span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;</div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_SP3    (18U)         </span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_SP3    (0x00040000U) </span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_SP3    (1U)          </span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP3))</span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;</div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_SP3) &amp; BM_AIPS_PACRK_SP3)</span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;</div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP3) = (v))</span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;</div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_TP2    (20U)         </span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_TP2    (0x00100000U) </span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_TP2    (1U)          </span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP2))</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;</div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_TP2) &amp; BM_AIPS_PACRK_TP2)</span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;</div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP2) = (v))</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;</div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_WP2    (21U)         </span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_WP2    (0x00200000U) </span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_WP2    (1U)          </span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP2))</span></div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;</div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_WP2) &amp; BM_AIPS_PACRK_WP2)</span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;</div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP2) = (v))</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;</div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_SP2    (22U)         </span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_SP2    (0x00400000U) </span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_SP2    (1U)          </span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP2))</span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;</div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_SP2) &amp; BM_AIPS_PACRK_SP2)</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;</div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP2) = (v))</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;</div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_TP1    (24U)         </span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_TP1    (0x01000000U) </span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_TP1    (1U)          </span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP1))</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;</div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_TP1) &amp; BM_AIPS_PACRK_TP1)</span></div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;</div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP1) = (v))</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;</div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_WP1    (25U)         </span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_WP1    (0x02000000U) </span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_WP1    (1U)          </span></div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP1))</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;</div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_WP1) &amp; BM_AIPS_PACRK_WP1)</span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;</div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP1) = (v))</span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;</div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_SP1    (26U)         </span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_SP1    (0x04000000U) </span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_SP1    (1U)          </span></div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP1))</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;</div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_SP1) &amp; BM_AIPS_PACRK_SP1)</span></div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;</div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP1) = (v))</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;</div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_TP0    (28U)         </span></div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_TP0    (0x10000000U) </span></div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_TP0    (1U)          </span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP0))</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;</div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_TP0) &amp; BM_AIPS_PACRK_TP0)</span></div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;</div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_TP0) = (v))</span></div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;</div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_WP0    (29U)         </span></div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_WP0    (0x20000000U) </span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_WP0    (1U)          </span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP0))</span></div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;</div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_WP0) &amp; BM_AIPS_PACRK_WP0)</span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;</div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_WP0) = (v))</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;</div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRK_SP0    (30U)         </span></div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRK_SP0    (0x40000000U) </span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRK_SP0    (1U)          </span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRK_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP0))</span></div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;</div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRK_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRK_SP0) &amp; BM_AIPS_PACRK_SP0)</span></div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;</div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRK_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRK_ADDR(x), BP_AIPS_PACRK_SP0) = (v))</span></div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;</div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="comment"> * HW_AIPS_PACRL - Peripheral Access Control Register</span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;</div><div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrl.html"> 8637</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrl.html">_hw_aips_pacrl</a></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;{</div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;    uint32_t U;</div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html"> 8640</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html">_hw_aips_pacrl_bitfields</a></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;    {</div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#ab1ccced1fde075ef866f14de6cf856ef"> 8642</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#af476842cedc5f2fbe40c02b044f4c68b"> 8643</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a6c7437ee7694c25a9b49b37912dc38a7"> 8644</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#acaec40d9d4a1e23d1c9abf1beb367aa7"> 8645</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a49014f43987cc2626fb508d98d11c115"> 8646</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a8fe0d3d97d8bf8660e740d8977e90fbb"> 8647</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#abc960325df9b1743ae7d77330e8d151e"> 8648</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a94f8c61c0bb0f8e9ba3592975a731691"> 8649</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#ac7ed0df1d03405cfa759f45c2c61ee3d"> 8650</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#aef29ad19f75b57e9339304c81101080c"> 8651</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a7f76dac8f1ff5a63238315bb8805fb05"> 8652</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a7658da7f222a272532e6d12d08890659"> 8653</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#aa7003daec8264bb878e16b4df7284069"> 8654</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a1963556399bc6c7cc21b0b0911fcbd73"> 8655</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a612c582807ef3694d61792c8e01ea9e7"> 8656</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#ae609a38b3a12ab71c149f126f1f5586b"> 8657</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a088740e6ccb527b8dfe6eae27bf6cb58"> 8658</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a99d5166e783af7bc07164645aa1eacb2"> 8659</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a4caaf4e2385794f983106d3ef69ff56b"> 8660</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a35fabd597c977c141c8f3fab7e2cb5df"> 8661</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a2f1bc8711d4e384c86382daeb4c1fcf9"> 8662</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a78d03873f6273bf84c258ce3d916af16"> 8663</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#ab4a26488f15592ea9a104326dee6c3ff"> 8664</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a016424138373b9ff656a686029e5b2d9"> 8665</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#ab7f84cabbaa6c1407133439be4f0484f"> 8666</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#ad3e1af1a029e6049038f038f489f7f61"> 8667</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a73ebb2d4f8ca342982a1d66484478be4"> 8668</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#aa686664a1d4b768248c86adc9d4b83b8"> 8669</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#add5b997b569d0a05e28c695cc0b141a5"> 8670</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#ab9d22645e2eba32deea7778631bdc657"> 8671</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#af6a95037d41bb65f578313b51748300f"> 8672</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html#a366b9d9024e1ae950e0e2eb92d9bf930"> 8673</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;    } B;</div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;} <a class="code" href="union__hw__aips__pacrl.html">hw_aips_pacrl_t</a>;</div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;</div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRL_ADDR(x)    ((x) + 0x5CU)</span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;</div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRL(x)         (*(__IO hw_aips_pacrl_t *) HW_AIPS_PACRL_ADDR(x))</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRL_RD(x)      (HW_AIPS_PACRL(x).U)</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRL_WR(x, v)   (HW_AIPS_PACRL(x).U = (v))</span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRL_SET(x, v)  (HW_AIPS_PACRL_WR(x, HW_AIPS_PACRL_RD(x) |  (v)))</span></div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRL_CLR(x, v)  (HW_AIPS_PACRL_WR(x, HW_AIPS_PACRL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRL_TOG(x, v)  (HW_AIPS_PACRL_WR(x, HW_AIPS_PACRL_RD(x) ^  (v)))</span></div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;</div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRL bitfields</span></div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;</div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_TP7    (0U)          </span></div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_TP7    (0x00000001U) </span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_TP7    (1U)          </span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP7))</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;</div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_TP7) &amp; BM_AIPS_PACRL_TP7)</span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;</div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP7) = (v))</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;</div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_WP7    (1U)          </span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_WP7    (0x00000002U) </span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_WP7    (1U)          </span></div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP7))</span></div><div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;</div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_WP7) &amp; BM_AIPS_PACRL_WP7)</span></div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;</div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP7) = (v))</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;</div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_SP7    (2U)          </span></div><div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_SP7    (0x00000004U) </span></div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_SP7    (1U)          </span></div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP7))</span></div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;</div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_SP7) &amp; BM_AIPS_PACRL_SP7)</span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;</div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP7) = (v))</span></div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;</div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_TP6    (4U)          </span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_TP6    (0x00000010U) </span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_TP6    (1U)          </span></div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP6))</span></div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;</div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_TP6) &amp; BM_AIPS_PACRL_TP6)</span></div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;</div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP6) = (v))</span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;</div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_WP6    (5U)          </span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_WP6    (0x00000020U) </span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_WP6    (1U)          </span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP6))</span></div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;</div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_WP6) &amp; BM_AIPS_PACRL_WP6)</span></div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;</div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP6) = (v))</span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;</div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_SP6    (6U)          </span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_SP6    (0x00000040U) </span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_SP6    (1U)          </span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP6))</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;</div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_SP6) &amp; BM_AIPS_PACRL_SP6)</span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;</div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP6) = (v))</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;</div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_TP5    (8U)          </span></div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_TP5    (0x00000100U) </span></div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_TP5    (1U)          </span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP5))</span></div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;</div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_TP5) &amp; BM_AIPS_PACRL_TP5)</span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;</div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP5) = (v))</span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;</div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_WP5    (9U)          </span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_WP5    (0x00000200U) </span></div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_WP5    (1U)          </span></div><div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP5))</span></div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;</div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_WP5) &amp; BM_AIPS_PACRL_WP5)</span></div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;</div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP5) = (v))</span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;</div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_SP5    (10U)         </span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_SP5    (0x00000400U) </span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_SP5    (1U)          </span></div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP5))</span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;</div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_SP5) &amp; BM_AIPS_PACRL_SP5)</span></div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;</div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP5) = (v))</span></div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;</div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_TP4    (12U)         </span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_TP4    (0x00001000U) </span></div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_TP4    (1U)          </span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP4))</span></div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;</div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_TP4) &amp; BM_AIPS_PACRL_TP4)</span></div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;</div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP4) = (v))</span></div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;</div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_WP4    (13U)         </span></div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_WP4    (0x00002000U) </span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_WP4    (1U)          </span></div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP4))</span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;</div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_WP4) &amp; BM_AIPS_PACRL_WP4)</span></div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;</div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP4) = (v))</span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;</div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_SP4    (14U)         </span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_SP4    (0x00004000U) </span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_SP4    (1U)          </span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP4))</span></div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;</div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_SP4) &amp; BM_AIPS_PACRL_SP4)</span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;</div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP4) = (v))</span></div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;</div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_TP3    (16U)         </span></div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_TP3    (0x00010000U) </span></div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_TP3    (1U)          </span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP3))</span></div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;</div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_TP3) &amp; BM_AIPS_PACRL_TP3)</span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;</div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP3) = (v))</span></div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;</div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_WP3    (17U)         </span></div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_WP3    (0x00020000U) </span></div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_WP3    (1U)          </span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP3))</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;</div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_WP3) &amp; BM_AIPS_PACRL_WP3)</span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;</div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP3) = (v))</span></div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;</div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_SP3    (18U)         </span></div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_SP3    (0x00040000U) </span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_SP3    (1U)          </span></div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP3))</span></div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;</div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_SP3) &amp; BM_AIPS_PACRL_SP3)</span></div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;</div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP3) = (v))</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;</div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_TP2    (20U)         </span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_TP2    (0x00100000U) </span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_TP2    (1U)          </span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP2))</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;</div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_TP2) &amp; BM_AIPS_PACRL_TP2)</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;</div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP2) = (v))</span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;</div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_WP2    (21U)         </span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_WP2    (0x00200000U) </span></div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_WP2    (1U)          </span></div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP2))</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;</div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_WP2) &amp; BM_AIPS_PACRL_WP2)</span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;</div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP2) = (v))</span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;</div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_SP2    (22U)         </span></div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_SP2    (0x00400000U) </span></div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_SP2    (1U)          </span></div><div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP2))</span></div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;</div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_SP2) &amp; BM_AIPS_PACRL_SP2)</span></div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;</div><div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP2) = (v))</span></div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;</div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_TP1    (24U)         </span></div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_TP1    (0x01000000U) </span></div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_TP1    (1U)          </span></div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP1))</span></div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;</div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_TP1) &amp; BM_AIPS_PACRL_TP1)</span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;</div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP1) = (v))</span></div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;</div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_WP1    (25U)         </span></div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_WP1    (0x02000000U) </span></div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_WP1    (1U)          </span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP1))</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;</div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_WP1) &amp; BM_AIPS_PACRL_WP1)</span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;</div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP1) = (v))</span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;</div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_SP1    (26U)         </span></div><div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_SP1    (0x04000000U) </span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_SP1    (1U)          </span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP1))</span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;</div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_SP1) &amp; BM_AIPS_PACRL_SP1)</span></div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;</div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP1) = (v))</span></div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;</div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_TP0    (28U)         </span></div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_TP0    (0x10000000U) </span></div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_TP0    (1U)          </span></div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP0))</span></div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;</div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_TP0) &amp; BM_AIPS_PACRL_TP0)</span></div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;</div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_TP0) = (v))</span></div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;</div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_WP0    (29U)         </span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_WP0    (0x20000000U) </span></div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_WP0    (1U)          </span></div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP0))</span></div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;</div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_WP0) &amp; BM_AIPS_PACRL_WP0)</span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;</div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_WP0) = (v))</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;</div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRL_SP0    (30U)         </span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRL_SP0    (0x40000000U) </span></div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRL_SP0    (1U)          </span></div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRL_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP0))</span></div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;</div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRL_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRL_SP0) &amp; BM_AIPS_PACRL_SP0)</span></div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;</div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRL_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRL_ADDR(x), BP_AIPS_PACRL_SP0) = (v))</span></div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;</div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="comment"> * HW_AIPS_PACRM - Peripheral Access Control Register</span></div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;</div><div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrm.html"> 9356</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrm.html">_hw_aips_pacrm</a></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;{</div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;    uint32_t U;</div><div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html"> 9359</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html">_hw_aips_pacrm_bitfields</a></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;    {</div><div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a03d546aa2dda80653d495bdf17d4e56d"> 9361</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a78c9c1069b39d7aad2cae115913ce014"> 9362</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a62680d90b1e9644d2920010fa6b17d66"> 9363</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a2eb7e6d557ef8812cb8c4e2155122719"> 9364</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a8ec897e24ec75d2f8a98cdbef3415055"> 9365</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#af5199f2eacdfd9d98d74cb99760a9700"> 9366</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a92ddef43e14683e4ddc1d588c7627771"> 9367</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a42c6375d673b47cd23bcac66b75cb5ae"> 9368</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a2a5be47275bbeeee6d0e31b9d147de87"> 9369</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#afa0dba741ba5e500e5ee8546ce43995f"> 9370</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a664d997a3037458cad536629dde92970"> 9371</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#acc94fb1c0c67ad13a58750e4fec6e278"> 9372</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a55690493db6226b6ea2e70e7de7da6f3"> 9373</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#aaed4d173862dd065c31c5699e5eb28c6"> 9374</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a7a6c481178ccb6bcccb43f5b7e358140"> 9375</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a3bf26eabd0a8a655fe508ceb6839ca5f"> 9376</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#af65c710218397a1a81fb70ef4a692dbc"> 9377</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a3202403088319b396bcd50d0c5f0f10e"> 9378</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#ac9912945ba461d8f46d35478f50eaa7a"> 9379</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#abb7ab329c37c1d4deb1be09e37e390c1"> 9380</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#aa3bab0d717dc49ce547eb730965496a9"> 9381</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a16d661e1639745d9dcf57b98d537e85f"> 9382</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#afe3420d474d37d4d7f6fb951b7391f32"> 9383</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a2d36c642dd59205a79b6234b6a78d220"> 9384</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a569a851da2233359e698c2beb3e5d513"> 9385</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#addc5d5b30cc35c207d98082d83d350e5"> 9386</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a36efbcfdca2cba5ad098dde886db7f3a"> 9387</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a24d712696d89ee882d385a9ee72e519d"> 9388</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a0d62acde9d6bbb6613caf95beed55e4a"> 9389</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a57f9e7d4e8c397b005cd4b5237d80558"> 9390</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a7bdddb281f8295ea761706f85f14580a"> 9391</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html#a7c3b11dfed2a21c9cb91cfacecf759e1"> 9392</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;    } B;</div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;} <a class="code" href="union__hw__aips__pacrm.html">hw_aips_pacrm_t</a>;</div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;</div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRM_ADDR(x)    ((x) + 0x60U)</span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;</div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRM(x)         (*(__IO hw_aips_pacrm_t *) HW_AIPS_PACRM_ADDR(x))</span></div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRM_RD(x)      (HW_AIPS_PACRM(x).U)</span></div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRM_WR(x, v)   (HW_AIPS_PACRM(x).U = (v))</span></div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRM_SET(x, v)  (HW_AIPS_PACRM_WR(x, HW_AIPS_PACRM_RD(x) |  (v)))</span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRM_CLR(x, v)  (HW_AIPS_PACRM_WR(x, HW_AIPS_PACRM_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRM_TOG(x, v)  (HW_AIPS_PACRM_WR(x, HW_AIPS_PACRM_RD(x) ^  (v)))</span></div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;</div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRM bitfields</span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;</div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_TP7    (0U)          </span></div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_TP7    (0x00000001U) </span></div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_TP7    (1U)          </span></div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP7))</span></div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;</div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_TP7) &amp; BM_AIPS_PACRM_TP7)</span></div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;</div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP7) = (v))</span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;</div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_WP7    (1U)          </span></div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_WP7    (0x00000002U) </span></div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_WP7    (1U)          </span></div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP7))</span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;</div><div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_WP7) &amp; BM_AIPS_PACRM_WP7)</span></div><div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;</div><div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP7) = (v))</span></div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;</div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_SP7    (2U)          </span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_SP7    (0x00000004U) </span></div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_SP7    (1U)          </span></div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP7))</span></div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;</div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_SP7) &amp; BM_AIPS_PACRM_SP7)</span></div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;</div><div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP7) = (v))</span></div><div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;</div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_TP6    (4U)          </span></div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_TP6    (0x00000010U) </span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_TP6    (1U)          </span></div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP6))</span></div><div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;</div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_TP6) &amp; BM_AIPS_PACRM_TP6)</span></div><div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;</div><div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP6) = (v))</span></div><div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;</div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_WP6    (5U)          </span></div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_WP6    (0x00000020U) </span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_WP6    (1U)          </span></div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP6))</span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;</div><div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_WP6) &amp; BM_AIPS_PACRM_WP6)</span></div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;</div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP6) = (v))</span></div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;</div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_SP6    (6U)          </span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_SP6    (0x00000040U) </span></div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_SP6    (1U)          </span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP6))</span></div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;</div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_SP6) &amp; BM_AIPS_PACRM_SP6)</span></div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;</div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP6) = (v))</span></div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;</div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_TP5    (8U)          </span></div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_TP5    (0x00000100U) </span></div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_TP5    (1U)          </span></div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP5))</span></div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;</div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_TP5) &amp; BM_AIPS_PACRM_TP5)</span></div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;</div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP5) = (v))</span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;</div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_WP5    (9U)          </span></div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_WP5    (0x00000200U) </span></div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_WP5    (1U)          </span></div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP5))</span></div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;</div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_WP5) &amp; BM_AIPS_PACRM_WP5)</span></div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;</div><div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP5) = (v))</span></div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;</div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_SP5    (10U)         </span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_SP5    (0x00000400U) </span></div><div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_SP5    (1U)          </span></div><div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP5))</span></div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;</div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_SP5) &amp; BM_AIPS_PACRM_SP5)</span></div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;</div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP5) = (v))</span></div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;</div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_TP4    (12U)         </span></div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_TP4    (0x00001000U) </span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_TP4    (1U)          </span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP4))</span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;</div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_TP4) &amp; BM_AIPS_PACRM_TP4)</span></div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;</div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP4) = (v))</span></div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;</div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_WP4    (13U)         </span></div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_WP4    (0x00002000U) </span></div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_WP4    (1U)          </span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP4))</span></div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;</div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_WP4) &amp; BM_AIPS_PACRM_WP4)</span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;</div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP4) = (v))</span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;</div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_SP4    (14U)         </span></div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_SP4    (0x00004000U) </span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_SP4    (1U)          </span></div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP4))</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;</div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_SP4) &amp; BM_AIPS_PACRM_SP4)</span></div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;</div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP4) = (v))</span></div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;</div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_TP3    (16U)         </span></div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_TP3    (0x00010000U) </span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_TP3    (1U)          </span></div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP3))</span></div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;</div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_TP3) &amp; BM_AIPS_PACRM_TP3)</span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;</div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP3) = (v))</span></div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;</div><div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_WP3    (17U)         </span></div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_WP3    (0x00020000U) </span></div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_WP3    (1U)          </span></div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP3))</span></div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;</div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_WP3) &amp; BM_AIPS_PACRM_WP3)</span></div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;</div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP3) = (v))</span></div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;</div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_SP3    (18U)         </span></div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_SP3    (0x00040000U) </span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_SP3    (1U)          </span></div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP3))</span></div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;</div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_SP3) &amp; BM_AIPS_PACRM_SP3)</span></div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;</div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP3) = (v))</span></div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;</div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_TP2    (20U)         </span></div><div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_TP2    (0x00100000U) </span></div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_TP2    (1U)          </span></div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP2))</span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;</div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_TP2) &amp; BM_AIPS_PACRM_TP2)</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;</div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP2) = (v))</span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;</div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_WP2    (21U)         </span></div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_WP2    (0x00200000U) </span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_WP2    (1U)          </span></div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP2))</span></div><div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;</div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_WP2) &amp; BM_AIPS_PACRM_WP2)</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;</div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP2) = (v))</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;</div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_SP2    (22U)         </span></div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_SP2    (0x00400000U) </span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_SP2    (1U)          </span></div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP2))</span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;</div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_SP2) &amp; BM_AIPS_PACRM_SP2)</span></div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;</div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP2) = (v))</span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;</div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_TP1    (24U)         </span></div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_TP1    (0x01000000U) </span></div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_TP1    (1U)          </span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP1))</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;</div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_TP1) &amp; BM_AIPS_PACRM_TP1)</span></div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;</div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP1) = (v))</span></div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;</div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_WP1    (25U)         </span></div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_WP1    (0x02000000U) </span></div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_WP1    (1U)          </span></div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP1))</span></div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;</div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_WP1) &amp; BM_AIPS_PACRM_WP1)</span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;</div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP1) = (v))</span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;</div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_SP1    (26U)         </span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_SP1    (0x04000000U) </span></div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_SP1    (1U)          </span></div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP1))</span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;</div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_SP1) &amp; BM_AIPS_PACRM_SP1)</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;</div><div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP1) = (v))</span></div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;</div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_TP0    (28U)         </span></div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_TP0    (0x10000000U) </span></div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_TP0    (1U)          </span></div><div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP0))</span></div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;</div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_TP0) &amp; BM_AIPS_PACRM_TP0)</span></div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;</div><div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_TP0) = (v))</span></div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;</div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_WP0    (29U)         </span></div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_WP0    (0x20000000U) </span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_WP0    (1U)          </span></div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP0))</span></div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;</div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_WP0) &amp; BM_AIPS_PACRM_WP0)</span></div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;</div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_WP0) = (v))</span></div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;</div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRM_SP0    (30U)         </span></div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRM_SP0    (0x40000000U) </span></div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRM_SP0    (1U)          </span></div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRM_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP0))</span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;</div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRM_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRM_SP0) &amp; BM_AIPS_PACRM_SP0)</span></div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;</div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRM_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRM_ADDR(x), BP_AIPS_PACRM_SP0) = (v))</span></div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;</div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="comment"> * HW_AIPS_PACRN - Peripheral Access Control Register</span></div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;</div><div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrn.html">10075</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrn.html">_hw_aips_pacrn</a></div><div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;{</div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;    uint32_t U;</div><div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html">10078</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html">_hw_aips_pacrn_bitfields</a></div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;    {</div><div class="line"><a name="l10080"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a9fe54541027958e1f61bd9c73708302d">10080</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l10081"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a309ab30e651b2ff0a6048131a35600f9">10081</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a1607221d8cbc4c190ff819a0f3e89b76">10082</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a1390d725956b322b659a9340912b0498">10083</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#ac1da1b8f9bd362ace9d02b8caf6ff4e4">10084</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a2c13f09f7fb3237457e59d35c25b074a">10085</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a32fbe8de24c2caaac065a233a51bff76">10086</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#af42ab6421a58b0741cb07d2e3db7cab5">10087</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a3cef7c6f4cfc4f3208c48f188768ac02">10088</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#ad8cd06b2d0a155e50507cbdbabee499f">10089</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#af962f25448b94b706099b6887059df2f">10090</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a3550212a847963de737d9694a08f5205">10091</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#ae02bc99a123586ab642e191a5905e5f8">10092</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a148c1101888919b8f56cca69eaca907a">10093</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a6a62b6b6664e7d6a6aff73f8fc151891">10094</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a286779931bec58cd5265bbcee05a5a88">10095</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l10096"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a6df00e1ac2c27172a8970b83225cfbb8">10096</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#aacf65f8bf0f832bc30e5e16814ebc7d3">10097</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a492a9b763f77241ef7ebbec018e0d7fe">10098</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#ad4e0f32a5c1313de188b16f99ff4b4c4">10099</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#ab11345fb03c7f1f901c89b43d971a5ea">10100</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a1c377816da18f8618cebca2c0bbba8f5">10101</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#ac02ae845d1bc86ad76310a782e0dfffd">10102</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a5af2360915a72169368f458b8c0dec9e">10103</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a6cfe02181c6b708fb46345622cd27335">10104</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a93bbce86ed719f206558c5497f4d43fc">10105</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a1b107709c7de85ccfb1ed1437ae3a130">10106</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a5f9c40a55b19f39d394f7ecdfaffdd96">10107</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#ae4f9391ba9673f1ff676929afd02f98a">10108</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a7cc39d743777fc3ad22fbada0e6c86ff">10109</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a1e7cb0a40deb198a5898b87ca0ac350b">10110</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html#a84a5b6aa771bff550fb5359e1b89cb07">10111</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;    } B;</div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;} <a class="code" href="union__hw__aips__pacrn.html">hw_aips_pacrn_t</a>;</div><div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;</div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRN_ADDR(x)    ((x) + 0x64U)</span></div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;</div><div class="line"><a name="l10121"></a><span class="lineno">10121</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRN(x)         (*(__IO hw_aips_pacrn_t *) HW_AIPS_PACRN_ADDR(x))</span></div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRN_RD(x)      (HW_AIPS_PACRN(x).U)</span></div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRN_WR(x, v)   (HW_AIPS_PACRN(x).U = (v))</span></div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRN_SET(x, v)  (HW_AIPS_PACRN_WR(x, HW_AIPS_PACRN_RD(x) |  (v)))</span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRN_CLR(x, v)  (HW_AIPS_PACRN_WR(x, HW_AIPS_PACRN_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRN_TOG(x, v)  (HW_AIPS_PACRN_WR(x, HW_AIPS_PACRN_RD(x) ^  (v)))</span></div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;</div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRN bitfields</span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;</div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_TP7    (0U)          </span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_TP7    (0x00000001U) </span></div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_TP7    (1U)          </span></div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP7))</span></div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;</div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_TP7) &amp; BM_AIPS_PACRN_TP7)</span></div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;</div><div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP7) = (v))</span></div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;</div><div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_WP7    (1U)          </span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_WP7    (0x00000002U) </span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_WP7    (1U)          </span></div><div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP7))</span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;</div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_WP7) &amp; BM_AIPS_PACRN_WP7)</span></div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;</div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP7) = (v))</span></div><div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;</div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_SP7    (2U)          </span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_SP7    (0x00000004U) </span></div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_SP7    (1U)          </span></div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP7))</span></div><div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;</div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_SP7) &amp; BM_AIPS_PACRN_SP7)</span></div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;</div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP7) = (v))</span></div><div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;</div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_TP6    (4U)          </span></div><div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_TP6    (0x00000010U) </span></div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_TP6    (1U)          </span></div><div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP6))</span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;</div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_TP6) &amp; BM_AIPS_PACRN_TP6)</span></div><div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;</div><div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP6) = (v))</span></div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;</div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_WP6    (5U)          </span></div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_WP6    (0x00000020U) </span></div><div class="line"><a name="l10254"></a><span class="lineno">10254</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_WP6    (1U)          </span></div><div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP6))</span></div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;</div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_WP6) &amp; BM_AIPS_PACRN_WP6)</span></div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;</div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP6) = (v))</span></div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;</div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_SP6    (6U)          </span></div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_SP6    (0x00000040U) </span></div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_SP6    (1U)          </span></div><div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP6))</span></div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;</div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_SP6) &amp; BM_AIPS_PACRN_SP6)</span></div><div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;</div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP6) = (v))</span></div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;</div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_TP5    (8U)          </span></div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_TP5    (0x00000100U) </span></div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_TP5    (1U)          </span></div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP5))</span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;</div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_TP5) &amp; BM_AIPS_PACRN_TP5)</span></div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;</div><div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP5) = (v))</span></div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;</div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_WP5    (9U)          </span></div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_WP5    (0x00000200U) </span></div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_WP5    (1U)          </span></div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP5))</span></div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;</div><div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_WP5) &amp; BM_AIPS_PACRN_WP5)</span></div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;</div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP5) = (v))</span></div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;</div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_SP5    (10U)         </span></div><div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_SP5    (0x00000400U) </span></div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_SP5    (1U)          </span></div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP5))</span></div><div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;</div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_SP5) &amp; BM_AIPS_PACRN_SP5)</span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;</div><div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP5) = (v))</span></div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;</div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_TP4    (12U)         </span></div><div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_TP4    (0x00001000U) </span></div><div class="line"><a name="l10390"></a><span class="lineno">10390</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_TP4    (1U)          </span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP4))</span></div><div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;</div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_TP4) &amp; BM_AIPS_PACRN_TP4)</span></div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;</div><div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP4) = (v))</span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;</div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_WP4    (13U)         </span></div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_WP4    (0x00002000U) </span></div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_WP4    (1U)          </span></div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP4))</span></div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;</div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_WP4) &amp; BM_AIPS_PACRN_WP4)</span></div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;</div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP4) = (v))</span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;</div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_SP4    (14U)         </span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_SP4    (0x00004000U) </span></div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_SP4    (1U)          </span></div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP4))</span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;</div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_SP4) &amp; BM_AIPS_PACRN_SP4)</span></div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;</div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP4) = (v))</span></div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;</div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_TP3    (16U)         </span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_TP3    (0x00010000U) </span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_TP3    (1U)          </span></div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP3))</span></div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;</div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_TP3) &amp; BM_AIPS_PACRN_TP3)</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;</div><div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP3) = (v))</span></div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;</div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_WP3    (17U)         </span></div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_WP3    (0x00020000U) </span></div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_WP3    (1U)          </span></div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP3))</span></div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;</div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_WP3) &amp; BM_AIPS_PACRN_WP3)</span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;</div><div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP3) = (v))</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;</div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_SP3    (18U)         </span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_SP3    (0x00040000U) </span></div><div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_SP3    (1U)          </span></div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP3))</span></div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;</div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_SP3) &amp; BM_AIPS_PACRN_SP3)</span></div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;</div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP3) = (v))</span></div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;</div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_TP2    (20U)         </span></div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_TP2    (0x00100000U) </span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_TP2    (1U)          </span></div><div class="line"><a name="l10555"></a><span class="lineno">10555</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP2))</span></div><div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;</div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_TP2) &amp; BM_AIPS_PACRN_TP2)</span></div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;</div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP2) = (v))</span></div><div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160;</div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_WP2    (21U)         </span></div><div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_WP2    (0x00200000U) </span></div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_WP2    (1U)          </span></div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP2))</span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;</div><div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_WP2) &amp; BM_AIPS_PACRN_WP2)</span></div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;</div><div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP2) = (v))</span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;</div><div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_SP2    (22U)         </span></div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_SP2    (0x00400000U) </span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_SP2    (1U)          </span></div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP2))</span></div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;</div><div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_SP2) &amp; BM_AIPS_PACRN_SP2)</span></div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;</div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP2) = (v))</span></div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;</div><div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_TP1    (24U)         </span></div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_TP1    (0x01000000U) </span></div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_TP1    (1U)          </span></div><div class="line"><a name="l10636"></a><span class="lineno">10636</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP1))</span></div><div class="line"><a name="l10637"></a><span class="lineno">10637</span>&#160;</div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_TP1) &amp; BM_AIPS_PACRN_TP1)</span></div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;</div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP1) = (v))</span></div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;</div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_WP1    (25U)         </span></div><div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_WP1    (0x02000000U) </span></div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_WP1    (1U)          </span></div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP1))</span></div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;</div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_WP1) &amp; BM_AIPS_PACRN_WP1)</span></div><div class="line"><a name="l10666"></a><span class="lineno">10666</span>&#160;</div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP1) = (v))</span></div><div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;</div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_SP1    (26U)         </span></div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_SP1    (0x04000000U) </span></div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_SP1    (1U)          </span></div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP1))</span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;</div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_SP1) &amp; BM_AIPS_PACRN_SP1)</span></div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;</div><div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP1) = (v))</span></div><div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;</div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_TP0    (28U)         </span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_TP0    (0x10000000U) </span></div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_TP0    (1U)          </span></div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP0))</span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;</div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_TP0) &amp; BM_AIPS_PACRN_TP0)</span></div><div class="line"><a name="l10721"></a><span class="lineno">10721</span>&#160;</div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_TP0) = (v))</span></div><div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;</div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_WP0    (29U)         </span></div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_WP0    (0x20000000U) </span></div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_WP0    (1U)          </span></div><div class="line"><a name="l10743"></a><span class="lineno">10743</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP0))</span></div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;</div><div class="line"><a name="l10746"></a><span class="lineno">10746</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_WP0) &amp; BM_AIPS_PACRN_WP0)</span></div><div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;</div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_WP0) = (v))</span></div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;</div><div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRN_SP0    (30U)         </span></div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRN_SP0    (0x40000000U) </span></div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRN_SP0    (1U)          </span></div><div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRN_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP0))</span></div><div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;</div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRN_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRN_SP0) &amp; BM_AIPS_PACRN_SP0)</span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;</div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRN_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRN_ADDR(x), BP_AIPS_PACRN_SP0) = (v))</span></div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;</div><div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;<span class="comment"> * HW_AIPS_PACRO - Peripheral Access Control Register</span></div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;</div><div class="line"><a name="l10794"></a><span class="lineno"><a class="line" href="union__hw__aips__pacro.html">10794</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacro.html">_hw_aips_pacro</a></div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;{</div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;    uint32_t U;</div><div class="line"><a name="l10797"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html">10797</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html">_hw_aips_pacro_bitfields</a></div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;    {</div><div class="line"><a name="l10799"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ac2b0de2581f646a474ddd8e418550e39">10799</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l10800"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a31989000863b0462f4951ecb6836886b">10800</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#abb07c8c0dab057d373010d445b05995f">10801</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l10802"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a56ad49abc8e408a144058ede996b6135">10802</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l10803"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ab285cdd0bd8f7660fe7adf819cdb13f4">10803</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l10804"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ac1d83f6deaa1321714305dbc86f06f38">10804</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l10805"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ac3d2d8798f58a8eb2f0c85cc7bc0f8b4">10805</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l10806"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#aa4216b6befc2f8439cfa195fd77892ce">10806</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l10807"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a6b78ed68e96186ec64e5e709f2ee60c1">10807</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#aa398be6f511759e67c3f5cb5f975eb6e">10808</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l10809"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a8dd16ae13ad831bb26165e04aefeade4">10809</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a51e26b4617b948e63f48fc43c94a662e">10810</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a1b63dd07392f3f0f6db4d872d2e55bed">10811</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ac8c30d8dbb0307a138bcd3cd099f0032">10812</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l10813"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#aa99033afc31c0e3fcc17aa84b3b1404e">10813</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l10814"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ad477ae899d06a3fa667bc1e97f661d2f">10814</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l10815"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a6b7d351b8cd24a6183bb522eecdf3fbb">10815</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l10816"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ad284dd1061289140e8a919f0462f4f4d">10816</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l10817"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#adc25caa59007f6b037b19e5bbd9acb9d">10817</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l10818"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a1e966ad88b619304621d12b2d0e21f0a">10818</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l10819"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#af3fce974a413bad983aec8d4d245426a">10819</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l10820"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ab3a43dc41c820a4b13a3bf8e6c136ca5">10820</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l10821"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a330f90696e6ac546a0ed9b4239bcf638">10821</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l10822"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a7af7ddb55a810d70b2ec14d0327df659">10822</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l10823"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a6489d7adc93eec4872b82aee35a77989">10823</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#adef34b4f3f519adb32c6a3fc822e897a">10824</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a008a2bd257dacb935e72d2fab2a91d5f">10825</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l10826"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#ad313f1998ac82e222956114bdaf2f0a4">10826</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l10827"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#adda27f19198f7b0c0b8d2ee4b23985cf">10827</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l10828"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a84dab855689a9a90ac2efa89370305d7">10828</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l10829"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a9245fbf9531858d7c1f7ef61186402f2">10829</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l10830"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html#a4879515b95b6a8d0d80c9dca0f6848bb">10830</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;    } B;</div><div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;} <a class="code" href="union__hw__aips__pacro.html">hw_aips_pacro_t</a>;</div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;</div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRO_ADDR(x)    ((x) + 0x68U)</span></div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;</div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRO(x)         (*(__IO hw_aips_pacro_t *) HW_AIPS_PACRO_ADDR(x))</span></div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRO_RD(x)      (HW_AIPS_PACRO(x).U)</span></div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRO_WR(x, v)   (HW_AIPS_PACRO(x).U = (v))</span></div><div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRO_SET(x, v)  (HW_AIPS_PACRO_WR(x, HW_AIPS_PACRO_RD(x) |  (v)))</span></div><div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRO_CLR(x, v)  (HW_AIPS_PACRO_WR(x, HW_AIPS_PACRO_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRO_TOG(x, v)  (HW_AIPS_PACRO_WR(x, HW_AIPS_PACRO_RD(x) ^  (v)))</span></div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;</div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRO bitfields</span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;</div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_TP7    (0U)          </span></div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_TP7    (0x00000001U) </span></div><div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_TP7    (1U)          </span></div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP7))</span></div><div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;</div><div class="line"><a name="l10872"></a><span class="lineno">10872</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_TP7) &amp; BM_AIPS_PACRO_TP7)</span></div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;</div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP7) = (v))</span></div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;</div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_WP7    (1U)          </span></div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_WP7    (0x00000002U) </span></div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_WP7    (1U)          </span></div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP7))</span></div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;</div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_WP7) &amp; BM_AIPS_PACRO_WP7)</span></div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;</div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP7) = (v))</span></div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;</div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_SP7    (2U)          </span></div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_SP7    (0x00000004U) </span></div><div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_SP7    (1U)          </span></div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP7))</span></div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;</div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_SP7) &amp; BM_AIPS_PACRO_SP7)</span></div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;</div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP7) = (v))</span></div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;</div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_TP6    (4U)          </span></div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_TP6    (0x00000010U) </span></div><div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_TP6    (1U)          </span></div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP6))</span></div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;</div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_TP6) &amp; BM_AIPS_PACRO_TP6)</span></div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;</div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP6) = (v))</span></div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;</div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_WP6    (5U)          </span></div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_WP6    (0x00000020U) </span></div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_WP6    (1U)          </span></div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP6))</span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;</div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_WP6) &amp; BM_AIPS_PACRO_WP6)</span></div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;</div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP6) = (v))</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;</div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_SP6    (6U)          </span></div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_SP6    (0x00000040U) </span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_SP6    (1U)          </span></div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP6))</span></div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;</div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_SP6) &amp; BM_AIPS_PACRO_SP6)</span></div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;</div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP6) = (v))</span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;</div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_TP5    (8U)          </span></div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_TP5    (0x00000100U) </span></div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_TP5    (1U)          </span></div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP5))</span></div><div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;</div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_TP5) &amp; BM_AIPS_PACRO_TP5)</span></div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;</div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP5) = (v))</span></div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;</div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_WP5    (9U)          </span></div><div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_WP5    (0x00000200U) </span></div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_WP5    (1U)          </span></div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP5))</span></div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;</div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_WP5) &amp; BM_AIPS_PACRO_WP5)</span></div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;</div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP5) = (v))</span></div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;</div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_SP5    (10U)         </span></div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_SP5    (0x00000400U) </span></div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_SP5    (1U)          </span></div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP5))</span></div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;</div><div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_SP5) &amp; BM_AIPS_PACRO_SP5)</span></div><div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;</div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP5) = (v))</span></div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;</div><div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_TP4    (12U)         </span></div><div class="line"><a name="l11108"></a><span class="lineno">11108</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_TP4    (0x00001000U) </span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_TP4    (1U)          </span></div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP4))</span></div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;</div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_TP4) &amp; BM_AIPS_PACRO_TP4)</span></div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;</div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP4) = (v))</span></div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;</div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_WP4    (13U)         </span></div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_WP4    (0x00002000U) </span></div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_WP4    (1U)          </span></div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP4))</span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;</div><div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_WP4) &amp; BM_AIPS_PACRO_WP4)</span></div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;</div><div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP4) = (v))</span></div><div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;</div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_SP4    (14U)         </span></div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_SP4    (0x00004000U) </span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_SP4    (1U)          </span></div><div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP4))</span></div><div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;</div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_SP4) &amp; BM_AIPS_PACRO_SP4)</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;</div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP4) = (v))</span></div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;</div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_TP3    (16U)         </span></div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_TP3    (0x00010000U) </span></div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_TP3    (1U)          </span></div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP3))</span></div><div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;</div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_TP3) &amp; BM_AIPS_PACRO_TP3)</span></div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;</div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP3) = (v))</span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;</div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_WP3    (17U)         </span></div><div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_WP3    (0x00020000U) </span></div><div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_WP3    (1U)          </span></div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP3))</span></div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;</div><div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_WP3) &amp; BM_AIPS_PACRO_WP3)</span></div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;</div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP3) = (v))</span></div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;</div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_SP3    (18U)         </span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_SP3    (0x00040000U) </span></div><div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_SP3    (1U)          </span></div><div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP3))</span></div><div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;</div><div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_SP3) &amp; BM_AIPS_PACRO_SP3)</span></div><div class="line"><a name="l11252"></a><span class="lineno">11252</span>&#160;</div><div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP3) = (v))</span></div><div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;</div><div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_TP2    (20U)         </span></div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_TP2    (0x00100000U) </span></div><div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_TP2    (1U)          </span></div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP2))</span></div><div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;</div><div class="line"><a name="l11277"></a><span class="lineno">11277</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_TP2) &amp; BM_AIPS_PACRO_TP2)</span></div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;</div><div class="line"><a name="l11280"></a><span class="lineno">11280</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP2) = (v))</span></div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;</div><div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_WP2    (21U)         </span></div><div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_WP2    (0x00200000U) </span></div><div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_WP2    (1U)          </span></div><div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP2))</span></div><div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;</div><div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_WP2) &amp; BM_AIPS_PACRO_WP2)</span></div><div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160;</div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP2) = (v))</span></div><div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;</div><div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_SP2    (22U)         </span></div><div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_SP2    (0x00400000U) </span></div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_SP2    (1U)          </span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP2))</span></div><div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;</div><div class="line"><a name="l11332"></a><span class="lineno">11332</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_SP2) &amp; BM_AIPS_PACRO_SP2)</span></div><div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;</div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP2) = (v))</span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;</div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_TP1    (24U)         </span></div><div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_TP1    (0x01000000U) </span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_TP1    (1U)          </span></div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP1))</span></div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;</div><div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_TP1) &amp; BM_AIPS_PACRO_TP1)</span></div><div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;</div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP1) = (v))</span></div><div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160;</div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_WP1    (25U)         </span></div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_WP1    (0x02000000U) </span></div><div class="line"><a name="l11378"></a><span class="lineno">11378</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_WP1    (1U)          </span></div><div class="line"><a name="l11381"></a><span class="lineno">11381</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP1))</span></div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;</div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_WP1) &amp; BM_AIPS_PACRO_WP1)</span></div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;</div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP1) = (v))</span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;</div><div class="line"><a name="l11405"></a><span class="lineno">11405</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_SP1    (26U)         </span></div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_SP1    (0x04000000U) </span></div><div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_SP1    (1U)          </span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP1))</span></div><div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;</div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_SP1) &amp; BM_AIPS_PACRO_SP1)</span></div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;</div><div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP1) = (v))</span></div><div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;</div><div class="line"><a name="l11431"></a><span class="lineno">11431</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_TP0    (28U)         </span></div><div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_TP0    (0x10000000U) </span></div><div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_TP0    (1U)          </span></div><div class="line"><a name="l11436"></a><span class="lineno">11436</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP0))</span></div><div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;</div><div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_TP0) &amp; BM_AIPS_PACRO_TP0)</span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;</div><div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_TP0) = (v))</span></div><div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;</div><div class="line"><a name="l11457"></a><span class="lineno">11457</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_WP0    (29U)         </span></div><div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_WP0    (0x20000000U) </span></div><div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_WP0    (1U)          </span></div><div class="line"><a name="l11462"></a><span class="lineno">11462</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP0))</span></div><div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;</div><div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_WP0) &amp; BM_AIPS_PACRO_WP0)</span></div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;</div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_WP0) = (v))</span></div><div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;</div><div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRO_SP0    (30U)         </span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRO_SP0    (0x40000000U) </span></div><div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRO_SP0    (1U)          </span></div><div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRO_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP0))</span></div><div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;</div><div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRO_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRO_SP0) &amp; BM_AIPS_PACRO_SP0)</span></div><div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;</div><div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRO_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRO_ADDR(x), BP_AIPS_PACRO_SP0) = (v))</span></div><div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;</div><div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;<span class="comment"> * HW_AIPS_PACRP - Peripheral Access Control Register</span></div><div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160;</div><div class="line"><a name="l11513"></a><span class="lineno"><a class="line" href="union__hw__aips__pacrp.html">11513</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacrp.html">_hw_aips_pacrp</a></div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;{</div><div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;    uint32_t U;</div><div class="line"><a name="l11516"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html">11516</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html">_hw_aips_pacrp_bitfields</a></div><div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;    {</div><div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a189569638ee9d26af43fd143bd5a4588">11518</a></span>&#160;        uint32_t TP7 : 1;              </div><div class="line"><a name="l11519"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a5dea1a3f146d3a8af9dad264db3874c7">11519</a></span>&#160;        uint32_t WP7 : 1;              </div><div class="line"><a name="l11520"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a4ec041bd2c15e3d6ad6da9eb32c80daf">11520</a></span>&#160;        uint32_t SP7 : 1;              </div><div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a97af2a05a4e3322226e520adbe61d14b">11521</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 1;        </div><div class="line"><a name="l11522"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#ad7227a53dd9014950222fafb977e27a8">11522</a></span>&#160;        uint32_t TP6 : 1;              </div><div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#ae4393ddca4bf1016b878be74e2464809">11523</a></span>&#160;        uint32_t WP6 : 1;              </div><div class="line"><a name="l11524"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#aa5daedc2bc99c400c3d47ea3fe2517dd">11524</a></span>&#160;        uint32_t SP6 : 1;              </div><div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#af738b9a16bb897979fc2ef8c37b00930">11525</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l11526"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#af52555bf4bfb8d9619fee46b621bf8e0">11526</a></span>&#160;        uint32_t TP5 : 1;              </div><div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a0f3d787c5b6e65eae7b37b1f4af1366a">11527</a></span>&#160;        uint32_t WP5 : 1;              </div><div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a83cd31709fc463cb8e804ad50f3f7452">11528</a></span>&#160;        uint32_t SP5 : 1;              </div><div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#ad1cdfe8b9b4a08be5ffd5ee90b28a7cd">11529</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#ab6c4a6143fd6a78454cf943581c0e66b">11530</a></span>&#160;        uint32_t TP4 : 1;              </div><div class="line"><a name="l11531"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#af0fc650dd8611cf0f83bdc59b6815259">11531</a></span>&#160;        uint32_t WP4 : 1;              </div><div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a632e216fcb4f6b8eb2400e23b03e9633">11532</a></span>&#160;        uint32_t SP4 : 1;              </div><div class="line"><a name="l11533"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#ac5169f6a59671adc0293089833ee8a28">11533</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">RESERVED3</a> : 1;        </div><div class="line"><a name="l11534"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a4cfb0d3aeefdf7c7879adb09490b5183">11534</a></span>&#160;        uint32_t TP3 : 1;              </div><div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a8b729f79ccef6ffe8e73b68352c2c25e">11535</a></span>&#160;        uint32_t WP3 : 1;              </div><div class="line"><a name="l11536"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#ac10909ad3bb593bda00bf445eafed963">11536</a></span>&#160;        uint32_t SP3 : 1;              </div><div class="line"><a name="l11537"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#aa2353e3cb93706868462828a94da2b65">11537</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">RESERVED4</a> : 1;        </div><div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a07f27ef7b8079c2394eb6dae4d4cf04a">11538</a></span>&#160;        uint32_t TP2 : 1;              </div><div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a00330df749bab9fba309c2bc137886d8">11539</a></span>&#160;        uint32_t WP2 : 1;              </div><div class="line"><a name="l11540"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a81d3c835172a36210559ecac837f7485">11540</a></span>&#160;        uint32_t SP2 : 1;              </div><div class="line"><a name="l11541"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a73bfdbd9c48681f231538f44def5f784">11541</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">RESERVED5</a> : 1;        </div><div class="line"><a name="l11542"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a29cc8bd6045eb9c0c8dfd039938f8cca">11542</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l11543"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#ac91209f23d35b8b48caa68b9b031c29b">11543</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#adf9ba089e8ec26ee48afae027ae6e99f">11544</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a9b8b69c0a355af3f021bc21e0fd24bb3">11545</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">RESERVED6</a> : 1;        </div><div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a5cc81cc20229afadead1da5f75bd5e9c">11546</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l11547"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a43e0d408a19df414aa6140b1b980f154">11547</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a85e29a0faff7dcc4d044b68f3da717b6">11548</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l11549"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html#a3fa92f3dbb8ca971452b9bcae8d469da">11549</a></span>&#160;        uint32_t RESERVED7 : 1;        </div><div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;    } B;</div><div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;} <a class="code" href="union__hw__aips__pacrp.html">hw_aips_pacrp_t</a>;</div><div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;</div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRP_ADDR(x)    ((x) + 0x6CU)</span></div><div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;</div><div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRP(x)         (*(__IO hw_aips_pacrp_t *) HW_AIPS_PACRP_ADDR(x))</span></div><div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRP_RD(x)      (HW_AIPS_PACRP(x).U)</span></div><div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRP_WR(x, v)   (HW_AIPS_PACRP(x).U = (v))</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRP_SET(x, v)  (HW_AIPS_PACRP_WR(x, HW_AIPS_PACRP_RD(x) |  (v)))</span></div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRP_CLR(x, v)  (HW_AIPS_PACRP_WR(x, HW_AIPS_PACRP_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRP_TOG(x, v)  (HW_AIPS_PACRP_WR(x, HW_AIPS_PACRP_RD(x) ^  (v)))</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;</div><div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRP bitfields</span></div><div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;</div><div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_TP7    (0U)          </span></div><div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_TP7    (0x00000001U) </span></div><div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_TP7    (1U)          </span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_TP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP7))</span></div><div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;</div><div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_TP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_TP7) &amp; BM_AIPS_PACRP_TP7)</span></div><div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160;</div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_TP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP7) = (v))</span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;</div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_WP7    (1U)          </span></div><div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_WP7    (0x00000002U) </span></div><div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_WP7    (1U)          </span></div><div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_WP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP7))</span></div><div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;</div><div class="line"><a name="l11617"></a><span class="lineno">11617</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_WP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_WP7) &amp; BM_AIPS_PACRP_WP7)</span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;</div><div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_WP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP7) = (v))</span></div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;</div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_SP7    (2U)          </span></div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_SP7    (0x00000004U) </span></div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_SP7    (1U)          </span></div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_SP7(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP7))</span></div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;</div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_SP7(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_SP7) &amp; BM_AIPS_PACRP_SP7)</span></div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;</div><div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_SP7(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP7) = (v))</span></div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;</div><div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_TP6    (4U)          </span></div><div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_TP6    (0x00000010U) </span></div><div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_TP6    (1U)          </span></div><div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_TP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP6))</span></div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;</div><div class="line"><a name="l11672"></a><span class="lineno">11672</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_TP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_TP6) &amp; BM_AIPS_PACRP_TP6)</span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;</div><div class="line"><a name="l11675"></a><span class="lineno">11675</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_TP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP6) = (v))</span></div><div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;</div><div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_WP6    (5U)          </span></div><div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_WP6    (0x00000020U) </span></div><div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_WP6    (1U)          </span></div><div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_WP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP6))</span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;</div><div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_WP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_WP6) &amp; BM_AIPS_PACRP_WP6)</span></div><div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;</div><div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_WP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP6) = (v))</span></div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;</div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_SP6    (6U)          </span></div><div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_SP6    (0x00000040U) </span></div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_SP6    (1U)          </span></div><div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_SP6(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP6))</span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;</div><div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_SP6(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_SP6) &amp; BM_AIPS_PACRP_SP6)</span></div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;</div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_SP6(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP6) = (v))</span></div><div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;</div><div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_TP5    (8U)          </span></div><div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_TP5    (0x00000100U) </span></div><div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_TP5    (1U)          </span></div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_TP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP5))</span></div><div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;</div><div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_TP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_TP5) &amp; BM_AIPS_PACRP_TP5)</span></div><div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;</div><div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_TP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP5) = (v))</span></div><div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;</div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_WP5    (9U)          </span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_WP5    (0x00000200U) </span></div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_WP5    (1U)          </span></div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_WP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP5))</span></div><div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;</div><div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_WP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_WP5) &amp; BM_AIPS_PACRP_WP5)</span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;</div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_WP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP5) = (v))</span></div><div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;</div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_SP5    (10U)         </span></div><div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_SP5    (0x00000400U) </span></div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_SP5    (1U)          </span></div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_SP5(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP5))</span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;</div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_SP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_SP5) &amp; BM_AIPS_PACRP_SP5)</span></div><div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;</div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_SP5(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP5) = (v))</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;</div><div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_TP4    (12U)         </span></div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_TP4    (0x00001000U) </span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_TP4    (1U)          </span></div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_TP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP4))</span></div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;</div><div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_TP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_TP4) &amp; BM_AIPS_PACRP_TP4)</span></div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;</div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_TP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP4) = (v))</span></div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;</div><div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_WP4    (13U)         </span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_WP4    (0x00002000U) </span></div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_WP4    (1U)          </span></div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_WP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP4))</span></div><div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;</div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_WP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_WP4) &amp; BM_AIPS_PACRP_WP4)</span></div><div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;</div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_WP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP4) = (v))</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;</div><div class="line"><a name="l11881"></a><span class="lineno">11881</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_SP4    (14U)         </span></div><div class="line"><a name="l11882"></a><span class="lineno">11882</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_SP4    (0x00004000U) </span></div><div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_SP4    (1U)          </span></div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_SP4(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP4))</span></div><div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;</div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_SP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_SP4) &amp; BM_AIPS_PACRP_SP4)</span></div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;</div><div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_SP4(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP4) = (v))</span></div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;</div><div class="line"><a name="l11907"></a><span class="lineno">11907</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_TP3    (16U)         </span></div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_TP3    (0x00010000U) </span></div><div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_TP3    (1U)          </span></div><div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_TP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP3))</span></div><div class="line"><a name="l11913"></a><span class="lineno">11913</span>&#160;</div><div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_TP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_TP3) &amp; BM_AIPS_PACRP_TP3)</span></div><div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;</div><div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_TP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP3) = (v))</span></div><div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;</div><div class="line"><a name="l11933"></a><span class="lineno">11933</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_WP3    (17U)         </span></div><div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_WP3    (0x00020000U) </span></div><div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_WP3    (1U)          </span></div><div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_WP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP3))</span></div><div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;</div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_WP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_WP3) &amp; BM_AIPS_PACRP_WP3)</span></div><div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;</div><div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_WP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP3) = (v))</span></div><div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;</div><div class="line"><a name="l11962"></a><span class="lineno">11962</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_SP3    (18U)         </span></div><div class="line"><a name="l11963"></a><span class="lineno">11963</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_SP3    (0x00040000U) </span></div><div class="line"><a name="l11964"></a><span class="lineno">11964</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_SP3    (1U)          </span></div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_SP3(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP3))</span></div><div class="line"><a name="l11968"></a><span class="lineno">11968</span>&#160;</div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_SP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_SP3) &amp; BM_AIPS_PACRP_SP3)</span></div><div class="line"><a name="l11971"></a><span class="lineno">11971</span>&#160;</div><div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_SP3(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP3) = (v))</span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;</div><div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_TP2    (20U)         </span></div><div class="line"><a name="l11989"></a><span class="lineno">11989</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_TP2    (0x00100000U) </span></div><div class="line"><a name="l11990"></a><span class="lineno">11990</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_TP2    (1U)          </span></div><div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_TP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP2))</span></div><div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;</div><div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_TP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_TP2) &amp; BM_AIPS_PACRP_TP2)</span></div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;</div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_TP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP2) = (v))</span></div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;</div><div class="line"><a name="l12014"></a><span class="lineno">12014</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_WP2    (21U)         </span></div><div class="line"><a name="l12015"></a><span class="lineno">12015</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_WP2    (0x00200000U) </span></div><div class="line"><a name="l12016"></a><span class="lineno">12016</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_WP2    (1U)          </span></div><div class="line"><a name="l12019"></a><span class="lineno">12019</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_WP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP2))</span></div><div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160;</div><div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_WP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_WP2) &amp; BM_AIPS_PACRP_WP2)</span></div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;</div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_WP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP2) = (v))</span></div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;</div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_SP2    (22U)         </span></div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_SP2    (0x00400000U) </span></div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_SP2    (1U)          </span></div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_SP2(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP2))</span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;</div><div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_SP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_SP2) &amp; BM_AIPS_PACRP_SP2)</span></div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;</div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_SP2(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP2) = (v))</span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;</div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_TP1    (24U)         </span></div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_TP1    (0x01000000U) </span></div><div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_TP1    (1U)          </span></div><div class="line"><a name="l12074"></a><span class="lineno">12074</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP1))</span></div><div class="line"><a name="l12075"></a><span class="lineno">12075</span>&#160;</div><div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_TP1) &amp; BM_AIPS_PACRP_TP1)</span></div><div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;</div><div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP1) = (v))</span></div><div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;</div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_WP1    (25U)         </span></div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_WP1    (0x02000000U) </span></div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_WP1    (1U)          </span></div><div class="line"><a name="l12100"></a><span class="lineno">12100</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP1))</span></div><div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160;</div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_WP1) &amp; BM_AIPS_PACRP_WP1)</span></div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;</div><div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP1) = (v))</span></div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;</div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_SP1    (26U)         </span></div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_SP1    (0x04000000U) </span></div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_SP1    (1U)          </span></div><div class="line"><a name="l12129"></a><span class="lineno">12129</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP1))</span></div><div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;</div><div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_SP1) &amp; BM_AIPS_PACRP_SP1)</span></div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;</div><div class="line"><a name="l12135"></a><span class="lineno">12135</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP1) = (v))</span></div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;</div><div class="line"><a name="l12150"></a><span class="lineno">12150</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_TP0    (28U)         </span></div><div class="line"><a name="l12151"></a><span class="lineno">12151</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_TP0    (0x10000000U) </span></div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_TP0    (1U)          </span></div><div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP0))</span></div><div class="line"><a name="l12156"></a><span class="lineno">12156</span>&#160;</div><div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_TP0) &amp; BM_AIPS_PACRP_TP0)</span></div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;</div><div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_TP0) = (v))</span></div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;</div><div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_WP0    (29U)         </span></div><div class="line"><a name="l12177"></a><span class="lineno">12177</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_WP0    (0x20000000U) </span></div><div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_WP0    (1U)          </span></div><div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP0))</span></div><div class="line"><a name="l12182"></a><span class="lineno">12182</span>&#160;</div><div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_WP0) &amp; BM_AIPS_PACRP_WP0)</span></div><div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;</div><div class="line"><a name="l12187"></a><span class="lineno">12187</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_WP0) = (v))</span></div><div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;</div><div class="line"><a name="l12205"></a><span class="lineno">12205</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRP_SP0    (30U)         </span></div><div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRP_SP0    (0x40000000U) </span></div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRP_SP0    (1U)          </span></div><div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRP_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP0))</span></div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;</div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRP_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRP_SP0) &amp; BM_AIPS_PACRP_SP0)</span></div><div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;</div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRP_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRP_ADDR(x), BP_AIPS_PACRP_SP0) = (v))</span></div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;</div><div class="line"><a name="l12219"></a><span class="lineno">12219</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;<span class="comment"> * HW_AIPS_PACRU - Peripheral Access Control Register</span></div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;</div><div class="line"><a name="l12230"></a><span class="lineno"><a class="line" href="union__hw__aips__pacru.html">12230</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__aips__pacru.html">_hw_aips_pacru</a></div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;{</div><div class="line"><a name="l12232"></a><span class="lineno">12232</span>&#160;    uint32_t U;</div><div class="line"><a name="l12233"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html">12233</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html">_hw_aips_pacru_bitfields</a></div><div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;    {</div><div class="line"><a name="l12235"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#a52c3ac15b3f531487f7e4432375b1454">12235</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">RESERVED0</a> : 24;       </div><div class="line"><a name="l12236"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#a64e0aad6255be887bf96f100c815962c">12236</a></span>&#160;        uint32_t TP1 : 1;              </div><div class="line"><a name="l12237"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#a4e87d9ab6566083015b83d6a8119ff55">12237</a></span>&#160;        uint32_t WP1 : 1;              </div><div class="line"><a name="l12238"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#ab91e15d52054b5dbc43a91db65581130">12238</a></span>&#160;        uint32_t SP1 : 1;              </div><div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#a9f2fc09c25fd5c8d9bfd272bf65499f0">12239</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">RESERVED1</a> : 1;        </div><div class="line"><a name="l12240"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#a73f7aa7dddbd2ff62014904f53f3e01a">12240</a></span>&#160;        uint32_t TP0 : 1;              </div><div class="line"><a name="l12241"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#a600af1f060763e1d6182e7944c9fa8d5">12241</a></span>&#160;        uint32_t WP0 : 1;              </div><div class="line"><a name="l12242"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#ae5d3df99f761b99854837cf2b4fc3a8e">12242</a></span>&#160;        uint32_t SP0 : 1;              </div><div class="line"><a name="l12243"></a><span class="lineno"><a class="line" href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html#a53a94277aa153cfd23fbef2713d21ba3">12243</a></span>&#160;        uint32_t <a class="code" href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">RESERVED2</a> : 1;        </div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;    } B;</div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;} <a class="code" href="union__hw__aips__pacru.html">hw_aips_pacru_t</a>;</div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;</div><div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRU_ADDR(x)    ((x) + 0x80U)</span></div><div class="line"><a name="l12252"></a><span class="lineno">12252</span>&#160;</div><div class="line"><a name="l12253"></a><span class="lineno">12253</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRU(x)         (*(__IO hw_aips_pacru_t *) HW_AIPS_PACRU_ADDR(x))</span></div><div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRU_RD(x)      (HW_AIPS_PACRU(x).U)</span></div><div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRU_WR(x, v)   (HW_AIPS_PACRU(x).U = (v))</span></div><div class="line"><a name="l12256"></a><span class="lineno">12256</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRU_SET(x, v)  (HW_AIPS_PACRU_WR(x, HW_AIPS_PACRU_RD(x) |  (v)))</span></div><div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRU_CLR(x, v)  (HW_AIPS_PACRU_WR(x, HW_AIPS_PACRU_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;<span class="preprocessor">#define HW_AIPS_PACRU_TOG(x, v)  (HW_AIPS_PACRU_WR(x, HW_AIPS_PACRU_RD(x) ^  (v)))</span></div><div class="line"><a name="l12259"></a><span class="lineno">12259</span>&#160;</div><div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;<span class="comment"> * Constants &amp; macros for individual AIPS_PACRU bitfields</span></div><div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;</div><div class="line"><a name="l12277"></a><span class="lineno">12277</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRU_TP1    (24U)         </span></div><div class="line"><a name="l12278"></a><span class="lineno">12278</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRU_TP1    (0x01000000U) </span></div><div class="line"><a name="l12279"></a><span class="lineno">12279</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRU_TP1    (1U)          </span></div><div class="line"><a name="l12282"></a><span class="lineno">12282</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRU_TP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_TP1))</span></div><div class="line"><a name="l12283"></a><span class="lineno">12283</span>&#160;</div><div class="line"><a name="l12285"></a><span class="lineno">12285</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRU_TP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRU_TP1) &amp; BM_AIPS_PACRU_TP1)</span></div><div class="line"><a name="l12286"></a><span class="lineno">12286</span>&#160;</div><div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRU_TP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_TP1) = (v))</span></div><div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;</div><div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRU_WP1    (25U)         </span></div><div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRU_WP1    (0x02000000U) </span></div><div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRU_WP1    (1U)          </span></div><div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRU_WP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_WP1))</span></div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;</div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRU_WP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRU_WP1) &amp; BM_AIPS_PACRU_WP1)</span></div><div class="line"><a name="l12312"></a><span class="lineno">12312</span>&#160;</div><div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRU_WP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_WP1) = (v))</span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;</div><div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRU_SP1    (26U)         </span></div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRU_SP1    (0x04000000U) </span></div><div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRU_SP1    (1U)          </span></div><div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRU_SP1(x) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_SP1))</span></div><div class="line"><a name="l12338"></a><span class="lineno">12338</span>&#160;</div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRU_SP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRU_SP1) &amp; BM_AIPS_PACRU_SP1)</span></div><div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;</div><div class="line"><a name="l12343"></a><span class="lineno">12343</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRU_SP1(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_SP1) = (v))</span></div><div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;</div><div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRU_TP0    (28U)         </span></div><div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRU_TP0    (0x10000000U) </span></div><div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRU_TP0    (1U)          </span></div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRU_TP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_TP0))</span></div><div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;</div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRU_TP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRU_TP0) &amp; BM_AIPS_PACRU_TP0)</span></div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;</div><div class="line"><a name="l12369"></a><span class="lineno">12369</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRU_TP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_TP0) = (v))</span></div><div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160;</div><div class="line"><a name="l12384"></a><span class="lineno">12384</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRU_WP0    (29U)         </span></div><div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRU_WP0    (0x20000000U) </span></div><div class="line"><a name="l12386"></a><span class="lineno">12386</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRU_WP0    (1U)          </span></div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRU_WP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_WP0))</span></div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;</div><div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRU_WP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRU_WP0) &amp; BM_AIPS_PACRU_WP0)</span></div><div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;</div><div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRU_WP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_WP0) = (v))</span></div><div class="line"><a name="l12396"></a><span class="lineno">12396</span>&#160;</div><div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;<span class="preprocessor">#define BP_AIPS_PACRU_SP0    (30U)         </span></div><div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160;<span class="preprocessor">#define BM_AIPS_PACRU_SP0    (0x40000000U) </span></div><div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;<span class="preprocessor">#define BS_AIPS_PACRU_SP0    (1U)          </span></div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="preprocessor">#define BR_AIPS_PACRU_SP0(x) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_SP0))</span></div><div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;</div><div class="line"><a name="l12421"></a><span class="lineno">12421</span>&#160;<span class="preprocessor">#define BF_AIPS_PACRU_SP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_AIPS_PACRU_SP0) &amp; BM_AIPS_PACRU_SP0)</span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;</div><div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;<span class="preprocessor">#define BW_AIPS_PACRU_SP0(x, v) (BITBAND_ACCESS32(HW_AIPS_PACRU_ADDR(x), BP_AIPS_PACRU_SP0) = (v))</span></div><div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;</div><div class="line"><a name="l12427"></a><span class="lineno">12427</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;<span class="comment"> * hw_aips_t - module struct</span></div><div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l12434"></a><span class="lineno"><a class="line" href="struct__hw__aips.html">12434</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__aips.html">_hw_aips</a></div><div class="line"><a name="l12435"></a><span class="lineno">12435</span>&#160;{</div><div class="line"><a name="l12436"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a01d3ea1329e98e8e25706d64806f85cf">12436</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__mpra.html">hw_aips_mpra_t</a> <a class="code" href="struct__hw__aips.html#a01d3ea1329e98e8e25706d64806f85cf">MPRA</a>;              </div><div class="line"><a name="l12437"></a><span class="lineno">12437</span>&#160;    uint8_t _reserved0[28];</div><div class="line"><a name="l12438"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#aeafe50f6e63f905450ede1b2da2a3ad5">12438</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacra.html">hw_aips_pacra_t</a> <a class="code" href="struct__hw__aips.html#aeafe50f6e63f905450ede1b2da2a3ad5">PACRA</a>;            </div><div class="line"><a name="l12439"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#ab8445998a229b89bbda4b6edcf406bc1">12439</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrb.html">hw_aips_pacrb_t</a> <a class="code" href="struct__hw__aips.html#ab8445998a229b89bbda4b6edcf406bc1">PACRB</a>;            </div><div class="line"><a name="l12440"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a160ef913a3002da852e368f5d54d52d0">12440</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrc.html">hw_aips_pacrc_t</a> <a class="code" href="struct__hw__aips.html#a160ef913a3002da852e368f5d54d52d0">PACRC</a>;            </div><div class="line"><a name="l12441"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#abcaf27dba00b199b3bd2007042c16910">12441</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrd.html">hw_aips_pacrd_t</a> <a class="code" href="struct__hw__aips.html#abcaf27dba00b199b3bd2007042c16910">PACRD</a>;            </div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;    uint8_t _reserved1[16];</div><div class="line"><a name="l12443"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#ad9c0496d1401e83dfadd92aeee814147">12443</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacre.html">hw_aips_pacre_t</a> <a class="code" href="struct__hw__aips.html#ad9c0496d1401e83dfadd92aeee814147">PACRE</a>;            </div><div class="line"><a name="l12444"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a26716b32f083d1abe3809e7a548fdb55">12444</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrf.html">hw_aips_pacrf_t</a> <a class="code" href="struct__hw__aips.html#a26716b32f083d1abe3809e7a548fdb55">PACRF</a>;            </div><div class="line"><a name="l12445"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#ab729b12f7b190d786d6e253d6782682b">12445</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrg.html">hw_aips_pacrg_t</a> <a class="code" href="struct__hw__aips.html#ab729b12f7b190d786d6e253d6782682b">PACRG</a>;            </div><div class="line"><a name="l12446"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a177db7d97603009a74d7e852d01543df">12446</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrh.html">hw_aips_pacrh_t</a> <a class="code" href="struct__hw__aips.html#a177db7d97603009a74d7e852d01543df">PACRH</a>;            </div><div class="line"><a name="l12447"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a4b8eb1a40e16fa6733be0f20ba4999b2">12447</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacri.html">hw_aips_pacri_t</a> <a class="code" href="struct__hw__aips.html#a4b8eb1a40e16fa6733be0f20ba4999b2">PACRI</a>;            </div><div class="line"><a name="l12448"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#afad9b701f382ce9e45332f88f2743c51">12448</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrj.html">hw_aips_pacrj_t</a> <a class="code" href="struct__hw__aips.html#afad9b701f382ce9e45332f88f2743c51">PACRJ</a>;            </div><div class="line"><a name="l12449"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#ac944d54a564139d2117819ef6e2077b0">12449</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrk.html">hw_aips_pacrk_t</a> <a class="code" href="struct__hw__aips.html#ac944d54a564139d2117819ef6e2077b0">PACRK</a>;            </div><div class="line"><a name="l12450"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a4fcef9ce1d48239e31605340abfb6e5c">12450</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrl.html">hw_aips_pacrl_t</a> <a class="code" href="struct__hw__aips.html#a4fcef9ce1d48239e31605340abfb6e5c">PACRL</a>;            </div><div class="line"><a name="l12451"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#aa801e08962161646524a6b0c76b337eb">12451</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrm.html">hw_aips_pacrm_t</a> <a class="code" href="struct__hw__aips.html#aa801e08962161646524a6b0c76b337eb">PACRM</a>;            </div><div class="line"><a name="l12452"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a78a2d58a08d46d8ca1243228bc1d9167">12452</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrn.html">hw_aips_pacrn_t</a> <a class="code" href="struct__hw__aips.html#a78a2d58a08d46d8ca1243228bc1d9167">PACRN</a>;            </div><div class="line"><a name="l12453"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a0d26b9dd4c8d965d38a908720cc30631">12453</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacro.html">hw_aips_pacro_t</a> <a class="code" href="struct__hw__aips.html#a0d26b9dd4c8d965d38a908720cc30631">PACRO</a>;            </div><div class="line"><a name="l12454"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#a04e3d2f12f78b6bad6cc1dbb8c24c704">12454</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacrp.html">hw_aips_pacrp_t</a> <a class="code" href="struct__hw__aips.html#a04e3d2f12f78b6bad6cc1dbb8c24c704">PACRP</a>;            </div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;    uint8_t _reserved2[16];</div><div class="line"><a name="l12456"></a><span class="lineno"><a class="line" href="struct__hw__aips.html#ac220c75d60f70e9fd86cf43ef7006cec">12456</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__aips__pacru.html">hw_aips_pacru_t</a> <a class="code" href="struct__hw__aips.html#ac220c75d60f70e9fd86cf43ef7006cec">PACRU</a>;            </div><div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;} <a class="code" href="struct__hw__aips.html">hw_aips_t</a>;</div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;</div><div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;<span class="preprocessor">#define HW_AIPS(x)     (*(hw_aips_t *)(x))</span></div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;</div><div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_AIPS_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l12467"></a><span class="lineno">12467</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__aips_html_abcaf27dba00b199b3bd2007042c16910"><div class="ttname"><a href="struct__hw__aips.html#abcaf27dba00b199b3bd2007042c16910">_hw_aips::PACRD</a></div><div class="ttdeci">__IO hw_aips_pacrd_t PACRD</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12441</div></div>
<div class="ttc" id="union__hw__aips__pacrc_html"><div class="ttname"><a href="union__hw__aips__pacrc.html">_hw_aips_pacrc</a></div><div class="ttdoc">HW_AIPS_PACRC - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:2142</div></div>
<div class="ttc" id="struct__hw__aips_html_a4b8eb1a40e16fa6733be0f20ba4999b2"><div class="ttname"><a href="struct__hw__aips.html#a4b8eb1a40e16fa6733be0f20ba4999b2">_hw_aips::PACRI</a></div><div class="ttdeci">__IO hw_aips_pacri_t PACRI</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12447</div></div>
<div class="ttc" id="struct__hw__aips_html_a04e3d2f12f78b6bad6cc1dbb8c24c704"><div class="ttname"><a href="struct__hw__aips.html#a04e3d2f12f78b6bad6cc1dbb8c24c704">_hw_aips::PACRP</a></div><div class="ttdeci">__IO hw_aips_pacrp_t PACRP</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12454</div></div>
<div class="ttc" id="struct__hw__aips_html_a177db7d97603009a74d7e852d01543df"><div class="ttname"><a href="struct__hw__aips.html#a177db7d97603009a74d7e852d01543df">_hw_aips::PACRH</a></div><div class="ttdeci">__IO hw_aips_pacrh_t PACRH</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12446</div></div>
<div class="ttc" id="union__hw__aips__mpra_html"><div class="ttname"><a href="union__hw__aips__mpra.html">_hw_aips_mpra</a></div><div class="ttdoc">HW_AIPS_MPRA - Master Privilege Register A (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:136</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a024807f7a2cf3387216cbfa0a782f0c7"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a024807f7a2cf3387216cbfa0a782f0c7">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTW0</a></div><div class="ttdeci">uint32_t MTW0</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:163</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_af32fa56357f8daf966cb92227559aefb"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#af32fa56357f8daf966cb92227559aefb">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTR2</a></div><div class="ttdeci">uint32_t MTR2</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:156</div></div>
<div class="ttc" id="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrb_1_1__hw__aips__pacrb__bitfields.html">_hw_aips_pacrb::_hw_aips_pacrb_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:1402</div></div>
<div class="ttc" id="struct__hw__aips_html_aa801e08962161646524a6b0c76b337eb"><div class="ttname"><a href="struct__hw__aips.html#aa801e08962161646524a6b0c76b337eb">_hw_aips::PACRM</a></div><div class="ttdeci">__IO hw_aips_pacrm_t PACRM</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12451</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a70557b47cf4b4a8784b7ae3ba03d55ff"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a70557b47cf4b4a8784b7ae3ba03d55ff">_hw_aips_mpra::_hw_aips_mpra_bitfields::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:153</div></div>
<div class="ttc" id="union__hw__aips__pacru_html"><div class="ttname"><a href="union__hw__aips__pacru.html">_hw_aips_pacru</a></div><div class="ttdoc">HW_AIPS_PACRU - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12230</div></div>
<div class="ttc" id="union__hw__aips__pacrg_html"><div class="ttname"><a href="union__hw__aips__pacrg.html">_hw_aips_pacrg</a></div><div class="ttdoc">HW_AIPS_PACRG - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:5042</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a5ddb6d4a56167f1e3bd939b28c61395f"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a5ddb6d4a56167f1e3bd939b28c61395f">_hw_aips_mpra::_hw_aips_mpra_bitfields::MPL2</a></div><div class="ttdeci">uint32_t MPL2</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:154</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_ad718097cca3508c6956ac976a9211061"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad718097cca3508c6956ac976a9211061">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTR3</a></div><div class="ttdeci">uint32_t MTR3</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:152</div></div>
<div class="ttc" id="union__hw__aips__pacrn_html"><div class="ttname"><a href="union__hw__aips__pacrn.html">_hw_aips_pacrn</a></div><div class="ttdoc">HW_AIPS_PACRN - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:10075</div></div>
<div class="ttc" id="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacre_1_1__hw__aips__pacre__bitfields.html">_hw_aips_pacre::_hw_aips_pacre_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:3607</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a20bbbea7ea2880c747200c8e3f330722"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a20bbbea7ea2880c747200c8e3f330722">_hw_aips_mpra::_hw_aips_mpra_bitfields::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:157</div></div>
<div class="ttc" id="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrg_1_1__hw__aips__pacrg__bitfields.html">_hw_aips_pacrg::_hw_aips_pacrg_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:5045</div></div>
<div class="ttc" id="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields.html">_hw_aips_pacro::_hw_aips_pacro_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:10797</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a458b2020ef06d05625ab661e8c355558"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a458b2020ef06d05625ab661e8c355558">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTR4</a></div><div class="ttdeci">uint32_t MTR4</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:148</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html">_hw_aips_mpra::_hw_aips_mpra_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:139</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a7863d9426d24dedfa85244d38b301067"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a7863d9426d24dedfa85244d38b301067">_hw_aips_mpra::_hw_aips_mpra_bitfields::MPL3</a></div><div class="ttdeci">uint32_t MPL3</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:150</div></div>
<div class="ttc" id="struct__hw__aips_html_a01d3ea1329e98e8e25706d64806f85cf"><div class="ttname"><a href="struct__hw__aips.html#a01d3ea1329e98e8e25706d64806f85cf">_hw_aips::MPRA</a></div><div class="ttdeci">__IO hw_aips_mpra_t MPRA</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12436</div></div>
<div class="ttc" id="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrp_1_1__hw__aips__pacrp__bitfields.html">_hw_aips_pacrp::_hw_aips_pacrp_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:11516</div></div>
<div class="ttc" id="struct__hw__aips_html_ac220c75d60f70e9fd86cf43ef7006cec"><div class="ttname"><a href="struct__hw__aips.html#ac220c75d60f70e9fd86cf43ef7006cec">_hw_aips::PACRU</a></div><div class="ttdeci">__IO hw_aips_pacru_t PACRU</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12456</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_affb9ee0e38a9740a7b4989cb3c5dd630"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#affb9ee0e38a9740a7b4989cb3c5dd630">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTR0</a></div><div class="ttdeci">uint32_t MTR0</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:164</div></div>
<div class="ttc" id="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacri_1_1__hw__aips__pacri__bitfields.html">_hw_aips_pacri::_hw_aips_pacri_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:6483</div></div>
<div class="ttc" id="union__hw__aips__pacrf_html"><div class="ttname"><a href="union__hw__aips__pacrf.html">_hw_aips_pacrf</a></div><div class="ttdoc">HW_AIPS_PACRF - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:4323</div></div>
<div class="ttc" id="union__hw__aips__pacrm_html"><div class="ttname"><a href="union__hw__aips__pacrm.html">_hw_aips_pacrm</a></div><div class="ttdoc">HW_AIPS_PACRM - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:9356</div></div>
<div class="ttc" id="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrc_1_1__hw__aips__pacrc__bitfields.html">_hw_aips_pacrc::_hw_aips_pacrc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:2145</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a305196e27773469c7b3eb8e7d14a70a1"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a305196e27773469c7b3eb8e7d14a70a1">_hw_aips_mpra::_hw_aips_mpra_bitfields::RESERVED5</a></div><div class="ttdeci">uint32_t RESERVED5</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:161</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a6c1b11ea3281ea043483adb9dde43f31"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a6c1b11ea3281ea043483adb9dde43f31">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTW3</a></div><div class="ttdeci">uint32_t MTW3</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:151</div></div>
<div class="ttc" id="struct__hw__aips_html_a160ef913a3002da852e368f5d54d52d0"><div class="ttname"><a href="struct__hw__aips.html#a160ef913a3002da852e368f5d54d52d0">_hw_aips::PACRC</a></div><div class="ttdeci">__IO hw_aips_pacrc_t PACRC</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12440</div></div>
<div class="ttc" id="struct__hw__aips_html_a26716b32f083d1abe3809e7a548fdb55"><div class="ttname"><a href="struct__hw__aips.html#a26716b32f083d1abe3809e7a548fdb55">_hw_aips::PACRF</a></div><div class="ttdeci">__IO hw_aips_pacrf_t PACRF</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12444</div></div>
<div class="ttc" id="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrk_1_1__hw__aips__pacrk__bitfields.html">_hw_aips_pacrk::_hw_aips_pacrk_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:7921</div></div>
<div class="ttc" id="union__hw__aips__pacrj_html"><div class="ttname"><a href="union__hw__aips__pacrj.html">_hw_aips_pacrj</a></div><div class="ttdoc">HW_AIPS_PACRJ - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:7199</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_aac4ab63029ef2895fa88f96011ff4e65"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#aac4ab63029ef2895fa88f96011ff4e65">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTW4</a></div><div class="ttdeci">uint32_t MTW4</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:147</div></div>
<div class="ttc" id="struct__hw__aips_html_aeafe50f6e63f905450ede1b2da2a3ad5"><div class="ttname"><a href="struct__hw__aips.html#aeafe50f6e63f905450ede1b2da2a3ad5">_hw_aips::PACRA</a></div><div class="ttdeci">__IO hw_aips_pacra_t PACRA</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12438</div></div>
<div class="ttc" id="union__hw__aips__pacre_html"><div class="ttname"><a href="union__hw__aips__pacre.html">_hw_aips_pacre</a></div><div class="ttdoc">HW_AIPS_PACRE - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:3604</div></div>
<div class="ttc" id="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrn_1_1__hw__aips__pacrn__bitfields.html">_hw_aips_pacrn::_hw_aips_pacrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:10078</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_ad2ce67f3d021c8e6dd9f1cca4878f8de"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ad2ce67f3d021c8e6dd9f1cca4878f8de">_hw_aips_mpra::_hw_aips_mpra_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:145</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a9e6185e9dbc1f9e1c81d63741362568d"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9e6185e9dbc1f9e1c81d63741362568d">_hw_aips_mpra::_hw_aips_mpra_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:141</div></div>
<div class="ttc" id="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrh_1_1__hw__aips__pacrh__bitfields.html">_hw_aips_pacrh::_hw_aips_pacrh_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:5764</div></div>
<div class="ttc" id="union__hw__aips__pacrl_html"><div class="ttname"><a href="union__hw__aips__pacrl.html">_hw_aips_pacrl</a></div><div class="ttdoc">HW_AIPS_PACRL - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:8637</div></div>
<div class="ttc" id="struct__hw__aips_html_afad9b701f382ce9e45332f88f2743c51"><div class="ttname"><a href="struct__hw__aips.html#afad9b701f382ce9e45332f88f2743c51">_hw_aips::PACRJ</a></div><div class="ttdeci">__IO hw_aips_pacrj_t PACRJ</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12448</div></div>
<div class="ttc" id="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields.html">_hw_aips_pacru::_hw_aips_pacru_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12233</div></div>
<div class="ttc" id="union__hw__aips__pacri_html"><div class="ttname"><a href="union__hw__aips__pacri.html">_hw_aips_pacri</a></div><div class="ttdoc">HW_AIPS_PACRI - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:6480</div></div>
<div class="ttc" id="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrj_1_1__hw__aips__pacrj__bitfields.html">_hw_aips_pacrj::_hw_aips_pacrj_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:7202</div></div>
<div class="ttc" id="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacra_1_1__hw__aips__pacra__bitfields.html">_hw_aips_pacra::_hw_aips_pacra_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:659</div></div>
<div class="ttc" id="struct__hw__aips_html_ab8445998a229b89bbda4b6edcf406bc1"><div class="ttname"><a href="struct__hw__aips.html#ab8445998a229b89bbda4b6edcf406bc1">_hw_aips::PACRB</a></div><div class="ttdeci">__IO hw_aips_pacrb_t PACRB</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12439</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a3547e69fbf063d7bbf37301350090ecc"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a3547e69fbf063d7bbf37301350090ecc">_hw_aips_mpra::_hw_aips_mpra_bitfields::MPL5</a></div><div class="ttdeci">uint32_t MPL5</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:142</div></div>
<div class="ttc" id="union__hw__aips__pacrp_html"><div class="ttname"><a href="union__hw__aips__pacrp.html">_hw_aips_pacrp</a></div><div class="ttdoc">HW_AIPS_PACRP - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:11513</div></div>
<div class="ttc" id="struct__hw__aips_html_a78a2d58a08d46d8ca1243228bc1d9167"><div class="ttname"><a href="struct__hw__aips.html#a78a2d58a08d46d8ca1243228bc1d9167">_hw_aips::PACRN</a></div><div class="ttdeci">__IO hw_aips_pacrn_t PACRN</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12452</div></div>
<div class="ttc" id="union__hw__aips__pacrb_html"><div class="ttname"><a href="union__hw__aips__pacrb.html">_hw_aips_pacrb</a></div><div class="ttdoc">HW_AIPS_PACRB - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:1399</div></div>
<div class="ttc" id="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrm_1_1__hw__aips__pacrm__bitfields.html">_hw_aips_pacrm::_hw_aips_pacrm_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:9359</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a57aed24e30dc729b1aaf5f980ceb4bbb"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a57aed24e30dc729b1aaf5f980ceb4bbb">_hw_aips_mpra::_hw_aips_mpra_bitfields::MPL1</a></div><div class="ttdeci">uint32_t MPL1</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:158</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_aa34cc70adb87d3a879a259dda9cc53ef"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#aa34cc70adb87d3a879a259dda9cc53ef">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTW1</a></div><div class="ttdeci">uint32_t MTW1</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:159</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_ac30ef3692a06ba8b4b24bf856560d1f8"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ac30ef3692a06ba8b4b24bf856560d1f8">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTR5</a></div><div class="ttdeci">uint32_t MTR5</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:144</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a226e0bc76f52e35f1c30fbbebd506b27"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a226e0bc76f52e35f1c30fbbebd506b27">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTW5</a></div><div class="ttdeci">uint32_t MTW5</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:143</div></div>
<div class="ttc" id="union__hw__aips__pacrd_html"><div class="ttname"><a href="union__hw__aips__pacrd.html">_hw_aips_pacrd</a></div><div class="ttdoc">HW_AIPS_PACRD - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:2885</div></div>
<div class="ttc" id="struct__hw__aips_html_a0d26b9dd4c8d965d38a908720cc30631"><div class="ttname"><a href="struct__hw__aips.html#a0d26b9dd4c8d965d38a908720cc30631">_hw_aips::PACRO</a></div><div class="ttdeci">__IO hw_aips_pacro_t PACRO</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12453</div></div>
<div class="ttc" id="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrd_1_1__hw__aips__pacrd__bitfields.html">_hw_aips_pacrd::_hw_aips_pacrd_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:2888</div></div>
<div class="ttc" id="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrl_1_1__hw__aips__pacrl__bitfields.html">_hw_aips_pacrl::_hw_aips_pacrl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:8640</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a1a5c7f4fcee6df73eeb62c372a123868"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a5c7f4fcee6df73eeb62c372a123868">_hw_aips_mpra::_hw_aips_mpra_bitfields::RESERVED6</a></div><div class="ttdeci">uint32_t RESERVED6</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:165</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a4755ae00fe6a55d9b49177a0f7f66a88"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a4755ae00fe6a55d9b49177a0f7f66a88">_hw_aips_mpra::_hw_aips_mpra_bitfields::MPL4</a></div><div class="ttdeci">uint32_t MPL4</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:146</div></div>
<div class="ttc" id="union__hw__aips__pacrk_html"><div class="ttname"><a href="union__hw__aips__pacrk.html">_hw_aips_pacrk</a></div><div class="ttdoc">HW_AIPS_PACRK - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:7918</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_ac997d2d7e2007510afe846783003a460"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#ac997d2d7e2007510afe846783003a460">_hw_aips_mpra::_hw_aips_mpra_bitfields::MPL0</a></div><div class="ttdeci">uint32_t MPL0</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:162</div></div>
<div class="ttc" id="struct__hw__aips_html_ab729b12f7b190d786d6e253d6782682b"><div class="ttname"><a href="struct__hw__aips.html#ab729b12f7b190d786d6e253d6782682b">_hw_aips::PACRG</a></div><div class="ttdeci">__IO hw_aips_pacrg_t PACRG</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12445</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a1a8bd8d890380ddf98b8142abc7025bb"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a1a8bd8d890380ddf98b8142abc7025bb">_hw_aips_mpra::_hw_aips_mpra_bitfields::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:149</div></div>
<div class="ttc" id="struct__hw__aips_html_ad9c0496d1401e83dfadd92aeee814147"><div class="ttname"><a href="struct__hw__aips.html#ad9c0496d1401e83dfadd92aeee814147">_hw_aips::PACRE</a></div><div class="ttdeci">__IO hw_aips_pacre_t PACRE</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12443</div></div>
<div class="ttc" id="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields_html"><div class="ttname"><a href="struct__hw__aips__pacrf_1_1__hw__aips__pacrf__bitfields.html">_hw_aips_pacrf::_hw_aips_pacrf_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:4326</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a9d010f781f5ddb6b729ee19c08ffa12a"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a9d010f781f5ddb6b729ee19c08ffa12a">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTW2</a></div><div class="ttdeci">uint32_t MTW2</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:155</div></div>
<div class="ttc" id="struct__hw__aips_html_a4fcef9ce1d48239e31605340abfb6e5c"><div class="ttname"><a href="struct__hw__aips.html#a4fcef9ce1d48239e31605340abfb6e5c">_hw_aips::PACRL</a></div><div class="ttdeci">__IO hw_aips_pacrl_t PACRL</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12450</div></div>
<div class="ttc" id="union__hw__aips__pacrh_html"><div class="ttname"><a href="union__hw__aips__pacrh.html">_hw_aips_pacrh</a></div><div class="ttdoc">HW_AIPS_PACRH - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:5761</div></div>
<div class="ttc" id="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields_html_a2827a95b86bc541882f3f85989d83e4f"><div class="ttname"><a href="struct__hw__aips__mpra_1_1__hw__aips__mpra__bitfields.html#a2827a95b86bc541882f3f85989d83e4f">_hw_aips_mpra::_hw_aips_mpra_bitfields::MTR1</a></div><div class="ttdeci">uint32_t MTR1</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:160</div></div>
<div class="ttc" id="union__hw__aips__pacro_html"><div class="ttname"><a href="union__hw__aips__pacro.html">_hw_aips_pacro</a></div><div class="ttdoc">HW_AIPS_PACRO - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:10794</div></div>
<div class="ttc" id="struct__hw__aips_html_ac944d54a564139d2117819ef6e2077b0"><div class="ttname"><a href="struct__hw__aips.html#ac944d54a564139d2117819ef6e2077b0">_hw_aips::PACRK</a></div><div class="ttdeci">__IO hw_aips_pacrk_t PACRK</div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12449</div></div>
<div class="ttc" id="union__hw__aips__pacra_html"><div class="ttname"><a href="union__hw__aips__pacra.html">_hw_aips_pacra</a></div><div class="ttdoc">HW_AIPS_PACRA - Peripheral Access Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:656</div></div>
<div class="ttc" id="struct__hw__aips_html"><div class="ttname"><a href="struct__hw__aips.html">_hw_aips</a></div><div class="ttdoc">All AIPS module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_aips.h:12434</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
