C:/Xilinx92i/verilog/src/glbl.v
D:/git repositories/vlsi-dsp/lab/lab 5 - fir filter/fir_filter_ise/fir_filter.v
D:/git repositories/vlsi-dsp/lab/lab 5 - fir filter/fir_filter_ise/fir_wf.tfw
