//---------------------------------------------------design-------------------------------------------------------------------
module mux_3_1(input reg [1:0] sel,input i0,i1,i2,i3,output reg  y);
assign i3=0;
always @(*)begin 
  case (sel)
2'h0:y=i0;
2'h1:y=i1;
2'h2:y=i2;
2'h3:y=i3;
default:$display("Invaild");
  endcase
  end
endmodule
//---------------------------------------------------------test_bench----------------------------------------------------------------------
module tb;
  reg [1:0] sel;
reg i0,i1,i2,i3;
wire y;

  mux_3_1 mux(sel,i0,i1,i2,i3,y);
initial begin

  $monitor ("sel=%b,i0=%b,i1=%b,i2=%b,i3=%b-->y=%b",sel,i0,i1,i2,i3,y);
  {i3,i2,i1,i0}=4'h5;
  repeat (5)begin
sel=$random;
#5;
  end
end
endmodule 
