<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U01_LBUS_TOP_U04_DRAM_RD_IFContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000031.htm">tb_top</a>/<a href="z000053.htm">U_FPGA_TOP_SIM</a>/<a href="z002866.htm">U01_LBUS_TOP</a>/<a href="z011260.htm">U04_DRAM_RD_IF</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="covered"><a name="cvg11261"/><hr/><table>
  <tr l="234" lnk="__HDL_srcfile_6.htm#234" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="234" lnk="__HDL_srcfile_6.htm#234" z="        if (RST) begin" k="11261_0$011260" h="138" c="g"/>
  <tr cr="c" t="T" l="237" lnk="__HDL_srcfile_6.htm#237" z="            if (DRAM_RD_TRIG) begin" k="11261_1$011260" h="28" c="g"/>
  <tr cr="c" t="T" l="239" lnk="__HDL_srcfile_6.htm#239" z="            end else if (r_MEM_RD_ACK) begin" k="11261_2$011260" h="28" c="g"/>
  <tr cr="c" t="A" l="234" lnk="__HDL_srcfile_6.htm#234" z="        if (RST) begin" k="11261_3$011260" h="905013" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11262"/><hr/><table>
  <tr l="246" lnk="__HDL_srcfile_6.htm#246" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="246" lnk="__HDL_srcfile_6.htm#246" z="        if (RST) begin" k="11262_0$011260" h="138" c="g"/>
  <tr cr="c" t="T" l="250" lnk="__HDL_srcfile_6.htm#250" z="            if (DRAM_RD_TRIG) begin" k="11262_1$011260" h="28" c="g"/>
  <tr cr="c" t="A" l="246" lnk="__HDL_srcfile_6.htm#246" z="        if (RST) begin" k="11262_2$011260" h="905041" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11263"/><hr/><table>
  <tr l="266" lnk="__HDL_srcfile_6.htm#266" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="266" lnk="__HDL_srcfile_6.htm#266" z="        if (RST) begin" k="11263_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="268" lnk="__HDL_srcfile_6.htm#268" z="        end else begin" k="11263_1$011260" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11264"/><hr/><table>
  <tr l="280" lnk="__HDL_srcfile_6.htm#280" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="280" lnk="__HDL_srcfile_6.htm#280" z="        if (RST) begin" k="11264_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="282" lnk="__HDL_srcfile_6.htm#282" z="        end else begin" k="11264_1$011260" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11265"/><hr/><table>
  <tr l="294" lnk="__HDL_srcfile_6.htm#294" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="294" lnk="__HDL_srcfile_6.htm#294" z="        if (RST) begin" k="11265_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="296" lnk="__HDL_srcfile_6.htm#296" z="        end else begin" k="11265_1$011260" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11266"/><hr/><table>
  <tr l="308" lnk="__HDL_srcfile_6.htm#308" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="308" lnk="__HDL_srcfile_6.htm#308" z="        if (RST) begin" k="11266_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="310" lnk="__HDL_srcfile_6.htm#310" z="        end else begin" k="11266_1$011260" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11267"/><hr/><table>
  <tr l="321" lnk="__HDL_srcfile_6.htm#321" z="    assign s_MEM_RD_DATA                = (s_MEM_RD_SEL[0] == 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="321" lnk="__HDL_srcfile_6.htm#321" z="    assign s_MEM_RD_DATA                = (s_MEM_RD_SEL[0] == 1..." k="11267_0$011260" h="390" c="g"/>
  <tr cr="c" t="E" l="322" lnk="__HDL_srcfile_6.htm#322" z="                                          (s_MEM_RD_SEL[1] == 1..." k="11267_1$011260" h="2356" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11268"/><hr/><table>
  <tr l="322" lnk="__HDL_srcfile_6.htm#322" z="                                          (s_MEM_RD_SEL[1] == 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="322" lnk="__HDL_srcfile_6.htm#322" z="                                          (s_MEM_RD_SEL[1] == 1..." k="11268_0$011260" h="390" c="g"/>
  <tr cr="c" t="E" l="323" lnk="__HDL_srcfile_6.htm#323" z="                                          (s_MEM_RD_SEL[2] == 1..." k="11268_1$011260" h="1966" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11269"/><hr/><table>
  <tr l="323" lnk="__HDL_srcfile_6.htm#323" z="                                          (s_MEM_RD_SEL[2] == 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="323" lnk="__HDL_srcfile_6.htm#323" z="                                          (s_MEM_RD_SEL[2] == 1..." k="11269_0$011260" h="390" c="g"/>
  <tr cr="c" t="E" l="324" lnk="__HDL_srcfile_6.htm#324" z="                                          (s_MEM_RD_SEL[3] == 1..." k="11269_1$011260" h="1576" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11270"/><hr/><table>
  <tr l="324" lnk="__HDL_srcfile_6.htm#324" z="                                          (s_MEM_RD_SEL[3] == 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="324" lnk="__HDL_srcfile_6.htm#324" z="                                          (s_MEM_RD_SEL[3] == 1..." k="11270_0$011260" h="390" c="g"/>
  <tr cr="c" t="E" l="325" lnk="__HDL_srcfile_6.htm#325" z="                                          (s_MEM_RD_SEL[4] == 1..." k="11270_1$011260" h="1186" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11271"/><hr/><table>
  <tr l="325" lnk="__HDL_srcfile_6.htm#325" z="                                          (s_MEM_RD_SEL[4] == 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="325" lnk="__HDL_srcfile_6.htm#325" z="                                          (s_MEM_RD_SEL[4] == 1..." k="11271_0$011260" h="390" c="g"/>
  <tr cr="c" t="E" l="326" lnk="__HDL_srcfile_6.htm#326" z="                                          (s_MEM_RD_SEL[5] == 1..." k="11271_1$011260" h="796" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11272"/><hr/><table>
  <tr l="326" lnk="__HDL_srcfile_6.htm#326" z="                                          (s_MEM_RD_SEL[5] == 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="326" lnk="__HDL_srcfile_6.htm#326" z="                                          (s_MEM_RD_SEL[5] == 1..." k="11272_0$011260" h="390" c="g"/>
  <tr cr="c" t="E" l="327" lnk="__HDL_srcfile_6.htm#327" z="                                          (s_MEM_RD_SEL[6] == 1..." k="11272_1$011260" h="406" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11273"/><hr/><table>
  <tr l="327" lnk="__HDL_srcfile_6.htm#327" z="                                          (s_MEM_RD_SEL[6] == 1..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="327" lnk="__HDL_srcfile_6.htm#327" z="                                          (s_MEM_RD_SEL[6] == 1..." k="11273_0$011260" h="390" c="g"/>
  <tr cr="c" t="E" l="327" lnk="__HDL_srcfile_6.htm#327" z="                                          (s_MEM_RD_SEL[6] == 1..." k="11273_1$011260" h="16" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11274"/><hr/><table>
  <tr l="330" lnk="__HDL_srcfile_6.htm#330" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="330" lnk="__HDL_srcfile_6.htm#330" z="        if (RST) begin" k="11274_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="332" lnk="__HDL_srcfile_6.htm#332" z="        end else begin" k="11274_1$011260" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11275"/><hr/><table>
  <tr l="344" lnk="__HDL_srcfile_6.htm#344" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="344" lnk="__HDL_srcfile_6.htm#344" z="        if (RST) begin" k="11275_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="347" lnk="__HDL_srcfile_6.htm#347" z="        end else begin" k="11275_1$011260" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11276"/><hr/><table>
  <tr l="354" lnk="__HDL_srcfile_6.htm#354" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="354" lnk="__HDL_srcfile_6.htm#354" z="        if (RST) begin" k="11276_0$011260" h="138" c="g"/>
  <tr cr="c" t="T" l="357" lnk="__HDL_srcfile_6.htm#357" z="            if (DRAM_RD_TRIG) begin" k="11276_1$011260" h="28" c="g"/>
  <tr cr="c" t="E" l="359" lnk="__HDL_srcfile_6.htm#359" z="            end else begin" k="11276_2$011260" h="905041" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11277"/><hr/><table>
  <tr l="389" lnk="__HDL_srcfile_6.htm#389" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="389" lnk="__HDL_srcfile_6.htm#389" z="        if (RST) begin" k="11277_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="391" lnk="__HDL_srcfile_6.htm#391" z="        end else begin" k="11277_1$011260" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11278"/><hr/><table>
  <tr l="397" lnk="__HDL_srcfile_6.htm#397" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="397" lnk="__HDL_srcfile_6.htm#397" z="        if (RST) begin" k="11278_0$011260" h="138" c="g"/>
  <tr cr="c" t="T" l="400" lnk="__HDL_srcfile_6.htm#400" z="            if (DRAM_RD_TRIG) begin" k="11278_1$011260" h="28" c="g"/>
  <tr cr="c" t="E" l="402" lnk="__HDL_srcfile_6.htm#402" z="            end else begin" k="11278_2$011260" h="905041" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11279"/><hr/><table>
  <tr l="409" lnk="__HDL_srcfile_6.htm#409" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="409" lnk="__HDL_srcfile_6.htm#409" z="        if (RST) begin" k="11279_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="412" lnk="__HDL_srcfile_6.htm#412" z="        end else begin" k="11279_1$011260" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11280"/><hr/><table>
  <tr l="419" lnk="__HDL_srcfile_6.htm#419" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="419" lnk="__HDL_srcfile_6.htm#419" z="        if (RST) begin" k="11280_0$011260" h="138" c="g"/>
  <tr cr="c" t="T" l="422" lnk="__HDL_srcfile_6.htm#422" z="            if (DRAM_RD_TRIG) begin" k="11280_1$011260" h="28" c="g"/>
  <tr cr="c" t="T" l="424" lnk="__HDL_srcfile_6.htm#424" z="            end else if (r_DBUF_WEN &amp; (~r_DBUF_REN)) begin" k="11280_2$011260" h="2688" c="g"/>
  <tr cr="c" t="T" l="426" lnk="__HDL_srcfile_6.htm#426" z="            end else if (r_DBUF_REN &amp; (~r_DBUF_WEN)) begin" k="11280_3$011260" h="2688" c="g"/>
  <tr cr="c" t="A" l="419" lnk="__HDL_srcfile_6.htm#419" z="        if (RST) begin" k="11280_4$011260" h="899665" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11281"/><hr/><table>
  <tr l="433" lnk="__HDL_srcfile_6.htm#433" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="433" lnk="__HDL_srcfile_6.htm#433" z="        if (RST) begin" k="11281_0$011260" h="138" c="g"/>
  <tr cr="c" t="T" l="436" lnk="__HDL_srcfile_6.htm#436" z="            if (DRAM_RD_TRIG) begin" k="11281_1$011260" h="28" c="g"/>
  <tr cr="c" t="T" l="438" lnk="__HDL_srcfile_6.htm#438" z="            end else if (r_MEM_RD_EOP) begin" k="11281_2$011260" h="28" c="g"/>
  <tr cr="c" t="A" l="433" lnk="__HDL_srcfile_6.htm#433" z="        if (RST) begin" k="11281_3$011260" h="905013" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg11282"/><hr/><table>
  <tr l="451" lnk="__HDL_srcfile_6.htm#451" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="451" lnk="__HDL_srcfile_6.htm#451" z="        if (RST) begin" k="11282_0$011260" h="138" c="g"/>
  <tr cr="c" t="E" l="479" lnk="__HDL_srcfile_6.htm#479" z="        end else begin" k="11282_1$011260" h="905069" c="g"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
