INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.gen/sources_1/ip/xfft_32_1/sim/xfft_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/vivado_proj/fmcw_radar_core/fmcw_radar_core.gen/sources_1/ip/xfft_128_1/sim/xfft_128.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_128'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_doppler_notch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADR_doppler_notch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_os_cfar_2d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADR_os_cfar_2d'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_radar_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADR_radar_core'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tws_tracker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADR_tws_tracker'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/corner_turner.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'corner_turner'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/magnitude_calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'magnitude_calc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/window_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'window_multiplier'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/ADR_tb_quick.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADR_tb_quick'
