// Seed: 3655565384
module module_0;
  localparam id_1 = -1;
  wire id_2;
  assign module_1.id_0 = 0;
  parameter id_3 = id_1 == id_1;
  logic [1 'd0 : 1 'b0] id_4, id_5;
  logic id_6;
  ;
  always @(posedge id_1);
  logic id_7;
  ;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input wire id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wand id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri id_11,
    output supply1 id_12
    , id_15,
    input supply1 id_13
);
  generate
    logic [-1  +  -1 'b0 : -1  -  1 'd0] id_16;
    assign id_15 = 1 == id_6;
  endgenerate
  module_0 modCall_1 ();
endmodule
