<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>
defines: 
time_elapsed: 0.656s
ram usage: 39728 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpb2yioqou/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_m1 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v:1</a>: No timescale set for &#34;m1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v:4</a>: No timescale set for &#34;m2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v:7</a>: No timescale set for &#34;tb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v:1</a>: Compile module &#34;work@m1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v:4</a>: Compile module &#34;work@m2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v:7</a>: Compile module &#34;work@tb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v:7</a>: Top level module &#34;work@tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_m1 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@tb), id:17
|vpiName:work@tb
|uhdmallPackages:
\_package: builtin, id:18, parent:work@tb
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:19
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:20
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:21
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:22
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@m1, id:23, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:1, parent:work@tb
  |vpiDefName:work@m1
  |vpiFullName:work@m1
  |vpiPort:
  \_port: (x), id:24, line:1
    |vpiName:x
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:26
      |vpiActual:
      \_logic_net: (x), id:25, line:1
        |vpiName:x
        |vpiFullName:work@m1.x
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (x), id:25, line:1
|uhdmallModules:
\_module: work@m2, id:27, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:4, parent:work@tb
  |vpiDefName:work@m2
  |vpiFullName:work@m2
  |vpiPort:
  \_port: (y), id:28, line:4
    |vpiName:y
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:30
      |vpiActual:
      \_logic_net: (y), id:29, line:4
        |vpiName:y
        |vpiFullName:work@m2.y
  |vpiNet:
  \_logic_net: (y), id:29, line:4
|uhdmallModules:
\_module: work@tb, id:31, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:7, parent:work@tb
  |vpiDefName:work@tb
  |vpiFullName:work@tb
  |vpiNet:
  \_logic_net: (y), id:32, line:8
    |vpiName:y
    |vpiFullName:work@tb.y
    |vpiNetType:1
|uhdmtopModules:
\_module: work@tb (work@tb), id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:7
  |vpiDefName:work@tb
  |vpiName:work@tb
  |vpiModule:
  \_module: work@m1 (foo), id:34, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:9, parent:work@tb
    |vpiDefName:work@m1
    |vpiName:foo
    |vpiFullName:work@tb.foo
    |vpiPort:
    \_port: (x), id:4, line:1, parent:foo
      |vpiName:x
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (y), id:11, line:9
        |vpiName:y
        |vpiActual:
        \_logic_net: (y), id:3, line:8, parent:work@tb
          |vpiName:y
          |vpiFullName:work@tb.y
          |vpiNetType:1
          |vpiRange:
          \_range: , id:2
            |vpiLeftRange:
            \_constant: , id:0
              |INT:3
            |vpiRightRange:
            \_constant: , id:1
              |INT:0
      |vpiLowConn:
      \_ref_obj: , id:9
        |vpiActual:
        \_logic_net: (x), id:8, line:1, parent:foo
          |vpiName:x
          |vpiFullName:work@tb.foo.x
          |vpiNetType:48
          |vpiRange:
          \_range: , id:7
            |vpiLeftRange:
            \_constant: , id:5
              |INT:7
            |vpiRightRange:
            \_constant: , id:6
              |INT:0
    |vpiNet:
    \_logic_net: (x), id:8, line:1, parent:foo
    |vpiInstance:
    \_module: work@tb (work@tb), id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:7
    |vpiModule:
    \_module: work@tb (work@tb), id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:7
  |vpiModule:
  \_module: work@m2 (bar), id:35, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:10, parent:work@tb
    |vpiDefName:work@m2
    |vpiName:bar
    |vpiFullName:work@tb.bar
    |vpiPort:
    \_port: (y), id:12, line:4, parent:bar
      |vpiName:y
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (y), id:16, line:10
        |vpiName:y
        |vpiActual:
        \_logic_net: (y), id:3, line:8, parent:work@tb
      |vpiLowConn:
      \_ref_obj: , id:14
        |vpiActual:
        \_logic_net: (y), id:13, line:4, parent:bar
          |vpiName:y
          |vpiFullName:work@tb.bar.y
    |vpiNet:
    \_logic_net: (y), id:13, line:4, parent:bar
    |vpiInstance:
    \_module: work@tb (work@tb), id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:7
    |vpiModule:
    \_module: work@tb (work@tb), id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3190941.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3190941.v</a>, line:7
  |vpiNet:
  \_logic_net: (y), id:3, line:8, parent:work@tb

Object: work_m1 of type 32 @ 1
Object: work_m2 of type 32 @ 4
Object: work_tb of type 32 @ 7
Object: builtin of type 600 @ 0
Object: work_tb of type 32 @ 7
Object: foo of type 32 @ 9
Object: x of type 44 @ 1
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: x of type 36 @ 1
Object: y of type 608 @ 9
Object: bar of type 32 @ 10
Object: y of type 44 @ 4
Object: y of type 36 @ 4
Object: y of type 608 @ 10
Object: y of type 36 @ 8
%Error: Specified --top-module &#39;work_m1&#39; isn&#39;t at the top level, it&#39;s under another cell &#39;work_tb&#39;
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_m1 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>