
---------- Begin Simulation Statistics ----------
final_tick                               187798895500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101279                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717620                       # Number of bytes of host memory used
host_op_rate                                   160128                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   987.37                       # Real time elapsed on the host
host_tick_rate                              190201638                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     158105486                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.187799                       # Number of seconds simulated
sim_ticks                                187798895500                       # Number of ticks simulated
system.cpu.BranchMispred                       137399                       # Number of branch mispredictions
system.cpu.Branches                           8068188                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     158105486                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        375597791                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  375597791                       # Number of busy cycles
system.cpu.num_cc_register_reads             26309028                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50490300                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4194366                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               33007994                       # Number of float alu accesses
system.cpu.num_fp_insts                      33007994                       # number of float instructions
system.cpu.num_fp_register_reads             36021517                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28984670                       # number of times the floating registers were written
system.cpu.num_func_calls                      911311                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             137710448                       # Number of integer alu accesses
system.cpu.num_int_insts                    137710448                       # number of integer instructions
system.cpu.num_int_register_reads           303623378                       # number of times the integer registers were read
system.cpu.num_int_register_writes          116066997                       # number of times the integer registers were written
system.cpu.num_load_insts                    42950488                       # Number of load instructions
system.cpu.num_mem_refs                      50914680                       # number of memory refs
system.cpu.num_store_insts                    7964192                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                737109      0.47%      0.47% # Class of executed instruction
system.cpu.op_class::IntAlu                  83724822     52.95%     53.42% # Class of executed instruction
system.cpu.op_class::IntMult                  3991027      2.52%     55.95% # Class of executed instruction
system.cpu.op_class::IntDiv                     35934      0.02%     55.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                 7424574      4.70%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1104      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6594      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                  2217297      1.40%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13550      0.01%     62.08% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1026602      0.65%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                    341      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             3435965      2.17%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              516159      0.33%     65.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              103976      0.07%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            3955822      2.50%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                256      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::MemRead                 33643248     21.28%     89.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 4944926      3.13%     92.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9307240      5.89%     98.09% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3019266      1.91%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  158105812                       # Class of executed instruction
system.cpu.predictedBranches                  4778775                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         42584                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        19484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        21248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        45593                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          21248                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 8068188                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4194446                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            137399                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4091780                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4089441                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.942837                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  455653                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          234615                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             233681                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              934                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1065                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50891632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50891632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50891632                       # number of overall hits
system.cpu.dcache.overall_hits::total        50891632                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        23100                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23100                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23100                       # number of overall misses
system.cpu.dcache.overall_misses::total         23100                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1838469000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1838469000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1838469000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1838469000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50914732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50914732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50914732                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50914732                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79587.402597                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79587.402597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79587.402597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79587.402597                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4120                       # number of writebacks
system.cpu.dcache.writebacks::total              4120                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        23100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23100                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1815369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1815369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1815369000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1815369000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000454                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000454                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000454                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000454                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78587.402597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78587.402597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78587.402597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78587.402597                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19004                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42932274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42932274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1496310000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1496310000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42950568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42950568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81792.390948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81792.390948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18294                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18294                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1478016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1478016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80792.390948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80792.390948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7959358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7959358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    342159000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    342159000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7964164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7964164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71194.132335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71194.132335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4806                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4806                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    337353000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    337353000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70194.132335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70194.132335                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4086.674813                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50914732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2204.100952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4086.674813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         4094                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101852564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101852564                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    42950789                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7964202                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1295                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           115                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    134834570                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134834570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    134834570                       # number of overall hits
system.cpu.icache.overall_hits::total       134834570                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3009                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3009                       # number of overall misses
system.cpu.icache.overall_misses::total          3009                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    235453000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    235453000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    235453000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    235453000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    134837579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134837579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    134837579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134837579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78249.584580                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78249.584580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78249.584580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78249.584580                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          480                       # number of writebacks
system.cpu.icache.writebacks::total               480                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3009                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    232444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    232444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    232444000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    232444000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77249.584580                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77249.584580                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77249.584580                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77249.584580                       # average overall mshr miss latency
system.cpu.icache.replacements                    480                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    134834570                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134834570                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3009                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    235453000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    235453000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    134837579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134837579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78249.584580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78249.584580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    232444000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    232444000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77249.584580                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77249.584580                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2491.404401                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           134837579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44811.425390                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2491.404401                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2529                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2529                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.617432                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         269678167                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        269678167                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   134837690                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 187798895500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1160                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1165                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data                1160                       # number of overall hits
system.l2.overall_hits::total                    1165                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              21940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24944                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3004                       # number of overall misses
system.l2.overall_misses::.cpu.data             21940                       # number of overall misses
system.l2.overall_misses::total                 24944                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    227878000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1768534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1996412500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    227878000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1768534500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1996412500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23100                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26109                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23100                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26109                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.949784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.955379                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.949784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.955379                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75858.189081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80607.771194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80035.780148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75858.189081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80607.771194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80035.780148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2832                       # number of writebacks
system.l2.writebacks::total                      2832                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         21940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24944                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        21940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24944                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    197838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1549134500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1746972500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    197838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1549134500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1746972500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.949784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.955379                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.949784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.955379                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65858.189081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70607.771194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70035.780148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65858.189081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70607.771194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70035.780148                       # average overall mshr miss latency
system.l2.replacements                          25192                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4120                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          480                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              480                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          480                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          480                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        13696                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13696                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   623                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    323602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     323602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.870370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77361.343533                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77361.343533                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    281772500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    281772500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.870370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67361.343533                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67361.343533                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    227878000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    227878000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75858.189081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75858.189081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    197838000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    197838000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65858.189081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65858.189081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1444932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1444932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        18294                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18294                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.970646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81372.529143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81372.529143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1267362000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1267362000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.970646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.970646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71372.529143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71372.529143                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4089.191192                       # Cycle average of tags in use
system.l2.tags.total_refs                       31897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29288                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.089081                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     616.800329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       841.329179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2631.061684                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.150586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.205403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.642349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998338                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    120474                       # Number of tag accesses
system.l2.tags.data_accesses                   120474                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     21919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001525925750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              100846                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2340                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       24944                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2832                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24944                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2832                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   324                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 24944                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.558621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.548089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    450.468520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           134     92.41%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      6.21%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.137931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.109998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               60     41.38%     41.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      3.45%     44.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               80     55.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           145                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  798208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  187707427500                       # Total gap between requests
system.mem_ctrls.avgGap                    6757899.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        96128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       701408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        79520                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 511866.695190441096                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3734888.845499093644                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 423431.670289030008                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3004                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        21940                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2832                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     75231250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    652533500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 136191851500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25043.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29741.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  48090343.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        96128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       702080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        798208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        96128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        96128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        90624                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        90624                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3004                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        21940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          24944                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2832                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2832                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       511867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3738467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4250334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       511867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       511867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       482559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          482559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       482559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       511867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3738467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4732893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                24923                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2485                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               260458500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             124615000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          727764750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10450.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29200.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               15886                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1797                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9725                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.371414                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   115.974041                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.747658                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5457     56.11%     56.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2417     24.85%     80.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          618      6.35%     87.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          359      3.69%     91.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          213      2.19%     93.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          126      1.30%     94.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           75      0.77%     95.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           67      0.69%     95.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          393      4.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9725                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1595072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             159040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                8.493511                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.846863                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35464380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18849765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       95361840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6154380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14824502160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5452158870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  67523484480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87955975875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.351934                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 175492244750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6270940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6035710750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33972120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18056610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       82588380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6817320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14824502160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4987523370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  67914756480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87868216440                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.884628                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 176516967750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6270940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5010987750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20761                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2832                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14808                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4183                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20761                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        67528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        67528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  67528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       888832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       888832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  888832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24944                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24944    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24944                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            48270500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83984250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             21303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6952                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          480                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18294                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6498                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        65204                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 71702                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       111648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       871040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 982688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           25192                       # Total snoops (count)
system.tol2bus.snoopTraffic                     90624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            51301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.414183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492585                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30053     58.58%     58.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21248     41.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              51301                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 187798895500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           25096500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3009000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
