#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May  6 18:58:15 2024
# Process ID: 16180
# Current directory: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19448 D:\BRUFACE\MA2\S02\advancedDigitalArchi\Ex\lab02\project_4\project_4.xpr
# Log file: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/vivado.log
# Journal file: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_FSMoneHot.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
close_sim
launch_simulation
source tb_FSMoneHot.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_power -name {power_1}
report_utilization -name utilization_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
report_power -name {power_1}
report_utilization -name utilization_1
file mkdir D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1
file mkdir D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new
close [ open D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc w ]
add_files -fileset constrs_1 D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc
set_property target_constrs_file D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/minCodeConstraints.xdc [current_fileset -constrset]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
set_property is_enabled true [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sources_1/new/FSMoneHot.v]
set_property is_enabled false [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sources_1/new/FSMminCode.v]
close_sim
launch_simulation
source tb_FSMoneHot.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_power -name {power_1}
report_utilization -name utilization_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
report_power -name {power_1}
report_utilization -name utilization_1
close [ open D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc w ]
add_files -fileset constrs_1 D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc
set_property target_constrs_file D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/constrs_1/new/oneHotConstraints.xdc [current_fileset -constrset]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_simulation -mode post-synthesis -type timing
source tb_FSMoneHot.tcl
launch_simulation -mode post-implementation -type timing
source tb_FSMoneHot.tcl
set_property is_enabled false [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sources_1/new/FSMoneHot.v]
set_property is_enabled true [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sources_1/new/FSMoneHot.v]
current_sim simulation_4
close_sim
current_sim simulation_5
close_sim
set_property is_enabled true [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sources_1/new/FSMminCode.v]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSMminCode [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_4/project_4.srcs/sources_1/new/FSMoneHot.v]
launch_simulation -mode post-synthesis -type timing
source tb_FSMoneHot.tcl
current_sim simulation_3
close_sim
launch_simulation
source tb_FSMoneHot.tcl
current_sim simulation_6
close_sim
close_sim
launch_simulation
source tb_FSMoneHot.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_FSMminCode [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation -mode post-synthesis -type timing
launch_simulation
source tb_FSMminCode.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design impl_1
refresh_design
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
source tb_FSMminCode.tcl
launch_simulation -mode post-implementation -type timing
source tb_FSMminCode.tcl
close_sim
current_sim simulation_10
close_sim
close_sim
