#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63226c60f3d0 .scope module, "ffd" "ffd" 2 56;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
o0x74a941ce2018 .functor BUFZ 1, C4<z>; HiZ drive
v0x63226c63ae20_0 .net "carga", 0 0, o0x74a941ce2018;  0 drivers
o0x74a941ce2048 .functor BUFZ 1, C4<z>; HiZ drive
v0x63226c6302f0_0 .net "clk", 0 0, o0x74a941ce2048;  0 drivers
o0x74a941ce2078 .functor BUFZ 1, C4<z>; HiZ drive
v0x63226c663e20_0 .net "d", 0 0, o0x74a941ce2078;  0 drivers
v0x63226c663ec0_0 .var "q", 0 0;
o0x74a941ce20d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63226c663f80_0 .net "reset", 0 0, o0x74a941ce20d8;  0 drivers
E_0x63226c62b950 .event posedge, v0x63226c663f80_0, v0x63226c6302f0_0;
S_0x63226c607a10 .scope module, "microc_tb" "microc_tb" 3 2;
 .timescale -9 -11;
v0x63226c669850_0 .var "Op", 2 0;
o0x74a941ce2f78 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x63226c669930_0 .net "Opcode", 5 0, o0x74a941ce2f78;  0 drivers
v0x63226c6699f0_0 .var "clk", 0 0;
v0x63226c669a90_0 .var "reset", 0 0;
v0x63226c669b30_0 .var "s_inc", 0 0;
v0x63226c669c70_0 .var "s_inm", 0 0;
v0x63226c669d60_0 .var "we3", 0 0;
v0x63226c669e50_0 .var "wez", 0 0;
v0x63226c669ef0_0 .net "z", 0 0, v0x63226c6647f0_0;  1 drivers
S_0x63226c6075d0 .scope module, "micro" "microc" 3 11, 4 1 0, S_0x63226c607a10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x63226c668700_0 .net "OPCODE", 0 0, L_0x63226c67b9e0;  1 drivers
v0x63226c6687c0_0 .net "Op", 2 0, v0x63226c669850_0;  1 drivers
v0x63226c6688b0_0 .net "Opcode", 5 0, o0x74a941ce2f78;  alias, 0 drivers
v0x63226c668980_0 .net *"_ivl_15", 5 0, L_0x63226c67b940;  1 drivers
v0x63226c668a60_0 .net "alu_out", 7 0, v0x63226c664710_0;  1 drivers
v0x63226c668bc0_0 .net "clk", 0 0, v0x63226c6699f0_0;  1 drivers
v0x63226c668c60_0 .net "dir_salto", 9 0, L_0x63226c669f90;  1 drivers
v0x63226c668d40_0 .net "instruccion", 15 0, L_0x63226c66a2a0;  1 drivers
v0x63226c668e00_0 .net "pc_in", 9 0, L_0x63226c67b490;  1 drivers
v0x63226c668ea0_0 .net "pc_out", 9 0, v0x63226c666710_0;  1 drivers
v0x63226c668f60_0 .net "rd1", 7 0, L_0x63226c67a880;  1 drivers
v0x63226c669070_0 .net "rd2", 7 0, L_0x63226c67af90;  1 drivers
v0x63226c669180_0 .net "reset", 0 0, v0x63226c669a90_0;  1 drivers
v0x63226c669220_0 .net "s_inc", 0 0, v0x63226c669b30_0;  1 drivers
v0x63226c6692c0_0 .net "s_inm", 0 0, v0x63226c669c70_0;  1 drivers
v0x63226c669360_0 .net "sum_out", 9 0, L_0x63226c67b380;  1 drivers
v0x63226c669450_0 .net "wd3", 7 0, L_0x63226c67b660;  1 drivers
v0x63226c669540_0 .net "we3", 0 0, v0x63226c669d60_0;  1 drivers
v0x63226c6695e0_0 .net "wez", 0 0, v0x63226c669e50_0;  1 drivers
v0x63226c669680_0 .net "z", 0 0, v0x63226c6647f0_0;  alias, 1 drivers
L_0x63226c669f90 .part L_0x63226c66a2a0, 0, 10;
L_0x63226c67b0e0 .part L_0x63226c66a2a0, 0, 4;
L_0x63226c67b210 .part L_0x63226c66a2a0, 8, 4;
L_0x63226c67b2b0 .part L_0x63226c66a2a0, 4, 4;
L_0x63226c67b5c0 .part L_0x63226c66a2a0, 0, 10;
L_0x63226c67b700 .part L_0x63226c66a2a0, 4, 8;
L_0x63226c67b940 .part L_0x63226c66a2a0, 10, 6;
L_0x63226c67b9e0 .part L_0x63226c67b940, 0, 1;
S_0x63226c664230 .scope module, "ALU" "alu" 4 15, 5 1 0, S_0x63226c6075d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x63226c664470_0 .net "A", 7 0, L_0x63226c67a880;  alias, 1 drivers
v0x63226c664570_0 .net "B", 7 0, L_0x63226c67af90;  alias, 1 drivers
v0x63226c664650_0 .net "Op", 2 0, v0x63226c669850_0;  alias, 1 drivers
v0x63226c664710_0 .var "S", 7 0;
v0x63226c6647f0_0 .var "zero", 0 0;
E_0x63226c62aab0 .event anyedge, v0x63226c664650_0, v0x63226c664570_0, v0x63226c664470_0;
S_0x63226c6649a0 .scope module, "Banco_reg" "regfile" 4 13, 2 4 0, S_0x63226c6075d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x63226c664ce0 .array "R", 15 0, 7 0;
v0x63226c664dc0_0 .net "RA1", 3 0, L_0x63226c67b0e0;  1 drivers
v0x63226c664ea0_0 .net "RA2", 3 0, L_0x63226c67b210;  1 drivers
v0x63226c664f60_0 .net "RD1", 7 0, L_0x63226c67a880;  alias, 1 drivers
v0x63226c665020_0 .net "RD2", 7 0, L_0x63226c67af90;  alias, 1 drivers
v0x63226c665110_0 .net "WA3", 3 0, L_0x63226c67b2b0;  1 drivers
v0x63226c6651d0_0 .net "WD3", 7 0, L_0x63226c67b660;  alias, 1 drivers
v0x63226c6652b0_0 .net *"_ivl_0", 31 0, L_0x63226c66a360;  1 drivers
v0x63226c665390_0 .net *"_ivl_10", 5 0, L_0x63226c67a670;  1 drivers
L_0x74a941c990f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63226c665470_0 .net *"_ivl_13", 1 0, L_0x74a941c990f0;  1 drivers
L_0x74a941c99138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x63226c665550_0 .net/2u *"_ivl_14", 7 0, L_0x74a941c99138;  1 drivers
v0x63226c665630_0 .net *"_ivl_18", 31 0, L_0x63226c67aa10;  1 drivers
L_0x74a941c99180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63226c665710_0 .net *"_ivl_21", 27 0, L_0x74a941c99180;  1 drivers
L_0x74a941c991c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63226c6657f0_0 .net/2u *"_ivl_22", 31 0, L_0x74a941c991c8;  1 drivers
v0x63226c6658d0_0 .net *"_ivl_24", 0 0, L_0x63226c67ab40;  1 drivers
v0x63226c665990_0 .net *"_ivl_26", 7 0, L_0x63226c67ac80;  1 drivers
v0x63226c665a70_0 .net *"_ivl_28", 5 0, L_0x63226c67ad70;  1 drivers
L_0x74a941c99060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63226c665b50_0 .net *"_ivl_3", 27 0, L_0x74a941c99060;  1 drivers
L_0x74a941c99210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63226c665c30_0 .net *"_ivl_31", 1 0, L_0x74a941c99210;  1 drivers
L_0x74a941c99258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x63226c665d10_0 .net/2u *"_ivl_32", 7 0, L_0x74a941c99258;  1 drivers
L_0x74a941c990a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63226c665df0_0 .net/2u *"_ivl_4", 31 0, L_0x74a941c990a8;  1 drivers
v0x63226c665ed0_0 .net *"_ivl_6", 0 0, L_0x63226c67a460;  1 drivers
v0x63226c665f90_0 .net *"_ivl_8", 7 0, L_0x63226c67a5d0;  1 drivers
v0x63226c666070_0 .net "clk", 0 0, v0x63226c6699f0_0;  alias, 1 drivers
v0x63226c666130_0 .net "we3", 0 0, v0x63226c669d60_0;  alias, 1 drivers
E_0x63226c62ae10 .event posedge, v0x63226c666070_0;
L_0x63226c66a360 .concat [ 4 28 0 0], L_0x63226c67b0e0, L_0x74a941c99060;
L_0x63226c67a460 .cmp/ne 32, L_0x63226c66a360, L_0x74a941c990a8;
L_0x63226c67a5d0 .array/port v0x63226c664ce0, L_0x63226c67a670;
L_0x63226c67a670 .concat [ 4 2 0 0], L_0x63226c67b0e0, L_0x74a941c990f0;
L_0x63226c67a880 .functor MUXZ 8, L_0x74a941c99138, L_0x63226c67a5d0, L_0x63226c67a460, C4<>;
L_0x63226c67aa10 .concat [ 4 28 0 0], L_0x63226c67b210, L_0x74a941c99180;
L_0x63226c67ab40 .cmp/ne 32, L_0x63226c67aa10, L_0x74a941c991c8;
L_0x63226c67ac80 .array/port v0x63226c664ce0, L_0x63226c67ad70;
L_0x63226c67ad70 .concat [ 4 2 0 0], L_0x63226c67b210, L_0x74a941c99210;
L_0x63226c67af90 .functor MUXZ 8, L_0x74a941c99258, L_0x63226c67ac80, L_0x63226c67ab40, C4<>;
S_0x63226c6662f0 .scope module, "PC" "registro" 4 11, 2 35 0, S_0x63226c6075d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x63226c666480 .param/l "WIDTH" 0 2 35, +C4<00000000000000000000000000001010>;
v0x63226c666610_0 .net "D", 9 0, L_0x63226c67b490;  alias, 1 drivers
v0x63226c666710_0 .var "Q", 9 0;
v0x63226c6667f0_0 .net "clk", 0 0, v0x63226c6699f0_0;  alias, 1 drivers
v0x63226c6668f0_0 .net "reset", 0 0, v0x63226c669a90_0;  alias, 1 drivers
E_0x63226c602250 .event posedge, v0x63226c6668f0_0, v0x63226c666070_0;
S_0x63226c666a20 .scope module, "memoria" "memprog" 4 9, 6 3 0, S_0x63226c6075d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x63226c66a2a0 .functor BUFZ 16, L_0x63226c66a080, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x63226c666c70_0 .net "Address", 9 0, v0x63226c666710_0;  alias, 1 drivers
v0x63226c666d50_0 .net "Data", 15 0, L_0x63226c66a2a0;  alias, 1 drivers
v0x63226c666e10 .array "Mem", 1023 0, 15 0;
v0x63226c666ee0_0 .net *"_ivl_0", 15 0, L_0x63226c66a080;  1 drivers
v0x63226c666fc0_0 .net *"_ivl_2", 11 0, L_0x63226c66a120;  1 drivers
L_0x74a941c99018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63226c6670f0_0 .net *"_ivl_5", 1 0, L_0x74a941c99018;  1 drivers
v0x63226c6671d0_0 .net "clk", 0 0, v0x63226c6699f0_0;  alias, 1 drivers
L_0x63226c66a080 .array/port v0x63226c666e10, L_0x63226c66a120;
L_0x63226c66a120 .concat [ 10 2 0 0], v0x63226c666710_0, L_0x74a941c99018;
S_0x63226c667340 .scope module, "mux1" "mux2" 4 20, 2 46 0, S_0x63226c6075d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x63226c667570 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001010>;
v0x63226c667680_0 .net "D0", 9 0, L_0x63226c67b380;  alias, 1 drivers
v0x63226c667760_0 .net "D1", 9 0, L_0x63226c67b5c0;  1 drivers
v0x63226c667840_0 .net "Y", 9 0, L_0x63226c67b490;  alias, 1 drivers
v0x63226c667910_0 .net "s", 0 0, v0x63226c669b30_0;  alias, 1 drivers
L_0x63226c67b490 .functor MUXZ 10, L_0x63226c67b380, L_0x63226c67b5c0, v0x63226c669b30_0, C4<>;
S_0x63226c667a60 .scope module, "mux3" "mux2" 4 23, 2 46 0, S_0x63226c6075d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x63226c667c40 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000001000>;
v0x63226c667d80_0 .net "D0", 7 0, v0x63226c664710_0;  alias, 1 drivers
v0x63226c667e90_0 .net "D1", 7 0, L_0x63226c67b700;  1 drivers
v0x63226c667f50_0 .net "Y", 7 0, L_0x63226c67b660;  alias, 1 drivers
v0x63226c668050_0 .net "s", 0 0, v0x63226c669c70_0;  alias, 1 drivers
L_0x63226c67b660 .functor MUXZ 8, v0x63226c664710_0, L_0x63226c67b700, v0x63226c669c70_0, C4<>;
S_0x63226c6681a0 .scope module, "sumador" "sum" 4 17, 2 28 0, S_0x63226c6075d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x63226c6683f0_0 .net "A", 9 0, v0x63226c666710_0;  alias, 1 drivers
L_0x74a941c992a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x63226c668520_0 .net "B", 9 0, L_0x74a941c992a0;  1 drivers
v0x63226c668600_0 .net "Y", 9 0, L_0x63226c67b380;  alias, 1 drivers
L_0x63226c67b380 .arith/sum 10, v0x63226c666710_0, L_0x74a941c992a0;
    .scope S_0x63226c60f3d0;
T_0 ;
    %wait E_0x63226c62b950;
    %load/vec4 v0x63226c663f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63226c663ec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x63226c63ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x63226c663e20_0;
    %assign/vec4 v0x63226c663ec0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x63226c666a20;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x63226c666e10 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x63226c6662f0;
T_2 ;
    %wait E_0x63226c602250;
    %load/vec4 v0x63226c6668f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x63226c666710_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x63226c666610_0;
    %assign/vec4 v0x63226c666710_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x63226c6649a0;
T_3 ;
    %vpi_call 2 14 "$readmemb", "regfile.dat", v0x63226c664ce0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x63226c6649a0;
T_4 ;
    %wait E_0x63226c62ae10;
    %load/vec4 v0x63226c666130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x63226c6651d0_0;
    %load/vec4 v0x63226c665110_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63226c664ce0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x63226c664230;
T_5 ;
    %wait E_0x63226c62aab0;
    %load/vec4 v0x63226c664650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x63226c664470_0;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x63226c664470_0;
    %inv;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x63226c664470_0;
    %load/vec4 v0x63226c664570_0;
    %add;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x63226c664470_0;
    %load/vec4 v0x63226c664570_0;
    %sub;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x63226c664470_0;
    %load/vec4 v0x63226c664570_0;
    %and;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x63226c664470_0;
    %load/vec4 v0x63226c664570_0;
    %or;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x63226c664470_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x63226c664570_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x63226c664710_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x63226c664710_0;
    %or/r;
    %inv;
    %store/vec4 v0x63226c6647f0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x63226c607a10;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c6699f0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c6699f0_0, 0, 1;
    %delay 1000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x63226c607a10;
T_7 ;
    %vpi_call 3 25 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x63226c607a10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669a90_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 53 "$display", "Ciclo 1: j Start. PC deber\303\255a apuntar a 0x0005 al final del ciclo." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 62 "$display", "Ciclo 2: li#0 R2. R2 <- 0." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 71 "$display", "Ciclo 3: li#2 R1. R1 <- 2." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 80 "$display", "Ciclo 4: li#4 R3. R3 <- 4." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 89 "$display", "Ciclo 5: li#1 R4. R4 <- 1." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 98 "$display", "Ciclo 6: add R2 R3 R2. R2 <- R2(0) + R3(4) = 4. z <- (4==0?1:0)=0." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 107 "$display", "Ciclo 7: sub R1 R4 R1. R1 <- R1(2) - R4(1) = 1. z <- (1==0?1:0)=0." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 119 "$display", "Ciclo 8: jnz Iter. z=0, salta a 0x0009. PC <- 0x0009." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 128 "$display", "Ciclo 9: add R2 R3 R2. R2 <- R2(4) + R3(4) = 8. z <- (8==0?1:0)=0." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 137 "$display", "Ciclo 10: sub R1 R4 R1. R1 <- R1(1) - R4(1) = 0. z <- (0==0?1:0)=1." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 149 "$display", "Ciclo 11: jnz Iter. z=1, no salta. PC <- PC+1 = 0x000C." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 158 "$display", "Ciclo 12: j Fin. Bucle infinito. PC <- 0x000C." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 167 "$display", "Ciclo 13: j Fin. Bucle infinito. PC <- 0x000C." {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63226c669850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63226c669e50_0, 0, 1;
    %vpi_call 3 176 "$display", "Ciclo 14: j Fin. Bucle infinito. PC <- 0x000C." {0 0 0};
    %delay 2000, 0;
    %vpi_call 3 179 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "componentes.v";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "memprog.v";
