#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d307bdee20 .scope module, "mem" "mem" 2 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeIn";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "readFlag_in";
    .port_info 4 /INPUT 32 "addressIn";
    .port_info 5 /INPUT 32 "dataMemoryIn";
    .port_info 6 /INPUT 32 "dataIn";
    .port_info 7 /OUTPUT 32 "dataOut";
    .port_info 8 /OUTPUT 32 "addressOut";
    .port_info 9 /OUTPUT 1 "writeFlag";
    .port_info 10 /OUTPUT 1 "readFlag";
o000001d307bfe178 .functor BUFZ 1, C4<z>; HiZ drive
L_000001d307bf5250 .functor BUFZ 1, o000001d307bfe178, C4<0>, C4<0>, C4<0>;
o000001d307bfe208 .functor BUFZ 1, C4<z>; HiZ drive
L_000001d307bf4a70 .functor BUFZ 1, o000001d307bfe208, C4<0>, C4<0>, C4<0>;
o000001d307bfe0b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001d307bf5480 .functor BUFZ 32, o000001d307bfe0b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001d307bfe028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001d307bf47d0 .functor BUFZ 32, o000001d307bfe028, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307beea30_0 .net "addressIn", 31 0, o000001d307bfe028;  0 drivers
v000001d307bed310_0 .net "addressOut", 31 0, L_000001d307bf47d0;  1 drivers
o000001d307bfe088 .functor BUFZ 1, C4<z>; HiZ drive
v000001d307bed630_0 .net "clk", 0 0, o000001d307bfe088;  0 drivers
v000001d307bed8b0_0 .net "dataIn", 31 0, o000001d307bfe0b8;  0 drivers
o000001d307bfe0e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d307beead0_0 .net "dataMemoryIn", 31 0, o000001d307bfe0e8;  0 drivers
v000001d307bee670_0 .net "dataOut", 31 0, L_000001d307bf5480;  1 drivers
v000001d307bed6d0_0 .net "readFlag", 0 0, L_000001d307bf5250;  1 drivers
v000001d307bee030_0 .net "readFlag_in", 0 0, o000001d307bfe178;  0 drivers
o000001d307bfe1a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d307bee710_0 .net "rst", 0 0, o000001d307bfe1a8;  0 drivers
v000001d307bed1d0_0 .net "writeFlag", 0 0, L_000001d307bf4a70;  1 drivers
v000001d307bed270_0 .net "writeIn", 0 0, o000001d307bfe208;  0 drivers
S_000001d307bfb930 .scope module, "testbench" "testbench" 3 4;
 .timescale -12 -12;
v000001d307c5ad10_0 .var "clk", 0 0;
v000001d307c5a9f0_0 .var "clk_en", 0 0;
v000001d307c5b3f0_0 .net "data_memory_in_v", 31 0, v000001d307c58440_0;  1 drivers
v000001d307c5bf30_0 .net "err_bits", 1 0, v000001d307c584e0_0;  1 drivers
v000001d307c5b990_0 .net "halt_f", 0 0, L_000001d307bf4ed0;  1 drivers
v000001d307c5a3b0_0 .net "instruction_memory_v", 31 0, v000001d307c5b490_0;  1 drivers
v000001d307c5a270_0 .var "rst", 0 0;
S_000001d307b4c470 .scope module, "topMod" "scc_f25_top" 3 19, 4 3 0, S_000001d307bfb930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "halt_f";
    .port_info 4 /OUTPUT 2 "err_bits";
    .port_info 5 /OUTPUT 32 "instruction_memory_v";
    .port_info 6 /OUTPUT 32 "data_memory_in_v";
    .port_info 7 /NODIR 0 "";
L_000001d307bf4ed0 .functor BUFZ 1, v000001d307c55be0_0, C4<0>, C4<0>, C4<0>;
v000001d307c5b530_0 .net "addressFetch", 31 0, v000001d307bede50_0;  1 drivers
v000001d307c5ba30_0 .net "clk", 0 0, v000001d307c5ad10_0;  1 drivers
v000001d307c5b350_0 .net "clk_en", 0 0, v000001d307c5a9f0_0;  1 drivers
v000001d307c5bc10_0 .net "dataIn", 31 0, v000001d307beedf0_0;  1 drivers
v000001d307c5bcb0_0 .net "dataOutMem", 31 0, v000001d307bedef0_0;  1 drivers
v000001d307c5b170_0 .net "data_memory_in_v", 31 0, v000001d307c58440_0;  alias, 1 drivers
v000001d307c5a590_0 .net "err_bits", 1 0, v000001d307c584e0_0;  alias, 1 drivers
v000001d307c5b210_0 .net "halt", 0 0, v000001d307c55be0_0;  1 drivers
v000001d307c5a770_0 .net "halt_f", 0 0, L_000001d307bf4ed0;  alias, 1 drivers
v000001d307c5a810_0 .net "instruction", 31 0, v000001d307bed130_0;  1 drivers
v000001d307c5aef0_0 .net "instruction_memory_v", 31 0, v000001d307c5b490_0;  alias, 1 drivers
v000001d307c5b850_0 .net "programCounter", 31 0, v000001d307c57b50_0;  1 drivers
v000001d307c5a630_0 .net "readBit", 0 0, v000001d307beec10_0;  1 drivers
v000001d307c5a8b0_0 .net "rst", 0 0, v000001d307c5a270_0;  1 drivers
v000001d307c5b5d0_0 .net "writeBit", 0 0, v000001d307bee490_0;  1 drivers
S_000001d307b4c600 .scope module, "memMod" "Instruction_and_data" 4 43, 5 21 0, S_000001d307b4c470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "mem_Clk";
    .port_info 1 /INPUT 1 "halt_f";
    .port_info 2 /INPUT 1 "instruction_memory_en";
    .port_info 3 /INPUT 32 "instruction_memory_a";
    .port_info 4 /INPUT 32 "data_memory_a";
    .port_info 5 /INPUT 1 "data_memory_read";
    .port_info 6 /INPUT 1 "data_memory_write";
    .port_info 7 /INPUT 32 "data_memory_out_v";
    .port_info 8 /OUTPUT 32 "instruction_memory_v";
    .port_info 9 /OUTPUT 32 "data_memory_in_v";
v000001d307bee7b0_0 .var "a", 7 0;
v000001d307bed770_0 .var "b", 7 0;
v000001d307bee350_0 .var "c", 7 0;
v000001d307bee5d0_0 .var "d", 7 0;
v000001d307bed3b0_0 .net "data_memory_a", 31 0, v000001d307bede50_0;  alias, 1 drivers
v000001d307beedf0_0 .var "data_memory_in_v", 31 0;
v000001d307bee530_0 .net "data_memory_out_v", 31 0, v000001d307bedef0_0;  alias, 1 drivers
v000001d307bedc70_0 .net "data_memory_read", 0 0, v000001d307beec10_0;  alias, 1 drivers
v000001d307bee850_0 .net "data_memory_write", 0 0, v000001d307bee490_0;  alias, 1 drivers
v000001d307beddb0_0 .var/i "fd", 31 0;
v000001d307bee170_0 .net "halt_f", 0 0, v000001d307c55be0_0;  alias, 1 drivers
v000001d307bee3f0_0 .var/i "i", 31 0;
v000001d307beee90_0 .net "instruction_memory_a", 31 0, v000001d307c57b50_0;  alias, 1 drivers
L_000001d307c5c0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d307bedb30_0 .net "instruction_memory_en", 0 0, L_000001d307c5c0f8;  1 drivers
v000001d307bed130_0 .var "instruction_memory_v", 31 0;
v000001d307bee8f0_0 .net "mem_Clk", 0 0, v000001d307c5ad10_0;  alias, 1 drivers
v000001d307bedbd0 .array "memory", 65535 0, 7 0;
E_000001d307bdc4a0 .event posedge, v000001d307bee170_0;
E_000001d307bdc360/0 .event anyedge, v000001d307bed3b0_0, v000001d307beee90_0;
E_000001d307bdc360/1 .event posedge, v000001d307bee850_0, v000001d307bedc70_0;
E_000001d307bdc360 .event/or E_000001d307bdc360/0, E_000001d307bdc360/1;
S_000001d307baa4a0 .scope module, "scc" "scc" 4 56, 6 7 0, S_000001d307b4c470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "dataIn";
    .port_info 5 /OUTPUT 2 "err_bits";
    .port_info 6 /OUTPUT 32 "instruction_memory_v";
    .port_info 7 /OUTPUT 32 "data_memory_v";
    .port_info 8 /OUTPUT 32 "programCounter";
    .port_info 9 /OUTPUT 1 "writeFlag";
    .port_info 10 /OUTPUT 32 "dataOut";
    .port_info 11 /OUTPUT 32 "addressIn";
    .port_info 12 /OUTPUT 1 "memoryRead";
    .port_info 13 /INPUT 32 "memoryDataIn";
    .port_info 14 /OUTPUT 1 "halt";
v000001d307c59980_0 .net "addressIn", 31 0, v000001d307bede50_0;  alias, 1 drivers
v000001d307c59fc0_0 .net "aluFunction", 2 0, v000001d307c54f60_0;  1 drivers
v000001d307c581c0_0 .net "branch", 0 0, v000001d307c55dc0_0;  1 drivers
v000001d307c592a0_0 .net "branchInstruction", 3 0, v000001d307c550a0_0;  1 drivers
v000001d307c59a20_0 .net "clk", 0 0, v000001d307c5ad10_0;  alias, 1 drivers
v000001d307c59160_0 .net "clk_en", 0 0, v000001d307c5a9f0_0;  alias, 1 drivers
v000001d307c58800_0 .net "dataIn", 31 0, v000001d307beedf0_0;  alias, 1 drivers
v000001d307c58300_0 .net "dataOut", 31 0, v000001d307bedef0_0;  alias, 1 drivers
v000001d307c59340_0 .net "dataRegister", 0 0, v000001d307c55b40_0;  1 drivers
v000001d307c58b20_0 .net "dataRegisterImm", 0 0, v000001d307c55140_0;  1 drivers
v000001d307c58440_0 .var "data_memory_v", 31 0;
v000001d307c584e0_0 .var "err_bits", 1 0;
v000001d307c59ac0_0 .net "exeData", 15 0, L_000001d307bf4920;  1 drivers
v000001d307c593e0_0 .net "exeOverride", 0 0, v000001d307bed810_0;  1 drivers
v000001d307c59480_0 .net "exe_readRegDest", 3 0, v000001d307bcb830_0;  1 drivers
v000001d307c58bc0_0 .net "exe_readRegFirst", 3 0, v000001d307c542e0_0;  1 drivers
v000001d307c59b60_0 .net "exe_readRegSec", 3 0, v000001d307c541a0_0;  1 drivers
v000001d307c59c00_0 .net "exe_writeData", 31 0, v000001d307c54740_0;  1 drivers
v000001d307c59ca0_0 .net "exe_writeToReg", 0 0, v000001d307c54240_0;  1 drivers
v000001d307c59de0_0 .net "firstLevelDecode", 1 0, v000001d307c55280_0;  1 drivers
v000001d307c58580_0 .net "halt", 0 0, v000001d307c55be0_0;  alias, 1 drivers
v000001d307c5af90_0 .net "instruction", 31 0, v000001d307bed130_0;  alias, 1 drivers
v000001d307c5b030_0 .net "instructionForID", 31 0, v000001d307c573d0_0;  1 drivers
v000001d307c5b490_0 .var "instruction_memory_v", 31 0;
v000001d307c5ac70_0 .net "loadStore", 0 0, v000001d307c56610_0;  1 drivers
v000001d307c5a4f0_0 .net "memoryDataIn", 31 0, v000001d307beedf0_0;  alias, 1 drivers
v000001d307c5bfd0_0 .net "memoryRead", 0 0, v000001d307beec10_0;  alias, 1 drivers
v000001d307c5b670_0 .net "out_destRegister", 3 0, v000001d307c56d90_0;  1 drivers
v000001d307c5bdf0_0 .net "out_imm", 15 0, v000001d307c57650_0;  1 drivers
v000001d307c5b8f0_0 .net "out_sourceFirstReg", 3 0, v000001d307c566b0_0;  1 drivers
v000001d307c5a450_0 .net "out_sourceSecReg", 3 0, v000001d307c56750_0;  1 drivers
v000001d307c5a130_0 .net "programCounter", 31 0, v000001d307c57b50_0;  alias, 1 drivers
v000001d307c5a1d0_0 .net "readDataDest", 31 0, L_000001d307bf54f0;  1 drivers
v000001d307c5adb0_0 .net "readDataFirst", 31 0, L_000001d307bf4c30;  1 drivers
v000001d307c5a6d0_0 .net "readDataSec", 31 0, L_000001d307bf5100;  1 drivers
v000001d307c5b0d0_0 .net "regRead", 0 0, v000001d307c56890_0;  1 drivers
v000001d307c5bb70_0 .net "regWrite", 0 0, v000001d307c56f70_0;  1 drivers
v000001d307c5a310_0 .net "rst", 0 0, v000001d307c5a270_0;  alias, 1 drivers
v000001d307c5aa90_0 .net "secondLevelDecode", 3 0, v000001d307c57fb0_0;  1 drivers
v000001d307c5b7b0_0 .net "setFlags", 0 0, v000001d307c567f0_0;  1 drivers
v000001d307c5b2b0_0 .net "specialEncoding", 0 0, v000001d307c569d0_0;  1 drivers
v000001d307c5bad0_0 .net "writeFlag", 0 0, v000001d307bee490_0;  alias, 1 drivers
S_000001d307baa630 .scope module, "EXE" "execute" 6 112, 7 1 0, S_000001d307baa4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "firstLevelDecode";
    .port_info 3 /INPUT 1 "specialEncoding";
    .port_info 4 /INPUT 4 "secondLevelDecode";
    .port_info 5 /INPUT 3 "aluFunctions";
    .port_info 6 /INPUT 4 "branchInstruction";
    .port_info 7 /INPUT 16 "imm";
    .port_info 8 /INPUT 4 "destReg";
    .port_info 9 /INPUT 4 "sourceFirstReg";
    .port_info 10 /INPUT 4 "sourceSecReg";
    .port_info 11 /INPUT 1 "setFlags";
    .port_info 12 /INPUT 32 "readDataDest";
    .port_info 13 /INPUT 32 "readDataFirst";
    .port_info 14 /INPUT 32 "readDataSec";
    .port_info 15 /OUTPUT 4 "readRegDest";
    .port_info 16 /OUTPUT 4 "readRegFirst";
    .port_info 17 /OUTPUT 4 "readRegSec";
    .port_info 18 /OUTPUT 32 "writeData";
    .port_info 19 /OUTPUT 1 "writeToReg";
    .port_info 20 /OUTPUT 1 "exeOverride";
    .port_info 21 /OUTPUT 16 "exeData";
    .port_info 22 /OUTPUT 32 "memoryDataOut";
    .port_info 23 /OUTPUT 32 "memoryAddressOut";
    .port_info 24 /OUTPUT 1 "memoryWrite";
    .port_info 25 /OUTPUT 1 "memoryRead";
    .port_info 26 /INPUT 32 "memoryDataIn";
L_000001d307bf4920 .functor BUFZ 16, v000001d307c57650_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001d307bee990_0 .net "aluFunctions", 2 0, v000001d307c54f60_0;  alias, 1 drivers
v000001d307bedd10_0 .var "aluRegister", 32 0;
v000001d307bed590_0 .net "branchInstruction", 3 0, v000001d307c550a0_0;  alias, 1 drivers
v000001d307bed950_0 .net "clk", 0 0, v000001d307c5ad10_0;  alias, 1 drivers
v000001d307beef30_0 .net "destReg", 3 0, v000001d307c56d90_0;  alias, 1 drivers
v000001d307bee210_0 .net "exeData", 15 0, L_000001d307bf4920;  alias, 1 drivers
v000001d307bed810_0 .var "exeOverride", 0 0;
v000001d307beefd0_0 .net "firstLevelDecode", 1 0, v000001d307c55280_0;  alias, 1 drivers
v000001d307bed9f0_0 .var "flags", 3 0;
v000001d307beda90_0 .var "flags_next", 3 0;
v000001d307bed450_0 .net/s "imm", 15 0, v000001d307c57650_0;  alias, 1 drivers
v000001d307bed4f0_0 .var/s "immExt", 31 0;
v000001d307bede50_0 .var "memoryAddressOut", 31 0;
v000001d307bee2b0_0 .net "memoryDataIn", 31 0, v000001d307beedf0_0;  alias, 1 drivers
v000001d307bedef0_0 .var "memoryDataOut", 31 0;
v000001d307beec10_0 .var "memoryRead", 0 0;
v000001d307bee490_0 .var "memoryWrite", 0 0;
v000001d307bedf90_0 .net "readDataDest", 31 0, L_000001d307bf54f0;  alias, 1 drivers
v000001d307beecb0_0 .net "readDataFirst", 31 0, L_000001d307bf4c30;  alias, 1 drivers
v000001d307bcbf10_0 .net "readDataSec", 31 0, L_000001d307bf5100;  alias, 1 drivers
v000001d307bcb830_0 .var "readRegDest", 3 0;
v000001d307c542e0_0 .var "readRegFirst", 3 0;
v000001d307c541a0_0 .var "readRegSec", 3 0;
v000001d307c54600_0 .net "rst", 0 0, v000001d307c5a270_0;  alias, 1 drivers
v000001d307c55320_0 .net "secondLevelDecode", 3 0, v000001d307c57fb0_0;  alias, 1 drivers
v000001d307c55960_0 .net "setFlags", 0 0, v000001d307c567f0_0;  alias, 1 drivers
v000001d307c55f00_0 .net "sourceFirstReg", 3 0, v000001d307c566b0_0;  alias, 1 drivers
v000001d307c54c40_0 .net "sourceSecReg", 3 0, v000001d307c56750_0;  alias, 1 drivers
v000001d307c553c0_0 .net "specialEncoding", 0 0, v000001d307c569d0_0;  alias, 1 drivers
v000001d307c55500_0 .var/s "tempDiff", 32 0;
v000001d307c54740_0 .var "writeData", 31 0;
v000001d307c54240_0 .var "writeToReg", 0 0;
E_000001d307bdb720/0 .event anyedge, v000001d307bed9f0_0, v000001d307beefd0_0, v000001d307bed590_0, v000001d307bee990_0;
E_000001d307bdb720/1 .event anyedge, v000001d307c55f00_0, v000001d307beef30_0, v000001d307beecb0_0, v000001d307bed450_0;
E_000001d307bdb720/2 .event anyedge, v000001d307bedf90_0, v000001d307beedf0_0, v000001d307c553c0_0, v000001d307c55320_0;
E_000001d307bdb720/3 .event anyedge, v000001d307bed4f0_0, v000001d307c55500_0, v000001d307c54740_0, v000001d307c54c40_0;
E_000001d307bdb720/4 .event anyedge, v000001d307bcbf10_0, v000001d307bedd10_0;
E_000001d307bdb720 .event/or E_000001d307bdb720/0, E_000001d307bdb720/1, E_000001d307bdb720/2, E_000001d307bdb720/3, E_000001d307bdb720/4;
E_000001d307bdc460 .event posedge, v000001d307c54600_0, v000001d307bee8f0_0;
S_000001d307ba6ea0 .scope module, "ID" "iDecode" 6 69, 8 4 0, S_000001d307baa4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "loadStore";
    .port_info 5 /OUTPUT 1 "dataRegister";
    .port_info 6 /OUTPUT 1 "dataRegisterImm";
    .port_info 7 /OUTPUT 1 "specialEncoding";
    .port_info 8 /OUTPUT 1 "setFlags";
    .port_info 9 /OUTPUT 3 "aluFunction";
    .port_info 10 /OUTPUT 4 "branchInstruction";
    .port_info 11 /OUTPUT 1 "regWrite";
    .port_info 12 /OUTPUT 1 "regRead";
    .port_info 13 /OUTPUT 4 "out_destRegister";
    .port_info 14 /OUTPUT 4 "out_sourceFirstReg";
    .port_info 15 /OUTPUT 4 "out_sourceSecReg";
    .port_info 16 /OUTPUT 16 "out_imm";
    .port_info 17 /OUTPUT 2 "firstLevelDecode_out";
    .port_info 18 /OUTPUT 4 "secondLevelDecode_out";
    .port_info 19 /OUTPUT 1 "halt";
v000001d307c54f60_0 .var "aluFunction", 2 0;
v000001d307c55780_0 .net "aluOperationCommands", 2 0, L_000001d307ca4650;  1 drivers
v000001d307c55dc0_0 .var "branch", 0 0;
v000001d307c54ba0_0 .net "branchCondition", 3 0, L_000001d307ca5c30;  1 drivers
v000001d307c550a0_0 .var "branchInstruction", 3 0;
v000001d307c551e0_0 .net "clk", 0 0, v000001d307c5ad10_0;  alias, 1 drivers
v000001d307c55b40_0 .var "dataRegister", 0 0;
v000001d307c55140_0 .var "dataRegisterImm", 0 0;
v000001d307c55a00_0 .net "destReg", 3 0, L_000001d307ca4510;  1 drivers
v000001d307c55aa0_0 .net "firstLevelDecode", 1 0, L_000001d307ca5690;  1 drivers
v000001d307c55280_0 .var "firstLevelDecode_out", 1 0;
v000001d307c55be0_0 .var "halt", 0 0;
v000001d307c55d20_0 .net "hold_if", 0 0, v000001d307c54d80_0;  1 drivers
v000001d307c576f0_0 .var "hold_if_cal", 0 0;
v000001d307c57a10_0 .var "ifid_instr", 31 0;
v000001d307c56e30_0 .net "imm", 15 0, L_000001d307ca46f0;  1 drivers
v000001d307c562f0_0 .net "instruction", 31 0, v000001d307c573d0_0;  alias, 1 drivers
v000001d307c56570_0 .net "instruction_eff", 31 0, L_000001d307ca48d0;  1 drivers
v000001d307c56610_0 .var "loadStore", 0 0;
v000001d307c56d90_0 .var "out_destRegister", 3 0;
v000001d307c57650_0 .var "out_imm", 15 0;
v000001d307c566b0_0 .var "out_sourceFirstReg", 3 0;
v000001d307c56750_0 .var "out_sourceSecReg", 3 0;
v000001d307c56890_0 .var "regRead", 0 0;
v000001d307c56f70_0 .var "regWrite", 0 0;
v000001d307c56bb0_0 .net "rst", 0 0, v000001d307c5a270_0;  alias, 1 drivers
v000001d307c57470_0 .net "secondLevelDecode", 3 0, L_000001d307ca5b90;  1 drivers
v000001d307c57fb0_0 .var "secondLevelDecode_out", 3 0;
v000001d307c567f0_0 .var "setFlags", 0 0;
v000001d307c57dd0_0 .net "sourceFirstReg", 3 0, L_000001d307ca5f50;  1 drivers
v000001d307c57790_0 .net "sourceSecReg", 3 0, L_000001d307ca5730;  1 drivers
v000001d307c56250_0 .net "specialBit", 0 0, L_000001d307ca4ab0;  1 drivers
v000001d307c569d0_0 .var "specialEncoding", 0 0;
v000001d307c57330_0 .net "uc_active", 0 0, v000001d307c556e0_0;  1 drivers
v000001d307c57970_0 .net "uc_addr", 7 0, v000001d307c54ec0_0;  1 drivers
v000001d307c57150_0 .net "uc_instr", 31 0, v000001d307c54380_0;  1 drivers
E_000001d307bdbe20/0 .event anyedge, v000001d307c55aa0_0, v000001d307c57470_0, v000001d307c55780_0, v000001d307c56570_0;
E_000001d307bdbe20/1 .event anyedge, v000001d307c56250_0, v000001d307c56e30_0, v000001d307c54ba0_0, v000001d307c57dd0_0;
E_000001d307bdbe20/2 .event anyedge, v000001d307c57790_0, v000001d307c55a00_0;
E_000001d307bdbe20 .event/or E_000001d307bdbe20/0, E_000001d307bdbe20/1, E_000001d307bdbe20/2;
L_000001d307ca48d0 .functor MUXZ 32, v000001d307c57a10_0, v000001d307c54380_0, v000001d307c556e0_0, C4<>;
L_000001d307ca5690 .part L_000001d307ca48d0, 30, 2;
L_000001d307ca4ab0 .part L_000001d307ca48d0, 29, 1;
L_000001d307ca5b90 .part L_000001d307ca48d0, 25, 4;
L_000001d307ca4650 .part L_000001d307ca48d0, 25, 3;
L_000001d307ca5c30 .part L_000001d307ca48d0, 21, 4;
L_000001d307ca4510 .part L_000001d307ca48d0, 21, 4;
L_000001d307ca5f50 .part L_000001d307ca48d0, 17, 4;
L_000001d307ca5730 .part L_000001d307ca48d0, 13, 4;
L_000001d307ca46f0 .part L_000001d307ca48d0, 0, 16;
S_000001d307b99c20 .scope module, "URom" "u_Code_Rom" 8 67, 9 1 0, S_000001d307ba6ea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "u_addr";
    .port_info 3 /OUTPUT 32 "uc_instr";
v000001d307c55460_0 .net "clk", 0 0, v000001d307c5ad10_0;  alias, 1 drivers
v000001d307c55e60_0 .net "rst", 0 0, v000001d307c5a270_0;  alias, 1 drivers
v000001d307c54b00_0 .net "u_addr", 7 0, v000001d307c54ec0_0;  alias, 1 drivers
v000001d307c54380_0 .var "uc_instr", 31 0;
E_000001d307bdbea0 .event anyedge, v000001d307c54b00_0;
S_000001d307b99db0 .scope module, "Ucontrol" "u_code_control" 8 57, 10 3 0, S_000001d307ba6ea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ifid_instr";
    .port_info 3 /OUTPUT 1 "hold_if";
    .port_info 4 /OUTPUT 1 "uc_active";
    .port_info 5 /OUTPUT 8 "uc_addr";
P_000001d307b9a880 .param/l "usFilter" 0 10 14, +C4<00000000000000000000000000000001>;
P_000001d307b9a8b8 .param/l "usIdle" 0 10 14, +C4<00000000000000000000000000000000>;
L_000001d307bf4d10 .functor OR 1, L_000001d307ca50f0, L_000001d307ca45b0, C4<0>, C4<0>;
L_000001d307bf4bc0 .functor BUFZ 1, L_000001d307bf4d10, C4<0>, C4<0>, C4<0>;
v000001d307c55820_0 .net *"_ivl_1", 6 0, L_000001d307ca54b0;  1 drivers
L_000001d307c5c140 .functor BUFT 1, C4<0010000>, C4<0>, C4<0>, C4<0>;
v000001d307c555a0_0 .net/2u *"_ivl_2", 6 0, L_000001d307c5c140;  1 drivers
v000001d307c549c0_0 .net *"_ivl_7", 6 0, L_000001d307ca4a10;  1 drivers
L_000001d307c5c188 .functor BUFT 1, C4<0011000>, C4<0>, C4<0>, C4<0>;
v000001d307c54420_0 .net/2u *"_ivl_8", 6 0, L_000001d307c5c188;  1 drivers
v000001d307c54560_0 .net "clk", 0 0, v000001d307c5ad10_0;  alias, 1 drivers
v000001d307c54d80_0 .var "hold_if", 0 0;
v000001d307c55000_0 .net "id_rd", 3 0, L_000001d307ca4b50;  1 drivers
v000001d307c54ce0_0 .net "id_rm", 15 0, L_000001d307ca4150;  1 drivers
v000001d307c544c0_0 .net "id_rn", 3 0, L_000001d307ca4790;  1 drivers
v000001d307c558c0_0 .net "ifid_instr", 31 0, v000001d307c57a10_0;  1 drivers
v000001d307c546a0_0 .net "mul", 0 0, L_000001d307ca50f0;  1 drivers
v000001d307c547e0_0 .net "muls", 0 0, L_000001d307ca45b0;  1 drivers
v000001d307c55640_0 .var "next_uc_addr", 7 0;
v000001d307c54e20_0 .net "rst", 0 0, v000001d307c5a270_0;  alias, 1 drivers
v000001d307c54880_0 .net "start_seq", 0 0, L_000001d307bf4bc0;  1 drivers
v000001d307c55fa0_0 .var "uPC", 31 0;
v000001d307c54920_0 .var "uPC_next", 31 0;
v000001d307c556e0_0 .var "uc_active", 0 0;
v000001d307c54ec0_0 .var "uc_addr", 7 0;
v000001d307c55c80_0 .net "uc_op", 0 0, L_000001d307bf4d10;  1 drivers
v000001d307c54100_0 .var "ustate", 1 0;
v000001d307c54a60_0 .var "ustateNext", 1 0;
E_000001d307bdc560/0 .event anyedge, v000001d307c54100_0, v000001d307c54b00_0, v000001d307c55fa0_0, v000001d307c55c80_0;
E_000001d307bdc560/1 .event anyedge, v000001d307c558c0_0;
E_000001d307bdc560 .event/or E_000001d307bdc560/0, E_000001d307bdc560/1;
E_000001d307bdb960 .event posedge, v000001d307bee8f0_0;
L_000001d307ca54b0 .part v000001d307c57a10_0, 25, 7;
L_000001d307ca50f0 .cmp/eq 7, L_000001d307ca54b0, L_000001d307c5c140;
L_000001d307ca4a10 .part v000001d307c57a10_0, 25, 7;
L_000001d307ca45b0 .cmp/eq 7, L_000001d307ca4a10, L_000001d307c5c188;
L_000001d307ca4b50 .part v000001d307c57a10_0, 21, 4;
L_000001d307ca4790 .part v000001d307c57a10_0, 17, 4;
L_000001d307ca4150 .part v000001d307c57a10_0, 0, 16;
S_000001d307b31420 .scope module, "IF" "iFetch" 6 38, 11 3 0, S_000001d307baa4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "fetchedInstruction";
    .port_info 3 /INPUT 1 "exeOverride";
    .port_info 4 /INPUT 16 "exeData";
    .port_info 5 /OUTPUT 32 "programCounter";
    .port_info 6 /OUTPUT 32 "filteredInstruction";
P_000001d307b9a700 .param/l "sFilter" 0 11 15, +C4<00000000000000000000000000000001>;
P_000001d307b9a738 .param/l "sIdle" 0 11 15, +C4<00000000000000000000000000000000>;
L_000001d307bf4ae0 .functor BUFZ 16, L_000001d307bf4920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001d307c561b0_0 .var "PC", 31 0;
v000001d307c56c50_0 .var "PC_next", 31 0;
v000001d307c56b10_0 .net *"_ivl_11", 0 0, L_000001d307c5abd0;  1 drivers
v000001d307c56930_0 .net *"_ivl_12", 15 0, L_000001d307c5ae50;  1 drivers
v000001d307c575b0_0 .net *"_ivl_3", 0 0, L_000001d307c5ab30;  1 drivers
v000001d307c56110_0 .net *"_ivl_4", 15 0, L_000001d307c5bd50;  1 drivers
v000001d307c56cf0_0 .net/s "branchOffsetAddress", 31 0, L_000001d307c5b710;  1 drivers
v000001d307c56ed0_0 .net/s "branchOffsetAddress_exe", 31 0, L_000001d307c5be90;  1 drivers
v000001d307c57ab0_0 .net "clk", 0 0, v000001d307c5ad10_0;  alias, 1 drivers
v000001d307c571f0_0 .net "exeData", 15 0, L_000001d307bf4920;  alias, 1 drivers
v000001d307c56390_0 .net "exeOverride", 0 0, v000001d307bed810_0;  alias, 1 drivers
v000001d307c56a70_0 .net "fetchedInstruction", 31 0, v000001d307bed130_0;  alias, 1 drivers
v000001d307c573d0_0 .var "filteredInstruction", 31 0;
v000001d307c57010_0 .net "imm16", 15 0, L_000001d307c5a950;  1 drivers
v000001d307c570b0_0 .net "imm16_exe", 15 0, L_000001d307bf4ae0;  1 drivers
v000001d307c57b50_0 .var "programCounter", 31 0;
v000001d307c57290_0 .net "rst", 0 0, v000001d307c5a270_0;  alias, 1 drivers
v000001d307c57510_0 .var "state", 1 0;
v000001d307c57830_0 .var "stateNext", 1 0;
E_000001d307bdc0a0/0 .event anyedge, v000001d307c561b0_0, v000001d307c57510_0, v000001d307c54600_0, v000001d307bed130_0;
E_000001d307bdc0a0/1 .event anyedge, v000001d307bed810_0, v000001d307c56ed0_0, v000001d307c56cf0_0;
E_000001d307bdc0a0 .event/or E_000001d307bdc0a0/0, E_000001d307bdc0a0/1;
L_000001d307c5a950 .part v000001d307bed130_0, 0, 16;
L_000001d307c5ab30 .part L_000001d307c5a950, 15, 1;
LS_000001d307c5bd50_0_0 .concat [ 1 1 1 1], L_000001d307c5ab30, L_000001d307c5ab30, L_000001d307c5ab30, L_000001d307c5ab30;
LS_000001d307c5bd50_0_4 .concat [ 1 1 1 1], L_000001d307c5ab30, L_000001d307c5ab30, L_000001d307c5ab30, L_000001d307c5ab30;
LS_000001d307c5bd50_0_8 .concat [ 1 1 1 1], L_000001d307c5ab30, L_000001d307c5ab30, L_000001d307c5ab30, L_000001d307c5ab30;
LS_000001d307c5bd50_0_12 .concat [ 1 1 1 1], L_000001d307c5ab30, L_000001d307c5ab30, L_000001d307c5ab30, L_000001d307c5ab30;
L_000001d307c5bd50 .concat [ 4 4 4 4], LS_000001d307c5bd50_0_0, LS_000001d307c5bd50_0_4, LS_000001d307c5bd50_0_8, LS_000001d307c5bd50_0_12;
L_000001d307c5b710 .concat [ 16 16 0 0], L_000001d307c5a950, L_000001d307c5bd50;
L_000001d307c5abd0 .part L_000001d307bf4ae0, 15, 1;
LS_000001d307c5ae50_0_0 .concat [ 1 1 1 1], L_000001d307c5abd0, L_000001d307c5abd0, L_000001d307c5abd0, L_000001d307c5abd0;
LS_000001d307c5ae50_0_4 .concat [ 1 1 1 1], L_000001d307c5abd0, L_000001d307c5abd0, L_000001d307c5abd0, L_000001d307c5abd0;
LS_000001d307c5ae50_0_8 .concat [ 1 1 1 1], L_000001d307c5abd0, L_000001d307c5abd0, L_000001d307c5abd0, L_000001d307c5abd0;
LS_000001d307c5ae50_0_12 .concat [ 1 1 1 1], L_000001d307c5abd0, L_000001d307c5abd0, L_000001d307c5abd0, L_000001d307c5abd0;
L_000001d307c5ae50 .concat [ 4 4 4 4], LS_000001d307c5ae50_0_0, LS_000001d307c5ae50_0_4, LS_000001d307c5ae50_0_8, LS_000001d307c5ae50_0_12;
L_000001d307c5be90 .concat [ 16 16 0 0], L_000001d307bf4ae0, L_000001d307c5ae50;
S_000001d307b4c970 .scope module, "REGFILE" "register" 6 153, 12 1 0, S_000001d307baa4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rd";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "out_rd";
    .port_info 8 /OUTPUT 32 "out_rs1";
    .port_info 9 /OUTPUT 32 "out_rs2";
L_000001d307bf54f0 .functor BUFZ 32, L_000001d307ca43d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d307bf4c30 .functor BUFZ 32, L_000001d307ca4e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d307bf5100 .functor BUFZ 32, L_000001d307ca5370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_0 .array/port v000001d307c59d40, 0;
L_000001d307bf52c0 .functor BUFZ 32, v000001d307c59d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_1 .array/port v000001d307c59d40, 1;
L_000001d307bf4d80 .functor BUFZ 32, v000001d307c59d40_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_2 .array/port v000001d307c59d40, 2;
L_000001d307bf5020 .functor BUFZ 32, v000001d307c59d40_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_3 .array/port v000001d307c59d40, 3;
L_000001d307bf4840 .functor BUFZ 32, v000001d307c59d40_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_4 .array/port v000001d307c59d40, 4;
L_000001d307bf4680 .functor BUFZ 32, v000001d307c59d40_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_5 .array/port v000001d307c59d40, 5;
L_000001d307bf5090 .functor BUFZ 32, v000001d307c59d40_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_6 .array/port v000001d307c59d40, 6;
L_000001d307bf5330 .functor BUFZ 32, v000001d307c59d40_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_7 .array/port v000001d307c59d40, 7;
L_000001d307bf4fb0 .functor BUFZ 32, v000001d307c59d40_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_8 .array/port v000001d307c59d40, 8;
L_000001d307bf4990 .functor BUFZ 32, v000001d307c59d40_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_9 .array/port v000001d307c59d40, 9;
L_000001d307bf4e60 .functor BUFZ 32, v000001d307c59d40_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_10 .array/port v000001d307c59d40, 10;
L_000001d307bf48b0 .functor BUFZ 32, v000001d307c59d40_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_11 .array/port v000001d307c59d40, 11;
L_000001d307bf5560 .functor BUFZ 32, v000001d307c59d40_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_12 .array/port v000001d307c59d40, 12;
L_000001d307bf53a0 .functor BUFZ 32, v000001d307c59d40_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_13 .array/port v000001d307c59d40, 13;
L_000001d307bf46f0 .functor BUFZ 32, v000001d307c59d40_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_14 .array/port v000001d307c59d40, 14;
L_000001d307bf4760 .functor BUFZ 32, v000001d307c59d40_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c59d40_15 .array/port v000001d307c59d40, 15;
L_000001d307bf4df0 .functor BUFZ 32, v000001d307c59d40_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d307c57bf0_0 .net *"_ivl_0", 31 0, L_000001d307ca43d0;  1 drivers
v000001d307c56430_0 .net *"_ivl_10", 5 0, L_000001d307ca4bf0;  1 drivers
L_000001d307c5c218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d307c564d0_0 .net *"_ivl_13", 1 0, L_000001d307c5c218;  1 drivers
v000001d307c578d0_0 .net *"_ivl_16", 31 0, L_000001d307ca5370;  1 drivers
v000001d307c57c90_0 .net *"_ivl_18", 5 0, L_000001d307ca5af0;  1 drivers
v000001d307c57e70_0 .net *"_ivl_2", 5 0, L_000001d307ca4470;  1 drivers
L_000001d307c5c260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d307c57f10_0 .net *"_ivl_21", 1 0, L_000001d307c5c260;  1 drivers
L_000001d307c5c1d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d307c57d30_0 .net *"_ivl_5", 1 0, L_000001d307c5c1d0;  1 drivers
v000001d307c598e0_0 .net *"_ivl_8", 31 0, L_000001d307ca4e70;  1 drivers
v000001d307c58940_0 .net "clk", 0 0, v000001d307c5ad10_0;  alias, 1 drivers
v000001d307c59660_0 .net "dbg_R0", 31 0, L_000001d307bf52c0;  1 drivers
v000001d307c59200_0 .net "dbg_R1", 31 0, L_000001d307bf4d80;  1 drivers
v000001d307c58d00_0 .net "dbg_R10", 31 0, L_000001d307bf48b0;  1 drivers
v000001d307c58da0_0 .net "dbg_R11", 31 0, L_000001d307bf5560;  1 drivers
v000001d307c595c0_0 .net "dbg_R12", 31 0, L_000001d307bf53a0;  1 drivers
v000001d307c58260_0 .net "dbg_R13", 31 0, L_000001d307bf46f0;  1 drivers
v000001d307c589e0_0 .net "dbg_R14", 31 0, L_000001d307bf4760;  1 drivers
v000001d307c59520_0 .net "dbg_R15", 31 0, L_000001d307bf4df0;  1 drivers
v000001d307c58c60_0 .net "dbg_R2", 31 0, L_000001d307bf5020;  1 drivers
v000001d307c58620_0 .net "dbg_R3", 31 0, L_000001d307bf4840;  1 drivers
v000001d307c597a0_0 .net "dbg_R4", 31 0, L_000001d307bf4680;  1 drivers
v000001d307c59840_0 .net "dbg_R5", 31 0, L_000001d307bf5090;  1 drivers
v000001d307c59f20_0 .net "dbg_R6", 31 0, L_000001d307bf5330;  1 drivers
v000001d307c58e40_0 .net "dbg_R7", 31 0, L_000001d307bf4fb0;  1 drivers
v000001d307c58120_0 .net "dbg_R8", 31 0, L_000001d307bf4990;  1 drivers
v000001d307c59700_0 .net "dbg_R9", 31 0, L_000001d307bf4e60;  1 drivers
v000001d307c586c0_0 .var/i "i", 31 0;
v000001d307c583a0_0 .net "out_rd", 31 0, L_000001d307bf54f0;  alias, 1 drivers
v000001d307c588a0_0 .net "out_rs1", 31 0, L_000001d307bf4c30;  alias, 1 drivers
v000001d307c59020_0 .net "out_rs2", 31 0, L_000001d307bf5100;  alias, 1 drivers
v000001d307c58a80_0 .net "rd", 3 0, v000001d307bcb830_0;  alias, 1 drivers
v000001d307c59d40 .array "registerFile", 0 15, 31 0;
v000001d307c58ee0_0 .net "rs1", 3 0, v000001d307c542e0_0;  alias, 1 drivers
v000001d307c58760_0 .net "rs2", 3 0, v000001d307c541a0_0;  alias, 1 drivers
v000001d307c590c0_0 .net "rst", 0 0, v000001d307c5a270_0;  alias, 1 drivers
v000001d307c59e80_0 .net "write", 0 0, v000001d307c54240_0;  alias, 1 drivers
v000001d307c58f80_0 .net "writeData", 31 0, v000001d307c54740_0;  alias, 1 drivers
L_000001d307ca43d0 .array/port v000001d307c59d40, L_000001d307ca4470;
L_000001d307ca4470 .concat [ 4 2 0 0], v000001d307bcb830_0, L_000001d307c5c1d0;
L_000001d307ca4e70 .array/port v000001d307c59d40, L_000001d307ca4bf0;
L_000001d307ca4bf0 .concat [ 4 2 0 0], v000001d307c542e0_0, L_000001d307c5c218;
L_000001d307ca5370 .array/port v000001d307c59d40, L_000001d307ca5af0;
L_000001d307ca5af0 .concat [ 4 2 0 0], v000001d307c541a0_0, L_000001d307c5c260;
    .scope S_000001d307b4c600;
T_0 ;
    %vpi_call 5 40 "$readmemh", "output.mem", v000001d307bedbd0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001d307b4c600;
T_1 ;
    %wait E_000001d307bdc360;
    %load/vec4 v000001d307bedb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v000001d307beee90_0;
    %load/vec4a v000001d307bedbd0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d307bed130_0, 4, 5;
    %load/vec4 v000001d307beee90_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d307bedbd0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d307bed130_0, 4, 5;
    %load/vec4 v000001d307beee90_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d307bedbd0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d307bed130_0, 4, 5;
    %load/vec4 v000001d307beee90_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d307bedbd0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d307bed130_0, 4, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d307bedb30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d307bed130_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v000001d307bedc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %ix/getv 4, v000001d307bed3b0_0;
    %load/vec4a v000001d307bedbd0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d307beedf0_0, 4, 5;
    %load/vec4 v000001d307bed3b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d307bedbd0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d307beedf0_0, 4, 5;
    %load/vec4 v000001d307bed3b0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d307bedbd0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d307beedf0_0, 4, 5;
    %load/vec4 v000001d307bed3b0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001d307bedbd0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d307beedf0_0, 4, 5;
T_1.4 ;
    %load/vec4 v000001d307bee850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001d307bee530_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000001d307bed3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d307bedbd0, 0, 4;
    %load/vec4 v000001d307bee530_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001d307bed3b0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d307bedbd0, 0, 4;
    %load/vec4 v000001d307bee530_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001d307bed3b0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d307bedbd0, 0, 4;
    %load/vec4 v000001d307bee530_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001d307bed3b0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d307bedbd0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001d307beedf0_0, 0;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d307b4c600;
T_2 ;
    %wait E_000001d307bdc4a0;
    %vpi_call 5 69 "$display", "halt detected" {0 0 0};
    %vpi_func 5 70 "$fopen" 32, "scc_out.txt", "w" {0 0 0};
    %store/vec4 v000001d307beddb0_0, 0, 32;
    %vpi_call 5 71 "$fwrite", v000001d307beddb0_0, "Address,Value\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307bee3f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d307bee3f0_0;
    %cmpi/u 65535, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v000001d307bee3f0_0;
    %load/vec4a v000001d307bedbd0, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d307bee7b0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %ix/getv/s 4, v000001d307bee3f0_0;
    %load/vec4a v000001d307bedbd0, 4;
    %store/vec4 v000001d307bee7b0_0, 0, 8;
T_2.3 ;
    %load/vec4 v000001d307bee3f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001d307bedbd0, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d307bed770_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001d307bee3f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001d307bedbd0, 4;
    %store/vec4 v000001d307bed770_0, 0, 8;
T_2.5 ;
    %load/vec4 v000001d307bee3f0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001d307bedbd0, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d307bee350_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001d307bee3f0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001d307bedbd0, 4;
    %store/vec4 v000001d307bee350_0, 0, 8;
T_2.7 ;
    %load/vec4 v000001d307bee3f0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001d307bedbd0, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d307bee5d0_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000001d307bee3f0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001d307bedbd0, 4;
    %store/vec4 v000001d307bee5d0_0, 0, 8;
T_2.9 ;
    %vpi_call 5 89 "$fwrite", v000001d307beddb0_0, "0x%h,", v000001d307bee3f0_0, "0x%2h", v000001d307bee7b0_0, "%2h", v000001d307bed770_0, "%2h", v000001d307bee350_0, "%2h", v000001d307bee5d0_0, "\012" {0 0 0};
    %load/vec4 v000001d307bee3f0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d307bee3f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 5 91 "$fclose", v000001d307beddb0_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000001d307b31420;
T_3 ;
    %wait E_000001d307bdb960;
    %load/vec4 v000001d307c57830_0;
    %assign/vec4 v000001d307c57510_0, 0;
    %load/vec4 v000001d307c57290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d307c561b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d307c57b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d307c57510_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d307c57510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001d307c56c50_0;
    %assign/vec4 v000001d307c561b0_0, 0;
    %load/vec4 v000001d307c56c50_0;
    %assign/vec4 v000001d307c57b50_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d307b31420;
T_4 ;
    %wait E_000001d307bdc0a0;
    %load/vec4 v000001d307c561b0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d307c56c50_0, 0, 32;
    %load/vec4 v000001d307c57510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d307c57830_0, 0, 2;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000001d307c57290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d307c57830_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d307c57830_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307c56c50_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000001d307c56a70_0;
    %store/vec4 v000001d307c573d0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d307c57830_0, 0, 2;
    %load/vec4 v000001d307c56390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v000001d307c561b0_0;
    %load/vec4 v000001d307c56ed0_0;
    %add;
    %store/vec4 v000001d307c56c50_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001d307c56a70_0;
    %parti/s 7, 25, 6;
    %cmpi/e 96, 0, 7;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v000001d307c561b0_0;
    %load/vec4 v000001d307c56cf0_0;
    %add;
    %store/vec4 v000001d307c56c50_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001d307c56a70_0;
    %parti/s 7, 25, 6;
    %cmpi/e 100, 0, 7;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v000001d307c561b0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d307c56c50_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001d307c561b0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001d307c56c50_0, 0, 32;
T_4.11 ;
T_4.9 ;
T_4.7 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d307b99db0;
T_5 ;
    %wait E_000001d307bdb960;
    %load/vec4 v000001d307c54e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d307c54100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d307c54ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d307c55fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d307c54a60_0;
    %assign/vec4 v000001d307c54100_0, 0;
    %load/vec4 v000001d307c54100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001d307c54880_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v000001d307c55640_0;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v000001d307c54ec0_0, 0;
T_5.2 ;
    %load/vec4 v000001d307c54920_0;
    %assign/vec4 v000001d307c55fa0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d307b99db0;
T_6 ;
    %wait E_000001d307bdc560;
    %load/vec4 v000001d307c54100_0;
    %store/vec4 v000001d307c54a60_0, 0, 2;
    %load/vec4 v000001d307c54ec0_0;
    %store/vec4 v000001d307c55640_0, 0, 8;
    %load/vec4 v000001d307c55fa0_0;
    %store/vec4 v000001d307c54920_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c54d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c556e0_0, 0, 1;
    %load/vec4 v000001d307c54100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d307c54a60_0, 0, 2;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d307c54a60_0, 0, 2;
    %load/vec4 v000001d307c55c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d307c54a60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c556e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d307c55640_0, 0, 8;
T_6.4 ;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d307c54a60_0, 0, 2;
    %load/vec4 v000001d307c558c0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d307c55640_0, 0, 8;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d307b99c20;
T_7 ;
    %wait E_000001d307bdbea0;
    %load/vec4 v000001d307c54b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %jmp T_7.1;
T_7.0 ;
    %jmp T_7.1;
T_7.1 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d307ba6ea0;
T_8 ;
    %wait E_000001d307bdb960;
    %load/vec4 v000001d307c56bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d307c576f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d307c55d20_0;
    %assign/vec4 v000001d307c576f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d307ba6ea0;
T_9 ;
    %wait E_000001d307bdb960;
    %load/vec4 v000001d307c56bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d307c57a10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d307c576f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001d307c562f0_0;
    %assign/vec4 v000001d307c57a10_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d307ba6ea0;
T_10 ;
    %wait E_000001d307bdbe20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c55dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c56610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c55b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c55140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c569d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c567f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d307c54f60_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d307c550a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c56f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c56890_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d307c56d90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d307c566b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d307c56750_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001d307c57650_0, 0, 16;
    %load/vec4 v000001d307c55aa0_0;
    %store/vec4 v000001d307c55280_0, 0, 2;
    %load/vec4 v000001d307c57470_0;
    %store/vec4 v000001d307c57fb0_0, 0, 4;
    %load/vec4 v000001d307c55780_0;
    %store/vec4 v000001d307c54f60_0, 0, 3;
    %load/vec4 v000001d307c56570_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 104, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001d307c55be0_0, 0, 1;
    %load/vec4 v000001d307c56250_0;
    %store/vec4 v000001d307c569d0_0, 0, 1;
    %load/vec4 v000001d307c57470_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001d307c567f0_0, 0, 1;
    %load/vec4 v000001d307c56e30_0;
    %store/vec4 v000001d307c57650_0, 0, 16;
    %load/vec4 v000001d307c55aa0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c55dc0_0, 0, 1;
    %load/vec4 v000001d307c54ba0_0;
    %store/vec4 v000001d307c550a0_0, 0, 4;
    %load/vec4 v000001d307c57dd0_0;
    %store/vec4 v000001d307c566b0_0, 0, 4;
    %load/vec4 v000001d307c57790_0;
    %store/vec4 v000001d307c56750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c56890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c56f70_0, 0, 1;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c56610_0, 0, 1;
    %load/vec4 v000001d307c55a00_0;
    %store/vec4 v000001d307c56d90_0, 0, 4;
    %load/vec4 v000001d307c57dd0_0;
    %store/vec4 v000001d307c566b0_0, 0, 4;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c55b40_0, 0, 1;
    %load/vec4 v000001d307c55a00_0;
    %store/vec4 v000001d307c56d90_0, 0, 4;
    %load/vec4 v000001d307c57dd0_0;
    %store/vec4 v000001d307c566b0_0, 0, 4;
    %load/vec4 v000001d307c57790_0;
    %store/vec4 v000001d307c56750_0, 0, 4;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c55140_0, 0, 1;
    %load/vec4 v000001d307c55a00_0;
    %store/vec4 v000001d307c56d90_0, 0, 4;
    %load/vec4 v000001d307c57dd0_0;
    %store/vec4 v000001d307c566b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c56890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c56f70_0, 0, 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d307baa630;
T_11 ;
    %wait E_000001d307bdc460;
    %load/vec4 v000001d307c54600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d307bed9f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d307beda90_0;
    %assign/vec4 v000001d307bed9f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d307baa630;
T_12 ;
    %wait E_000001d307bdb720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307bed810_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d307c541a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307bee490_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307bedef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307beec10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307bede50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307bed4f0_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000001d307c55500_0, 0, 33;
    %load/vec4 v000001d307bed9f0_0;
    %store/vec4 v000001d307beda90_0, 0, 4;
    %load/vec4 v000001d307beefd0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000001d307bed590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v000001d307bed9f0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307bed810_0, 0, 1;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307bed810_0, 0, 1;
T_12.10 ;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v000001d307bed9f0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307bed810_0, 0, 1;
    %jmp T_12.12;
T_12.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307bed810_0, 0, 1;
T_12.12 ;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v000001d307bed9f0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307bed810_0, 0, 1;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307bed810_0, 0, 1;
T_12.14 ;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v000001d307bee990_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.15, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307beecb0_0;
    %load/vec4 v000001d307bed450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d307bed450_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001d307bede50_0, 0, 32;
    %load/vec4 v000001d307bedf90_0;
    %store/vec4 v000001d307bedef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307bee490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %load/vec4 v000001d307beecb0_0;
    %load/vec4 v000001d307bed450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d307bed450_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001d307bede50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307beec10_0, 0, 1;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307bee2b0_0;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
T_12.16 ;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000001d307beefd0_0;
    %load/vec4 v000001d307c553c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %jmp T_12.19;
T_12.17 ;
    %load/vec4 v000001d307bee990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.20 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307bed450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d307bed450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d307c54740_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %jmp T_12.27;
T_12.21 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307bed450_0;
    %load/vec4 v000001d307bedf90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d307c54740_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %jmp T_12.27;
T_12.22 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.27;
T_12.23 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.27;
T_12.24 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307beecb0_0;
    %ix/getv/s 4, v000001d307bed450_0;
    %shiftl 4;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.27;
T_12.25 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307beecb0_0;
    %ix/getv/s 4, v000001d307bed450_0;
    %shiftr 4;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.27;
T_12.26 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %load/vec4 v000001d307bedf90_0;
    %parti/s 5, 27, 6;
    %load/vec4 v000001d307bed9f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v000001d307c55320_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %jmp T_12.32;
T_12.28 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307bed450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d307bed450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d307bed4f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d307beecb0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d307bed4f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001d307c55500_0, 0, 33;
    %load/vec4 v000001d307c55500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %load/vec4 v000001d307c54740_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307c54740_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307c55500_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307beecb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d307bed4f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %inv;
    %load/vec4 v000001d307beecb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d307c54740_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %jmp T_12.32;
T_12.29 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307bed450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d307bed450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d307bed4f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d307beecb0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d307bed4f0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v000001d307c55500_0, 0, 33;
    %load/vec4 v000001d307c55500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %load/vec4 v000001d307c54740_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307c54740_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307c55500_0;
    %parti/s 1, 32, 7;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307beecb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d307bed4f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000001d307beecb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d307c54740_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %jmp T_12.32;
T_12.30 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307bed450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d307bed450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d307bed4f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d307beecb0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d307bed4f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000001d307c55500_0, 0, 33;
    %load/vec4 v000001d307c55500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307bed450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001d307bed450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d307bed4f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d307beecb0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001d307bed4f0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v000001d307c55500_0, 0, 33;
    %load/vec4 v000001d307c55500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.32;
T_12.32 ;
    %pop/vec4 1;
    %jmp T_12.19;
T_12.19 ;
    %pop/vec4 1;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000001d307c55320_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %jmp T_12.37;
T_12.33 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %load/vec4 v000001d307c54c40_0;
    %store/vec4 v000001d307c541a0_0, 0, 4;
    %load/vec4 v000001d307beecb0_0;
    %pad/u 33;
    %load/vec4 v000001d307bcbf10_0;
    %pad/u 33;
    %add;
    %store/vec4 v000001d307bedd10_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307bedd10_0;
    %pad/u 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %load/vec4 v000001d307c54740_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307c54740_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307bedd10_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307beecb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d307bcbf10_0;
    %parti/s 1, 31, 6;
    %xor;
    %inv;
    %load/vec4 v000001d307beecb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d307c54740_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %jmp T_12.37;
T_12.34 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %load/vec4 v000001d307c54c40_0;
    %store/vec4 v000001d307c541a0_0, 0, 4;
    %load/vec4 v000001d307beecb0_0;
    %pad/u 33;
    %load/vec4 v000001d307bcbf10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000001d307bedd10_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307bedd10_0;
    %pad/u 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %load/vec4 v000001d307c54740_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307c54740_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307bedd10_0;
    %parti/s 1, 32, 7;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %load/vec4 v000001d307beecb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d307bcbf10_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000001d307beecb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001d307c54740_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d307beda90_0, 4, 1;
    %jmp T_12.37;
T_12.35 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %load/vec4 v000001d307c54c40_0;
    %store/vec4 v000001d307c541a0_0, 0, 4;
    %load/vec4 v000001d307beecb0_0;
    %pad/u 33;
    %load/vec4 v000001d307bcbf10_0;
    %pad/u 33;
    %add;
    %store/vec4 v000001d307bedd10_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307bedd10_0;
    %pad/u 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.37;
T_12.36 ;
    %load/vec4 v000001d307beef30_0;
    %store/vec4 v000001d307bcb830_0, 0, 4;
    %load/vec4 v000001d307c55f00_0;
    %store/vec4 v000001d307c542e0_0, 0, 4;
    %load/vec4 v000001d307c54c40_0;
    %store/vec4 v000001d307c541a0_0, 0, 4;
    %load/vec4 v000001d307beecb0_0;
    %pad/u 33;
    %load/vec4 v000001d307bcbf10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000001d307bedd10_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c54240_0, 0, 1;
    %load/vec4 v000001d307bedd10_0;
    %pad/u 32;
    %store/vec4 v000001d307c54740_0, 0, 32;
    %jmp T_12.37;
T_12.37 ;
    %pop/vec4 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001d307b4c970;
T_13 ;
    %wait E_000001d307bdb960;
    %load/vec4 v000001d307c590c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d307c586c0_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001d307c586c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d307c586c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d307c59d40, 0, 4;
    %load/vec4 v000001d307c586c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d307c586c0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001d307c59e80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v000001d307c58a80_0;
    %pushi/vec4 14, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001d307c58f80_0;
    %load/vec4 v000001d307c58a80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d307c59d40, 0, 4;
    %load/vec4 v000001d307c58f80_0;
    %vpi_call 12 31 "$display", "WRITE -> R[%0d] = %0d (0x%08h)", v000001d307c58a80_0, S<0,vec4,s32>, v000001d307c58f80_0 {1 0 0};
T_13.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d307c59d40, 0, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d307bfb930;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c5ad10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c5ad10_0, 0, 1;
    %delay 5, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000001d307bfb930;
T_15 ;
    %vpi_call 3 40 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d307bfb930 {0 0 0};
    %vpi_call 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, v000001d307c59660_0, v000001d307c59200_0, v000001d307c58c60_0, v000001d307c58620_0, v000001d307c597a0_0, v000001d307c59840_0, v000001d307c59f20_0, v000001d307c58e40_0, v000001d307c58120_0, v000001d307c59700_0, v000001d307c58d00_0, v000001d307c58da0_0, v000001d307c595c0_0, v000001d307c58260_0, v000001d307c589e0_0, v000001d307c59520_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c5a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d307c5a9f0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d307bdb960;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d307c5a270_0, 0, 1;
    %pushi/vec4 250, 0, 32;
T_15.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.3, 5;
    %jmp/1 T_15.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d307bdb960;
    %jmp T_15.2;
T_15.3 ;
    %pop/vec4 1;
    %vpi_call 3 71 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./mem.v";
    ".\testbenches\Final_testbench.v";
    "./scc_f25_top.v";
    "./Instruction_and_data.v";
    "./scc.v";
    "./execute.v";
    "./iDecode.v";
    "./uCodeROM.v";
    "./uCodeControl.v";
    "./iFetch.v";
    "./register.v";
