DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i3_1_v11"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 1625,0
)
(Instance
name "i3_2_v11"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 1690,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "26.1"
appVersion "2005.3 (Build 74)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\v11_ports\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\v11_ports\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\v11_ports"
)
(vvPair
variable "d_logical"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\v11_ports"
)
(vvPair
variable "date"
value "14.09.2006"
)
(vvPair
variable "day"
value "Do"
)
(vvPair
variable "day_long"
value "Donnerstag"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "v11_ports"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-W-0012670"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_Concatenation"
value "c:/Project_ETL600/hds_projects/NSK600/NSK600_lib/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "c:/Project_ETL600/hds_projects/NSK600/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "c:/Project_ETL600/hds_projects/NSK600/NSK600_lib/implementation/"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "v11_ports"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\v11_ports\\struct.bd"
)
(vvPair
variable "p_logical"
value "c:\\Project_ETL600\\hds_projects\\NSK600\\NSK600_lib\\hds\\v11_ports\\struct.bd"
)
(vvPair
variable "project_name"
value "ETL600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Programme\\Modelsim\\win32pe\\"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Programme\\Precision\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "17:07:23"
)
(vvPair
variable "unit"
value "v11_ports"
)
(vvPair
variable "user"
value "chmaglo1"
)
(vvPair
variable "version"
value "2005.3 (Build 74)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2006"
)
(vvPair
variable "yy"
value "06"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 323,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "4000,31625,5500,32375"
)
(Line
uid 12,0
sl 0
ro 270
xt "5500,32000,6000,32000"
pts [
"5500,32000"
"6000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "1800,31500,3000,32500"
st "c1"
ju 2
blo "3000,32300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "c1"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,36000,2800"
st "c1            : std_logic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "4000,41625,5500,42375"
)
(Line
uid 26,0
sl 0
ro 270
xt "5500,42000,6000,42000"
pts [
"5500,42000"
"6000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "1800,41500,3000,42500"
st "c2"
ju 2
blo "3000,42300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "c2"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,36000,3600"
st "c2            : std_logic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "60500,30625,62000,31375"
)
(Line
uid 40,0
sl 0
ro 90
xt "60000,31000,60500,31000"
pts [
"60500,31000"
"60000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "63000,30500,67600,31500"
st "control_v11"
blo "63000,31300"
tm "WireNameMgr"
)
)
)
*6 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 90
xt "4000,27625,5500,28375"
)
(Line
uid 68,0
sl 0
ro 90
xt "5500,28000,6000,28000"
pts [
"6000,28000"
"5500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "2000,27500,3000,28500"
st "i1"
ju 2
blo "3000,28300"
tm "WireNameMgr"
)
)
)
*7 (Net
uid 77,0
decl (Decl
n "i1"
t "std_logic"
o 10
suid 3,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,36000,10000"
st "i1            : std_logic"
)
)
*8 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 90
xt "4000,37625,5500,38375"
)
(Line
uid 82,0
sl 0
ro 90
xt "5500,38000,6000,38000"
pts [
"6000,38000"
"5500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "2000,37500,3000,38500"
st "i2"
ju 2
blo "3000,38300"
tm "WireNameMgr"
)
)
)
*9 (Net
uid 91,0
decl (Decl
n "i2"
t "std_logic"
o 11
suid 4,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,36000,10800"
st "i2            : std_logic"
)
)
*10 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 90
xt "4000,26625,5500,27375"
)
(Line
uid 96,0
sl 0
ro 90
xt "5500,27000,6000,27000"
pts [
"6000,27000"
"5500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "1900,26500,3000,27500"
st "r1"
ju 2
blo "3000,27300"
tm "WireNameMgr"
)
)
)
*11 (Net
uid 105,0
decl (Decl
n "r1"
t "std_logic"
o 12
suid 5,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,36000,11600"
st "r1            : std_logic"
)
)
*12 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 90
xt "4000,36625,5500,37375"
)
(Line
uid 110,0
sl 0
ro 90
xt "5500,37000,6000,37000"
pts [
"6000,37000"
"5500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "1900,36500,3000,37500"
st "r2"
ju 2
blo "3000,37300"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 119,0
decl (Decl
n "r2"
t "std_logic"
o 13
suid 6,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,36000,12400"
st "r2            : std_logic"
)
)
*14 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 90
xt "38500,31625,40000,32375"
)
(Line
uid 124,0
sl 0
ro 90
xt "38000,32000,38500,32000"
pts [
"38500,32000"
"38000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "41000,31500,44300,32500"
st "rx_v11_1"
blo "41000,32300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 133,0
decl (Decl
n "rx_v11_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 7,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,46000,6800"
st "rx_v11_1      : std_logic_vector(3 DOWNTO 0)"
)
)
*16 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 90
xt "38500,41625,40000,42375"
)
(Line
uid 138,0
sl 0
ro 90
xt "38000,42000,38500,42000"
pts [
"38500,42000"
"38000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "41000,41500,44300,42500"
st "rx_v11_2"
blo "41000,42300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 147,0
decl (Decl
n "rx_v11_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 8,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,46000,7600"
st "rx_v11_2      : std_logic_vector(3 DOWNTO 0)"
)
)
*18 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 90
xt "4000,29625,5500,30375"
)
(Line
uid 152,0
sl 0
ro 90
xt "5500,30000,6000,30000"
pts [
"6000,30000"
"5500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "1800,29500,3000,30500"
st "s1"
ju 2
blo "3000,30300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 161,0
decl (Decl
n "s1"
t "std_logic"
o 14
suid 9,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,36000,13200"
st "s1            : std_logic"
)
)
*20 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 90
xt "4000,39625,5500,40375"
)
(Line
uid 166,0
sl 0
ro 90
xt "5500,40000,6000,40000"
pts [
"6000,40000"
"5500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "1800,39500,3000,40500"
st "s2"
ju 2
blo "3000,40300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 175,0
decl (Decl
n "s2"
t "std_logic"
o 15
suid 10,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,36000,14000"
st "s2            : std_logic"
)
)
*22 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "60500,31625,62000,32375"
)
(Line
uid 180,0
sl 0
ro 270
xt "60000,32000,60500,32000"
pts [
"60000,32000"
"60500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "63000,31500,67300,32500"
st "status_v11"
blo "63000,32300"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "4000,30625,5500,31375"
)
(Line
uid 208,0
sl 0
ro 270
xt "5500,31000,6000,31000"
pts [
"5500,31000"
"6000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
)
xt "2000,30500,3000,31500"
st "t1"
ju 2
blo "3000,31300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 217,0
decl (Decl
n "t1"
t "std_logic"
o 8
suid 11,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,36000,8400"
st "t1            : std_logic"
)
)
*25 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "4000,40625,5500,41375"
)
(Line
uid 222,0
sl 0
ro 270
xt "5500,41000,6000,41000"
pts [
"5500,41000"
"6000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
)
xt "2000,40500,3000,41500"
st "t2"
ju 2
blo "3000,41300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 231,0
decl (Decl
n "t2"
t "std_logic"
o 9
suid 12,0
)
declText (MLText
uid 232,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,36000,9200"
st "t2            : std_logic"
)
)
*27 (PortIoOut
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "38500,30625,40000,31375"
)
(Line
uid 236,0
sl 0
ro 270
xt "38000,31000,38500,31000"
pts [
"38000,31000"
"38500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "41000,30500,44200,31500"
st "tx_v11_1"
blo "41000,31300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 245,0
decl (Decl
n "tx_v11_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 17
suid 13,0
)
declText (MLText
uid 246,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14800,46000,15600"
st "tx_v11_1      : std_logic_vector(2 DOWNTO 0)"
)
)
*29 (PortIoOut
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "38500,40625,40000,41375"
)
(Line
uid 250,0
sl 0
ro 270
xt "38000,41000,38500,41000"
pts [
"38000,41000"
"38500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "41000,40500,44200,41500"
st "tx_v11_2"
blo "41000,41300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 259,0
decl (Decl
n "tx_v11_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 14,0
)
declText (MLText
uid 260,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15600,46000,16400"
st "tx_v11_2      : std_logic_vector(2 DOWNTO 0)"
)
)
*31 (PortIoIn
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "4000,19625,5500,20375"
)
(Line
uid 264,0
sl 0
ro 270
xt "5500,20000,6000,20000"
pts [
"5500,20000"
"6000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
)
xt "1700,19500,3000,20500"
st "clk"
ju 2
blo "3000,20300"
tm "WireNameMgr"
)
)
)
*32 (GlobalConnector
uid 267,0
shape (Circle
uid 268,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "8000,19000,10000,21000"
radius 1000
)
name (Text
uid 269,0
va (VaSet
font "Arial,8,1"
)
xt "8500,19500,9500,20500"
st "G"
blo "8500,20300"
)
)
*33 (Net
uid 274,0
decl (Decl
n "clk"
t "std_logic"
o 3
suid 15,0
)
declText (MLText
uid 275,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,36000,4400"
st "clk           : std_logic"
)
)
*34 (PortIoIn
uid 276,0
shape (CompositeShape
uid 277,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 278,0
sl 0
ro 270
xt "4000,21625,5500,22375"
)
(Line
uid 279,0
sl 0
ro 270
xt "5500,22000,6000,22000"
pts [
"5500,22000"
"6000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 280,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 281,0
va (VaSet
)
xt "100,21500,3000,22500"
st "reset_n"
ju 2
blo "3000,22300"
tm "WireNameMgr"
)
)
)
*35 (GlobalConnector
uid 282,0
shape (Circle
uid 283,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "8000,21000,10000,23000"
radius 1000
)
name (Text
uid 284,0
va (VaSet
font "Arial,8,1"
)
xt "8500,21500,9500,22500"
st "G"
blo "8500,22300"
)
)
*36 (Net
uid 289,0
decl (Decl
n "reset_n"
t "std_logic"
o 5
suid 16,0
)
declText (MLText
uid 290,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,36000,6000"
st "reset_n       : std_logic"
)
)
*37 (HdlText
uid 407,0
optionalChildren [
*38 (EmbeddedText
uid 458,0
commentText (CommentText
uid 459,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 460,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,38000,69000,43000"
)
oxt "0,0,18000,5000"
text (MLText
uid 461,0
va (VaSet
isHidden 1
)
xt "51200,38200,63400,42200"
st "
control_v11_1 <= control_v11(1);
control_v11_2 <= control_v11(2);

status_v11(1) <= status_v11_1;
status_v11(2) <= status_v11_2;




"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 408,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "48000,26000,51000,43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 409,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 410,0
va (VaSet
font "Arial,8,1"
)
xt "49150,32000,50850,33000"
st "eb1"
blo "49150,32800"
tm "HdlTextNameMgr"
)
*40 (Text
uid 411,0
va (VaSet
font "Arial,8,1"
)
xt "49150,33000,49950,34000"
st "1"
blo "49150,33800"
tm "HdlTextNumberMgr"
)
]
)
)
*41 (Net
uid 412,0
decl (Decl
n "control_v11"
t "t_control_v11"
o 4
suid 17,0
)
declText (MLText
uid 413,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,38000,5200"
st "control_v11   : t_control_v11"
)
)
*42 (Net
uid 414,0
decl (Decl
n "status_v11"
t "t_status_v11"
o 16
suid 18,0
)
declText (MLText
uid 415,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14000,37500,14800"
st "status_v11    : t_status_v11"
)
)
*43 (Net
uid 456,0
decl (Decl
n "control_v11_1"
t "t_control_v24_x"
o 19
suid 19,0
)
declText (MLText
uid 457,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,42500,18200"
st "SIGNAL control_v11_1 : t_control_v24_x"
)
)
*44 (Net
uid 462,0
decl (Decl
n "control_v11_2"
t "t_control_v24_x"
o 20
suid 20,0
)
declText (MLText
uid 463,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,42500,19000"
st "SIGNAL control_v11_2 : t_control_v24_x"
)
)
*45 (Net
uid 464,0
decl (Decl
n "status_v11_1"
t "t_status_v24_x"
o 22
suid 21,0
)
declText (MLText
uid 465,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,42000,20600"
st "SIGNAL status_v11_1  : t_status_v24_x"
)
)
*46 (Net
uid 466,0
decl (Decl
n "status_v11_2"
t "t_status_v24_x"
o 23
suid 22,0
)
declText (MLText
uid 467,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,42000,21400"
st "SIGNAL status_v11_2  : t_status_v24_x"
)
)
*47 (Net
uid 1235,0
decl (Decl
n "enp_122m"
t "std_logic"
o 21
suid 23,0
i "'0'"
)
declText (MLText
uid 1236,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,43000,19800"
st "SIGNAL enp_122m      : std_logic := '0'"
)
)
*48 (SaComponent
uid 1625,0
optionalChildren [
*49 (CptPort
uid 1569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1570,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,28625,31750,29375"
)
tg (CPTG
uid 1571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1572,0
va (VaSet
)
xt "25400,28500,30000,29500"
st "control_v24"
ju 2
blo "30000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*50 (CptPort
uid 1573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1574,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 1575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1576,0
va (VaSet
)
xt "16000,27500,17400,28500"
st "cts"
blo "16000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*51 (CptPort
uid 1577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1578,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 1579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1580,0
va (VaSet
)
xt "16000,28500,17600,29500"
st "dcd"
blo "16000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*52 (CptPort
uid 1581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1582,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,26625,31750,27375"
)
tg (CPTG
uid 1583,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1584,0
va (VaSet
)
xt "26200,26500,30000,27500"
st "enp_122m"
ju 2
blo "30000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*53 (CptPort
uid 1585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 1587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1588,0
va (VaSet
)
xt "16000,31500,17300,32500"
st "rts"
blo "16000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*54 (CptPort
uid 1589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1590,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,31625,31750,32375"
)
tg (CPTG
uid 1591,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1592,0
va (VaSet
)
xt "27500,31500,30000,32500"
st "rx_v24"
ju 2
blo "30000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*55 (CptPort
uid 1593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1594,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 1595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1596,0
va (VaSet
)
xt "16000,29500,17400,30500"
st "rxc"
blo "16000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*56 (CptPort
uid 1597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1598,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 1599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1600,0
va (VaSet
)
xt "16000,26500,17400,27500"
st "rxd"
blo "16000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*57 (CptPort
uid 1601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,29625,31750,30375"
)
tg (CPTG
uid 1603,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1604,0
va (VaSet
)
xt "25700,29500,30000,30500"
st "status_v24"
ju 2
blo "30000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*58 (CptPort
uid 1605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,30625,31750,31375"
)
tg (CPTG
uid 1607,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1608,0
va (VaSet
)
xt "27600,30500,30000,31500"
st "tx_v24"
ju 2
blo "30000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*59 (CptPort
uid 1609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 1611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1612,0
va (VaSet
)
xt "16000,30500,17300,31500"
st "txd"
blo "16000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*60 (CptPort
uid 1613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1614,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,25250,25375,26000"
)
tg (CPTG
uid 1615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1616,0
ro 270
va (VaSet
)
xt "24500,27000,25500,28300"
st "clk"
ju 2
blo "25300,27000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*61 (CptPort
uid 1617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1618,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23625,25250,24375,26000"
)
tg (CPTG
uid 1619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1620,0
ro 270
va (VaSet
)
xt "23500,27000,24500,29900"
st "reset_n"
ju 2
blo "24300,27000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*62 (CptPort
uid 1621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,27625,31750,28375"
)
tg (CPTG
uid 1623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1624,0
va (VaSet
)
xt "25400,27500,30000,28500"
st "enp_over16"
ju 2
blo "30000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*63 (CptPort
uid 1735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1736,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 1737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1738,0
va (VaSet
)
xt "16000,32500,20900,33500"
st "enp_rx_char"
blo "16000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 1626,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,26000,31000,34000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 1627,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 1628,0
va (VaSet
font "Arial,8,1"
)
xt "18500,26500,23500,27500"
st "NSK600_lib"
blo "18500,27300"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 1629,0
va (VaSet
font "Arial,8,1"
)
xt "18500,27500,23200,28500"
st "serial_port"
blo "18500,28300"
tm "CptNameMgr"
)
*66 (Text
uid 1630,0
va (VaSet
font "Arial,8,1"
)
xt "18500,28500,22000,29500"
st "i3_1_v11"
blo "18500,29300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1631,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1632,0
text (MLText
uid 1633,0
va (VaSet
font "Courier New,8,0"
)
xt "6500,11300,6500,11300"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*67 (SaComponent
uid 1690,0
optionalChildren [
*68 (CptPort
uid 1634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1635,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,38625,31750,39375"
)
tg (CPTG
uid 1636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1637,0
va (VaSet
)
xt "25400,38500,30000,39500"
st "control_v24"
ju 2
blo "30000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*69 (CptPort
uid 1638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1639,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 1640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1641,0
va (VaSet
)
xt "16000,37500,17400,38500"
st "cts"
blo "16000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*70 (CptPort
uid 1642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1643,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,38625,15000,39375"
)
tg (CPTG
uid 1644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1645,0
va (VaSet
)
xt "16000,38500,17600,39500"
st "dcd"
blo "16000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*71 (CptPort
uid 1646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1647,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,36625,31750,37375"
)
tg (CPTG
uid 1648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1649,0
va (VaSet
)
xt "26200,36500,30000,37500"
st "enp_122m"
ju 2
blo "30000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*72 (CptPort
uid 1650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 1652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1653,0
va (VaSet
)
xt "16000,41500,17300,42500"
st "rts"
blo "16000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*73 (CptPort
uid 1654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1655,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,41625,31750,42375"
)
tg (CPTG
uid 1656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1657,0
va (VaSet
)
xt "27500,41500,30000,42500"
st "rx_v24"
ju 2
blo "30000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*74 (CptPort
uid 1658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1659,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 1660,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1661,0
va (VaSet
)
xt "16000,39500,17400,40500"
st "rxc"
blo "16000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*75 (CptPort
uid 1662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1663,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 1664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1665,0
va (VaSet
)
xt "16000,36500,17400,37500"
st "rxd"
blo "16000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*76 (CptPort
uid 1666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,39625,31750,40375"
)
tg (CPTG
uid 1668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1669,0
va (VaSet
)
xt "25700,39500,30000,40500"
st "status_v24"
ju 2
blo "30000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*77 (CptPort
uid 1670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,40625,31750,41375"
)
tg (CPTG
uid 1672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1673,0
va (VaSet
)
xt "27600,40500,30000,41500"
st "tx_v24"
ju 2
blo "30000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*78 (CptPort
uid 1674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 1676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1677,0
va (VaSet
)
xt "16000,40500,17300,41500"
st "txd"
blo "16000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*79 (CptPort
uid 1678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1679,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,35250,25375,36000"
)
tg (CPTG
uid 1680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1681,0
ro 270
va (VaSet
)
xt "24500,37000,25500,38300"
st "clk"
ju 2
blo "25300,37000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*80 (CptPort
uid 1682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1683,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23625,35250,24375,36000"
)
tg (CPTG
uid 1684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1685,0
ro 270
va (VaSet
)
xt "23500,37000,24500,39900"
st "reset_n"
ju 2
blo "24300,37000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*81 (CptPort
uid 1686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,37625,31750,38375"
)
tg (CPTG
uid 1688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1689,0
va (VaSet
)
xt "25400,37500,30000,38500"
st "enp_over16"
ju 2
blo "30000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*82 (CptPort
uid 1739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1740,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,42625,15000,43375"
)
tg (CPTG
uid 1741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1742,0
va (VaSet
)
xt "16000,42500,20900,43500"
st "enp_rx_char"
blo "16000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 1691,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,36000,31000,44000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 1692,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 1693,0
va (VaSet
font "Arial,8,1"
)
xt "18500,36500,23500,37500"
st "NSK600_lib"
blo "18500,37300"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 1694,0
va (VaSet
font "Arial,8,1"
)
xt "18500,37500,23200,38500"
st "serial_port"
blo "18500,38300"
tm "CptNameMgr"
)
*85 (Text
uid 1695,0
va (VaSet
font "Arial,8,1"
)
xt "18500,38500,22000,39500"
st "i3_2_v11"
blo "18500,39300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1696,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1697,0
text (MLText
uid 1698,0
va (VaSet
font "Courier New,8,0"
)
xt "6500,21300,6500,21300"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*86 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "6000,32000,14250,32000"
pts [
"6000,32000"
"14250,32000"
]
)
start &1
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "8000,31000,9200,32000"
st "c1"
blo "8000,31800"
tm "WireNameMgr"
)
)
on &2
)
*87 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "6000,42000,14250,42000"
pts [
"6000,42000"
"14250,42000"
]
)
start &3
end &72
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "8000,41000,9200,42000"
st "c2"
blo "8000,41800"
tm "WireNameMgr"
)
)
on &4
)
*88 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "51000,31000,60000,31000"
pts [
"60000,31000"
"51000,31000"
]
)
start &5
end &37
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "62000,30000,66600,31000"
st "control_v11"
blo "62000,30800"
tm "WireNameMgr"
)
)
on &41
)
*89 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "6000,28000,14250,28000"
pts [
"6000,28000"
"14250,28000"
]
)
start &6
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "25000,27000,26000,28000"
st "i1"
blo "25000,27800"
tm "WireNameMgr"
)
)
on &7
)
*90 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "6000,38000,14250,38000"
pts [
"6000,38000"
"14250,38000"
]
)
start &8
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "25000,37000,26000,38000"
st "i2"
blo "25000,37800"
tm "WireNameMgr"
)
)
on &9
)
*91 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "6000,27000,14250,27000"
pts [
"6000,27000"
"14250,27000"
]
)
start &10
end &56
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "25000,26000,26100,27000"
st "r1"
blo "25000,26800"
tm "WireNameMgr"
)
)
on &11
)
*92 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "6000,37000,14250,37000"
pts [
"6000,37000"
"14250,37000"
]
)
start &12
end &75
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "25000,36000,26100,37000"
st "r2"
blo "25000,36800"
tm "WireNameMgr"
)
)
on &13
)
*93 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31750,32000,38000,32000"
pts [
"38000,32000"
"31750,32000"
]
)
start &14
end &54
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "51000,31000,56900,32000"
st "rx_v11_1 : (3:0)"
blo "51000,31800"
tm "WireNameMgr"
)
)
on &15
)
*94 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31750,42000,38000,42000"
pts [
"38000,42000"
"31750,42000"
]
)
start &16
end &73
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "44000,41000,49900,42000"
st "rx_v11_2 : (3:0)"
blo "44000,41800"
tm "WireNameMgr"
)
)
on &17
)
*95 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "6000,30000,14250,30000"
pts [
"6000,30000"
"14250,30000"
]
)
start &18
end &55
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "25000,29000,26200,30000"
st "s1"
blo "25000,29800"
tm "WireNameMgr"
)
)
on &19
)
*96 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "6000,40000,14250,40000"
pts [
"6000,40000"
"14250,40000"
]
)
start &20
end &74
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "25000,39000,26200,40000"
st "s2"
blo "25000,39800"
tm "WireNameMgr"
)
)
on &21
)
*97 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "51000,32000,60000,32000"
pts [
"60000,32000"
"51000,32000"
]
)
start &22
end &37
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
)
xt "60000,31000,64300,32000"
st "status_v11"
blo "60000,31800"
tm "WireNameMgr"
)
)
on &42
)
*98 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "6000,31000,14250,31000"
pts [
"6000,31000"
"14250,31000"
]
)
start &23
end &59
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
isHidden 1
)
xt "8000,30000,9000,31000"
st "t1"
blo "8000,30800"
tm "WireNameMgr"
)
)
on &24
)
*99 (Wire
uid 225,0
shape (OrthoPolyLine
uid 226,0
va (VaSet
vasetType 3
)
xt "6000,41000,14250,41000"
pts [
"6000,41000"
"14250,41000"
]
)
start &25
end &78
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
)
xt "8000,40000,9000,41000"
st "t2"
blo "8000,40800"
tm "WireNameMgr"
)
)
on &26
)
*100 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31750,31000,38000,31000"
pts [
"38000,31000"
"31750,31000"
]
)
start &27
end &58
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
)
xt "61000,30000,66800,31000"
st "tx_v11_1 : (2:0)"
blo "61000,30800"
tm "WireNameMgr"
)
)
on &28
)
*101 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31750,41000,38000,41000"
pts [
"38000,41000"
"31750,41000"
]
)
start &29
end &77
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
)
xt "61000,40000,66800,41000"
st "tx_v11_2 : (2:0)"
blo "61000,40800"
tm "WireNameMgr"
)
)
on &30
)
*102 (Wire
uid 270,0
shape (OrthoPolyLine
uid 271,0
va (VaSet
vasetType 3
)
xt "6000,20000,8000,20000"
pts [
"6000,20000"
"8000,20000"
]
)
start &31
end &32
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
isHidden 1
)
xt "8000,20000,9300,21000"
st "clk"
blo "8000,20800"
tm "WireNameMgr"
)
)
on &33
)
*103 (Wire
uid 285,0
shape (OrthoPolyLine
uid 286,0
va (VaSet
vasetType 3
)
xt "6000,22000,8000,22000"
pts [
"6000,22000"
"8000,22000"
]
)
start &34
end &35
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 288,0
va (VaSet
isHidden 1
)
xt "8000,22000,10900,23000"
st "reset_n"
blo "8000,22800"
tm "WireNameMgr"
)
)
on &36
)
*104 (Wire
uid 418,0
shape (OrthoPolyLine
uid 419,0
va (VaSet
vasetType 3
)
xt "31750,39000,48000,39000"
pts [
"48000,39000"
"31750,39000"
]
)
start &37
end &68
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 425,0
va (VaSet
)
xt "33000,38000,38400,39000"
st "control_v11_2"
blo "33000,38800"
tm "WireNameMgr"
)
)
on &44
)
*105 (Wire
uid 428,0
shape (OrthoPolyLine
uid 429,0
va (VaSet
vasetType 3
)
xt "31750,29000,48000,29000"
pts [
"48000,29000"
"31750,29000"
]
)
start &37
end &49
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 435,0
va (VaSet
)
xt "33000,28000,38400,29000"
st "control_v11_1"
blo "33000,28800"
tm "WireNameMgr"
)
)
on &43
)
*106 (Wire
uid 438,0
shape (OrthoPolyLine
uid 439,0
va (VaSet
vasetType 3
)
xt "31750,30000,48000,30000"
pts [
"31750,30000"
"48000,30000"
]
)
start &57
end &37
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 445,0
va (VaSet
)
xt "33000,29000,38100,30000"
st "status_v11_1"
blo "33000,29800"
tm "WireNameMgr"
)
)
on &45
)
*107 (Wire
uid 448,0
shape (OrthoPolyLine
uid 449,0
va (VaSet
vasetType 3
)
xt "31750,40000,48000,40000"
pts [
"31750,40000"
"48000,40000"
]
)
start &76
end &37
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 455,0
va (VaSet
)
xt "33000,39000,38100,40000"
st "status_v11_2"
blo "33000,39800"
tm "WireNameMgr"
)
)
on &46
)
*108 (Wire
uid 599,0
shape (OrthoPolyLine
uid 600,0
va (VaSet
vasetType 3
)
xt "25000,25000,25000,25250"
pts [
"25000,25250"
"25000,25000"
]
)
start &60
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
isHidden 1
)
xt "23250,33000,24550,34000"
st "clk"
blo "23250,33800"
tm "WireNameMgr"
)
)
on &33
)
*109 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
)
xt "24000,25000,24000,25250"
pts [
"24000,25250"
"24000,25000"
]
)
start &61
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 610,0
va (VaSet
isHidden 1
)
xt "20250,32000,23150,33000"
st "reset_n"
blo "20250,32800"
tm "WireNameMgr"
)
)
on &36
)
*110 (Wire
uid 1215,0
shape (OrthoPolyLine
uid 1216,0
va (VaSet
vasetType 3
)
xt "24000,35000,24000,35250"
pts [
"24000,35000"
"24000,35250"
]
)
end &80
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1222,0
va (VaSet
isHidden 1
)
xt "24250,53000,27150,54000"
st "reset_n"
blo "24250,53800"
tm "WireNameMgr"
)
)
on &36
)
*111 (Wire
uid 1223,0
shape (OrthoPolyLine
uid 1224,0
va (VaSet
vasetType 3
)
xt "25000,35000,25000,35250"
pts [
"25000,35250"
"25000,35000"
]
)
start &79
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1228,0
va (VaSet
isHidden 1
)
xt "23250,43000,24550,44000"
st "clk"
blo "23250,43800"
tm "WireNameMgr"
)
)
on &33
)
*112 (Wire
uid 1237,0
shape (OrthoPolyLine
uid 1238,0
va (VaSet
vasetType 3
)
xt "31750,27000,32000,27000"
pts [
"31750,27000"
"32000,27000"
]
)
start &52
sat 32
eat 16
stc 0
st 0
tg (WTG
uid 1241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1242,0
va (VaSet
isHidden 1
)
xt "33000,25000,36800,26000"
st "enp_122m"
blo "33000,25800"
tm "WireNameMgr"
)
t (Text
uid 1492,0
va (VaSet
)
xt "33000,26000,34200,27000"
st "'0'"
blo "33000,26800"
tm "InitValueDelayMgr"
)
)
on &47
)
*113 (Wire
uid 1245,0
shape (OrthoPolyLine
uid 1246,0
va (VaSet
vasetType 3
)
xt "31750,37000,32000,37000"
pts [
"31750,37000"
"32000,37000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
tg (WTG
uid 1249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1250,0
va (VaSet
isHidden 1
)
xt "33000,35000,36800,36000"
st "enp_122m"
blo "33000,35800"
tm "WireNameMgr"
)
t (Text
uid 1568,0
va (VaSet
)
xt "33000,36000,34200,37000"
st "'0'"
blo "33000,36800"
tm "InitValueDelayMgr"
)
)
on &47
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *114 (PackageList
uid 324,0
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 325,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*116 (MLText
uid 326,0
va (VaSet
)
xt "0,1000,12400,8000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_unsigned.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 327,0
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 328,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*118 (Text
uid 329,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*119 (MLText
uid 330,0
va (VaSet
isHidden 1
)
xt "20000,2000,27100,3000"
st "`timescale 1ns/1ps"
tm "BdCompilerDirectivesTextMgr"
)
*120 (Text
uid 331,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,3000,30100,4000"
st "Post-module directives:"
blo "20000,3800"
)
*121 (MLText
uid 332,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*122 (Text
uid 333,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,29900,5000"
st "End-module directives:"
blo "20000,4800"
)
*123 (MLText
uid 334,0
va (VaSet
isHidden 1
)
xt "20000,5000,20000,5000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "80,60,1362,1054"
viewArea "-1342,-1000,68255,46082"
cachedDiagramExtent "0,0,69000,54000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3"
windowsPaperName "A3"
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
active 1
lastUid 1742,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*125 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*126 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
gi *127 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*129 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*130 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*132 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*133 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*141 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*143 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*145 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,16400,27100,17400"
st "Diagram Signals:"
blo "20000,17200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 23,0
usingSuid 1
emptyRow *146 (LEmptyRow
)
uid 1370,0
optionalChildren [
*147 (RefLabelRowHdr
)
*148 (TitleRowHdr
)
*149 (FilterRowHdr
)
*150 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*151 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*152 (GroupColHdr
tm "GroupColHdrMgr"
)
*153 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*154 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*155 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*156 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*157 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*158 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*159 (LeafLogPort
port (LogicalPort
decl (Decl
n "c1"
t "std_logic"
o 1
suid 1,0
)
)
uid 1323,0
)
*160 (LeafLogPort
port (LogicalPort
decl (Decl
n "c2"
t "std_logic"
o 2
suid 2,0
)
)
uid 1325,0
)
*161 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i1"
t "std_logic"
o 10
suid 3,0
)
)
uid 1327,0
)
*162 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "i2"
t "std_logic"
o 11
suid 4,0
)
)
uid 1329,0
)
*163 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "r1"
t "std_logic"
o 12
suid 5,0
)
)
uid 1331,0
)
*164 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "r2"
t "std_logic"
o 13
suid 6,0
)
)
uid 1333,0
)
*165 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_v11_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 7,0
)
)
uid 1335,0
)
*166 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_v11_2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 8,0
)
)
uid 1337,0
)
*167 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "s1"
t "std_logic"
o 14
suid 9,0
)
)
uid 1339,0
)
*168 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "s2"
t "std_logic"
o 15
suid 10,0
)
)
uid 1341,0
)
*169 (LeafLogPort
port (LogicalPort
decl (Decl
n "t1"
t "std_logic"
o 8
suid 11,0
)
)
uid 1343,0
)
*170 (LeafLogPort
port (LogicalPort
decl (Decl
n "t2"
t "std_logic"
o 9
suid 12,0
)
)
uid 1345,0
)
*171 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_v11_1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 17
suid 13,0
)
)
uid 1347,0
)
*172 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_v11_2"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 14,0
)
)
uid 1349,0
)
*173 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 15,0
)
)
uid 1351,0
)
*174 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 5
suid 16,0
)
)
uid 1353,0
)
*175 (LeafLogPort
port (LogicalPort
decl (Decl
n "control_v11"
t "t_control_v11"
o 4
suid 17,0
)
)
uid 1355,0
)
*176 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "status_v11"
t "t_status_v11"
o 16
suid 18,0
)
)
uid 1357,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v11_1"
t "t_control_v24_x"
o 19
suid 19,0
)
)
uid 1359,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_v11_2"
t "t_control_v24_x"
o 20
suid 20,0
)
)
uid 1361,0
)
*179 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v11_1"
t "t_status_v24_x"
o 22
suid 21,0
)
)
uid 1363,0
)
*180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "status_v11_2"
t "t_status_v24_x"
o 23
suid 22,0
)
)
uid 1365,0
)
*181 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enp_122m"
t "std_logic"
o 21
suid 23,0
i "'0'"
)
)
uid 1367,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1383,0
optionalChildren [
*182 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *183 (MRCItem
litem &146
pos 23
dimension 20
)
uid 1385,0
optionalChildren [
*184 (MRCItem
litem &147
pos 0
dimension 20
uid 1386,0
)
*185 (MRCItem
litem &148
pos 1
dimension 23
uid 1387,0
)
*186 (MRCItem
litem &149
pos 2
hidden 1
dimension 20
uid 1388,0
)
*187 (MRCItem
litem &159
pos 0
dimension 20
uid 1324,0
)
*188 (MRCItem
litem &160
pos 1
dimension 20
uid 1326,0
)
*189 (MRCItem
litem &161
pos 3
dimension 20
uid 1328,0
)
*190 (MRCItem
litem &162
pos 4
dimension 20
uid 1330,0
)
*191 (MRCItem
litem &163
pos 5
dimension 20
uid 1332,0
)
*192 (MRCItem
litem &164
pos 6
dimension 20
uid 1334,0
)
*193 (MRCItem
litem &165
pos 7
dimension 20
uid 1336,0
)
*194 (MRCItem
litem &166
pos 8
dimension 20
uid 1338,0
)
*195 (MRCItem
litem &167
pos 9
dimension 20
uid 1340,0
)
*196 (MRCItem
litem &168
pos 10
dimension 20
uid 1342,0
)
*197 (MRCItem
litem &169
pos 12
dimension 20
uid 1344,0
)
*198 (MRCItem
litem &170
pos 13
dimension 20
uid 1346,0
)
*199 (MRCItem
litem &171
pos 14
dimension 20
uid 1348,0
)
*200 (MRCItem
litem &172
pos 15
dimension 20
uid 1350,0
)
*201 (MRCItem
litem &173
pos 16
dimension 20
uid 1352,0
)
*202 (MRCItem
litem &174
pos 17
dimension 20
uid 1354,0
)
*203 (MRCItem
litem &175
pos 2
dimension 20
uid 1356,0
)
*204 (MRCItem
litem &176
pos 11
dimension 20
uid 1358,0
)
*205 (MRCItem
litem &177
pos 18
dimension 20
uid 1360,0
)
*206 (MRCItem
litem &178
pos 19
dimension 20
uid 1362,0
)
*207 (MRCItem
litem &179
pos 20
dimension 20
uid 1364,0
)
*208 (MRCItem
litem &180
pos 21
dimension 20
uid 1366,0
)
*209 (MRCItem
litem &181
pos 22
dimension 20
uid 1368,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1389,0
optionalChildren [
*210 (MRCItem
litem &150
pos 0
dimension 20
uid 1390,0
)
*211 (MRCItem
litem &152
pos 1
dimension 50
uid 1391,0
)
*212 (MRCItem
litem &153
pos 2
dimension 100
uid 1392,0
)
*213 (MRCItem
litem &154
pos 3
dimension 50
uid 1393,0
)
*214 (MRCItem
litem &155
pos 4
dimension 100
uid 1394,0
)
*215 (MRCItem
litem &156
pos 5
dimension 100
uid 1395,0
)
*216 (MRCItem
litem &157
pos 6
dimension 50
uid 1396,0
)
*217 (MRCItem
litem &158
pos 7
dimension 80
uid 1397,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1384,0
vaOverrides [
]
)
]
)
uid 1369,0
)
)
