#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jun 19 03:16:17 2024
# Process ID: 3006756
# Current directory: /home/ricky/asoc/final_project/fsic_fpga/vivado
# Command line: vivado -source vvd_caravel_fpga_fsic_sim.tcl -mode tcl
# Log file: /home/ricky/asoc/final_project/fsic_fpga/vivado/vivado.log
# Journal file: /home/ricky/asoc/final_project/fsic_fpga/vivado/vivado.jou
# Running On: ricky-lab, OS: Linux, CPU Frequency: 4629.756 MHz, CPU Physical cores: 14, Host memory: 33393 MB
#-----------------------------------------------------------
source vvd_caravel_fpga_fsic_sim.tcl
open_wave_config /home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb_behav.wcfg
source fsic_tb.tcl
