// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Mon Jun 11 09:04:17 2018
// Host        : AndoUbuntu running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim trx_axi.vm
// Design      : trx_axi
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* AXI_WIDTH_AD = "32" *) (* AXI_WIDTH_CID = "4" *) (* AXI_WIDTH_DA = "32" *) 
(* AXI_WIDTH_DS = "4" *) (* AXI_WIDTH_DSB = "2" *) (* AXI_WIDTH_ID = "4" *) 
(* F2U_FIFO_FAW = "4" *) (* F2U_FIFO_FDW = "32" *) (* F2U_FIFO_FULN = "4" *) 
(* SC_BURST = "4" *) (* SC_CMD = "1" *) (* SC_IDLE = "0" *) 
(* SC_IE_WAIT = "5" *) (* SC_RD_WAIT = "3" *) (* SC_WR_WAIT = "2" *) 
(* SR_ARB = "1" *) (* SR_END = "4" *) (* SR_IDLE = "0" *) 
(* SR_INT = "3" *) (* SR_RD = "2" *) (* SW_ARB = "1" *) 
(* SW_END = "5" *) (* SW_IDLE = "0" *) (* SW_WR0 = "2" *) 
(* SW_WR1 = "3" *) (* SW_WR2 = "4" *) (* TRANSACTOR_ID = "4'b0000" *) 
(* U2F_FIFO_FAW = "4" *) (* U2F_FIFO_FDW = "41" *) (* U2F_FIFO_FULN = "4" *) 
(* NotValidForBitStream *)
module trx_axi
   (ARESETn,
    ACLK,
    MID,
    AWID,
    AWADDR,
    AWLEN,
    AWLOCK,
    AWSIZE,
    AWBURST,
    AWVALID,
    AWREADY,
    AWQOS,
    AWREGION,
    WID,
    WDATA,
    WSTRB,
    WLAST,
    WVALID,
    WREADY,
    BID,
    BRESP,
    BVALID,
    BREADY,
    ARID,
    ARADDR,
    ARLEN,
    ARLOCK,
    ARSIZE,
    ARBURST,
    ARVALID,
    ARREADY,
    ARQOS,
    ARREGION,
    RID,
    RDATA,
    RRESP,
    RLAST,
    RVALID,
    RREADY,
    IRQ,
    FIQ,
    GPOUT,
    GPIN,
    transactor_sel,
    cmd_ready,
    cmd_valid,
    cmd_data,
    cmd_items,
    u2f_ready,
    u2f_valid,
    u2f_data,
    u2f_items,
    f2u_ready,
    f2u_valid,
    f2u_data,
    f2u_rooms);
  input ARESETn;
  input ACLK;
  (* mark_debug = "true" *) input [3:0]MID;
  (* mark_debug = "true" *) output [3:0]AWID;
  (* mark_debug = "true" *) output [31:0]AWADDR;
  (* mark_debug = "true" *) output [7:0]AWLEN;
  (* mark_debug = "true" *) output AWLOCK;
  (* mark_debug = "true" *) output [2:0]AWSIZE;
  (* mark_debug = "true" *) output [1:0]AWBURST;
  (* mark_debug = "true" *) output AWVALID;
  (* mark_debug = "true" *) input AWREADY;
  output [3:0]AWQOS;
  output [3:0]AWREGION;
  (* mark_debug = "true" *) output [3:0]WID;
  (* mark_debug = "true" *) output [31:0]WDATA;
  (* mark_debug = "true" *) output [3:0]WSTRB;
  (* mark_debug = "true" *) output WLAST;
  (* mark_debug = "true" *) output WVALID;
  (* mark_debug = "true" *) input WREADY;
  (* mark_debug = "true" *) input [3:0]BID;
  (* mark_debug = "true" *) input [1:0]BRESP;
  (* mark_debug = "true" *) input BVALID;
  (* mark_debug = "true" *) output BREADY;
  (* mark_debug = "true" *) output [3:0]ARID;
  (* mark_debug = "true" *) output [31:0]ARADDR;
  (* mark_debug = "true" *) output [7:0]ARLEN;
  (* mark_debug = "true" *) output ARLOCK;
  (* mark_debug = "true" *) output [2:0]ARSIZE;
  (* mark_debug = "true" *) output [1:0]ARBURST;
  (* mark_debug = "true" *) output ARVALID;
  (* mark_debug = "true" *) input ARREADY;
  output [3:0]ARQOS;
  output [3:0]ARREGION;
  (* mark_debug = "true" *) input [3:0]RID;
  (* mark_debug = "true" *) input [31:0]RDATA;
  (* mark_debug = "true" *) input [1:0]RRESP;
  (* mark_debug = "true" *) input RLAST;
  (* mark_debug = "true" *) input RVALID;
  (* mark_debug = "true" *) output RREADY;
  (* mark_debug = "true" *) input IRQ;
  (* mark_debug = "true" *) input FIQ;
  (* mark_debug = "true" *) output [15:0]GPOUT;
  (* mark_debug = "true" *) input [15:0]GPIN;
  (* mark_debug = "true" *) input [3:0]transactor_sel;
  (* mark_debug = "true" *) output cmd_ready;
  (* mark_debug = "true" *) input cmd_valid;
  (* mark_debug = "true" *) input [31:0]cmd_data;
  (* mark_debug = "true" *) input [15:0]cmd_items;
  (* mark_debug = "true" *) output u2f_ready;
  (* mark_debug = "true" *) input u2f_valid;
  (* mark_debug = "true" *) input [31:0]u2f_data;
  (* mark_debug = "true" *) input [15:0]u2f_items;
  (* mark_debug = "true" *) input f2u_ready;
  (* mark_debug = "true" *) output f2u_valid;
  (* mark_debug = "true" *) output [33:0]f2u_data;
  (* mark_debug = "true" *) input [15:0]f2u_rooms;

  wire \<const0> ;
  wire ACLK;
  (* MARK_DEBUG *) wire [31:0]ARADDR;
  wire \ARADDR[0]_i_1_n_0 ;
  wire \ARADDR[10]_i_1_n_0 ;
  wire \ARADDR[11]_i_1_n_0 ;
  wire \ARADDR[12]_i_1_n_0 ;
  wire \ARADDR[13]_i_1_n_0 ;
  wire \ARADDR[14]_i_1_n_0 ;
  wire \ARADDR[15]_i_1_n_0 ;
  wire \ARADDR[16]_i_1_n_0 ;
  wire \ARADDR[17]_i_1_n_0 ;
  wire \ARADDR[18]_i_1_n_0 ;
  wire \ARADDR[19]_i_1_n_0 ;
  wire \ARADDR[1]_i_1_n_0 ;
  wire \ARADDR[20]_i_1_n_0 ;
  wire \ARADDR[21]_i_1_n_0 ;
  wire \ARADDR[22]_i_1_n_0 ;
  wire \ARADDR[23]_i_1_n_0 ;
  wire \ARADDR[24]_i_1_n_0 ;
  wire \ARADDR[25]_i_1_n_0 ;
  wire \ARADDR[26]_i_1_n_0 ;
  wire \ARADDR[27]_i_1_n_0 ;
  wire \ARADDR[28]_i_1_n_0 ;
  wire \ARADDR[29]_i_1_n_0 ;
  wire \ARADDR[2]_i_1_n_0 ;
  wire \ARADDR[30]_i_1_n_0 ;
  wire \ARADDR[31]_i_1_n_0 ;
  wire \ARADDR[3]_i_1_n_0 ;
  wire \ARADDR[4]_i_1_n_0 ;
  wire \ARADDR[5]_i_1_n_0 ;
  wire \ARADDR[6]_i_1_n_0 ;
  wire \ARADDR[7]_i_1_n_0 ;
  wire \ARADDR[8]_i_1_n_0 ;
  wire \ARADDR[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [1:0]ARBURST;
  wire \ARBURST[0]_i_1_n_0 ;
  wire \ARBURST[1]_i_1_n_0 ;
  wire ARESETn;
  (* MARK_DEBUG *) wire [3:0]ARID;
  wire \ARID[0]_i_1_n_0 ;
  wire \ARID[1]_i_1_n_0 ;
  wire \ARID[2]_i_1_n_0 ;
  wire \ARID[3]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [7:0]ARLEN;
  wire \ARLEN[0]_i_1_n_0 ;
  wire \ARLEN[1]_i_1_n_0 ;
  wire \ARLEN[2]_i_1_n_0 ;
  wire \ARLEN[3]_i_1_n_0 ;
  wire \ARLEN[4]_i_1_n_0 ;
  wire \ARLEN[5]_i_1_n_0 ;
  wire \ARLEN[6]_i_1_n_0 ;
  wire \ARLEN[7]_i_1_n_0 ;
  wire \ARLEN[7]_i_2_n_0 ;
  (* MARK_DEBUG *) wire ARLOCK;
  wire ARLOCK_i_1_n_0;
  (* MARK_DEBUG *) wire ARREADY;
  (* MARK_DEBUG *) wire [2:0]ARSIZE;
  wire \ARSIZE[0]_i_1_n_0 ;
  wire \ARSIZE[1]_i_1_n_0 ;
  wire \ARSIZE[2]_i_1_n_0 ;
  (* MARK_DEBUG *) wire ARVALID;
  wire ARVALID_i_1_n_0;
  (* MARK_DEBUG *) wire [31:0]AWADDR;
  wire \AWADDR[0]_i_1_n_0 ;
  wire \AWADDR[10]_i_1_n_0 ;
  wire \AWADDR[11]_i_1_n_0 ;
  wire \AWADDR[12]_i_1_n_0 ;
  wire \AWADDR[13]_i_1_n_0 ;
  wire \AWADDR[14]_i_1_n_0 ;
  wire \AWADDR[15]_i_1_n_0 ;
  wire \AWADDR[16]_i_1_n_0 ;
  wire \AWADDR[17]_i_1_n_0 ;
  wire \AWADDR[18]_i_1_n_0 ;
  wire \AWADDR[19]_i_1_n_0 ;
  wire \AWADDR[1]_i_1_n_0 ;
  wire \AWADDR[20]_i_1_n_0 ;
  wire \AWADDR[21]_i_1_n_0 ;
  wire \AWADDR[22]_i_1_n_0 ;
  wire \AWADDR[23]_i_1_n_0 ;
  wire \AWADDR[24]_i_1_n_0 ;
  wire \AWADDR[25]_i_1_n_0 ;
  wire \AWADDR[26]_i_1_n_0 ;
  wire \AWADDR[27]_i_1_n_0 ;
  wire \AWADDR[28]_i_1_n_0 ;
  wire \AWADDR[29]_i_1_n_0 ;
  wire \AWADDR[2]_i_1_n_0 ;
  wire \AWADDR[30]_i_1_n_0 ;
  wire \AWADDR[31]_i_1_n_0 ;
  wire \AWADDR[3]_i_1_n_0 ;
  wire \AWADDR[4]_i_1_n_0 ;
  wire \AWADDR[5]_i_1_n_0 ;
  wire \AWADDR[6]_i_1_n_0 ;
  wire \AWADDR[7]_i_1_n_0 ;
  wire \AWADDR[8]_i_1_n_0 ;
  wire \AWADDR[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [1:0]AWBURST;
  wire \AWBURST[0]_i_1_n_0 ;
  wire \AWBURST[1]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [3:0]AWID;
  wire \AWID[0]_i_1_n_0 ;
  wire \AWID[1]_i_1_n_0 ;
  wire \AWID[2]_i_1_n_0 ;
  wire \AWID[3]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [7:0]AWLEN;
  wire \AWLEN[0]_i_1_n_0 ;
  wire \AWLEN[1]_i_1_n_0 ;
  wire \AWLEN[2]_i_1_n_0 ;
  wire \AWLEN[3]_i_1_n_0 ;
  wire \AWLEN[4]_i_1_n_0 ;
  wire \AWLEN[5]_i_1_n_0 ;
  wire \AWLEN[6]_i_1_n_0 ;
  wire \AWLEN[7]_i_1_n_0 ;
  (* MARK_DEBUG *) wire AWLOCK;
  wire AWLOCK_i_1_n_0;
  (* MARK_DEBUG *) wire AWREADY;
  (* MARK_DEBUG *) wire [2:0]AWSIZE;
  wire \AWSIZE[0]_i_1_n_0 ;
  wire \AWSIZE[1]_i_1_n_0 ;
  wire \AWSIZE[2]_i_1_n_0 ;
  (* MARK_DEBUG *) wire AWVALID;
  wire AWVALID_i_1_n_0;
  (* MARK_DEBUG *) wire BREADY;
  wire BREADY_i_1_n_0;
  wire BREADY_i_2_n_0;
  (* MARK_DEBUG *) wire [1:0]BRESP;
  (* MARK_DEBUG *) wire BVALID;
  (* MARK_DEBUG *) wire [31:0]CADDR;
  wire CADDR1;
  wire \CADDR[0]_i_1_n_0 ;
  wire \CADDR[0]_i_2_n_0 ;
  wire \CADDR[0]_i_3_n_0 ;
  wire \CADDR[10]_i_1_n_0 ;
  wire \CADDR[10]_i_2_n_0 ;
  wire \CADDR[10]_i_3_n_0 ;
  wire \CADDR[11]_i_1_n_0 ;
  wire \CADDR[11]_i_2_n_0 ;
  wire \CADDR[11]_i_3_n_0 ;
  wire \CADDR[12]_i_1_n_0 ;
  wire \CADDR[12]_i_2_n_0 ;
  wire \CADDR[12]_i_3_n_0 ;
  wire \CADDR[13]_i_1_n_0 ;
  wire \CADDR[13]_i_2_n_0 ;
  wire \CADDR[13]_i_3_n_0 ;
  wire \CADDR[14]_i_1_n_0 ;
  wire \CADDR[14]_i_2_n_0 ;
  wire \CADDR[14]_i_3_n_0 ;
  wire \CADDR[15]_i_1_n_0 ;
  wire \CADDR[15]_i_2_n_0 ;
  wire \CADDR[15]_i_3_n_0 ;
  wire \CADDR[16]_i_1_n_0 ;
  wire \CADDR[16]_i_2_n_0 ;
  wire \CADDR[16]_i_3_n_0 ;
  wire \CADDR[17]_i_1_n_0 ;
  wire \CADDR[17]_i_2_n_0 ;
  wire \CADDR[17]_i_3_n_0 ;
  wire \CADDR[18]_i_1_n_0 ;
  wire \CADDR[18]_i_2_n_0 ;
  wire \CADDR[18]_i_3_n_0 ;
  wire \CADDR[19]_i_1_n_0 ;
  wire \CADDR[19]_i_2_n_0 ;
  wire \CADDR[19]_i_3_n_0 ;
  wire \CADDR[1]_i_1_n_0 ;
  wire \CADDR[1]_i_2_n_0 ;
  wire \CADDR[1]_i_3_n_0 ;
  wire \CADDR[20]_i_1_n_0 ;
  wire \CADDR[20]_i_2_n_0 ;
  wire \CADDR[20]_i_3_n_0 ;
  wire \CADDR[21]_i_1_n_0 ;
  wire \CADDR[21]_i_2_n_0 ;
  wire \CADDR[21]_i_3_n_0 ;
  wire \CADDR[22]_i_1_n_0 ;
  wire \CADDR[22]_i_2_n_0 ;
  wire \CADDR[22]_i_3_n_0 ;
  wire \CADDR[23]_i_1_n_0 ;
  wire \CADDR[23]_i_2_n_0 ;
  wire \CADDR[23]_i_3_n_0 ;
  wire \CADDR[24]_i_1_n_0 ;
  wire \CADDR[24]_i_2_n_0 ;
  wire \CADDR[24]_i_3_n_0 ;
  wire \CADDR[25]_i_1_n_0 ;
  wire \CADDR[25]_i_2_n_0 ;
  wire \CADDR[25]_i_3_n_0 ;
  wire \CADDR[26]_i_1_n_0 ;
  wire \CADDR[26]_i_2_n_0 ;
  wire \CADDR[26]_i_3_n_0 ;
  wire \CADDR[27]_i_1_n_0 ;
  wire \CADDR[27]_i_2_n_0 ;
  wire \CADDR[27]_i_3_n_0 ;
  wire \CADDR[28]_i_1_n_0 ;
  wire \CADDR[28]_i_2_n_0 ;
  wire \CADDR[28]_i_3_n_0 ;
  wire \CADDR[29]_i_1_n_0 ;
  wire \CADDR[29]_i_2_n_0 ;
  wire \CADDR[29]_i_3_n_0 ;
  wire \CADDR[2]_i_1_n_0 ;
  wire \CADDR[2]_i_2_n_0 ;
  wire \CADDR[2]_i_3_n_0 ;
  wire \CADDR[30]_i_1_n_0 ;
  wire \CADDR[30]_i_2_n_0 ;
  wire \CADDR[30]_i_3_n_0 ;
  wire \CADDR[31]_i_1_n_0 ;
  wire \CADDR[31]_i_2_n_0 ;
  wire \CADDR[31]_i_3_n_0 ;
  wire \CADDR[3]_i_1_n_0 ;
  wire \CADDR[3]_i_2_n_0 ;
  wire \CADDR[3]_i_3_n_0 ;
  wire \CADDR[4]_i_1_n_0 ;
  wire \CADDR[4]_i_2_n_0 ;
  wire \CADDR[4]_i_3_n_0 ;
  wire \CADDR[5]_i_1_n_0 ;
  wire \CADDR[5]_i_2_n_0 ;
  wire \CADDR[5]_i_3_n_0 ;
  wire \CADDR[6]_i_1_n_0 ;
  wire \CADDR[6]_i_2_n_0 ;
  wire \CADDR[6]_i_3_n_0 ;
  wire \CADDR[7]_i_1_n_0 ;
  wire \CADDR[7]_i_2_n_0 ;
  wire \CADDR[7]_i_3_n_0 ;
  wire \CADDR[8]_i_1_n_0 ;
  wire \CADDR[8]_i_2_n_0 ;
  wire \CADDR[8]_i_3_n_0 ;
  wire \CADDR[9]_i_1_n_0 ;
  wire \CADDR[9]_i_2_n_0 ;
  wire \CADDR[9]_i_3_n_0 ;
  (* MARK_DEBUG *) wire [1:0]CBURST;
  (* MARK_DEBUG *) wire [3:0]CCACHE;
  (* MARK_DEBUG *) wire CEI;
  (* MARK_DEBUG *) wire CEXCL;
  (* MARK_DEBUG *) wire [3:0]CID;
  (* MARK_DEBUG *) wire [7:0]CLENG;
  wire \CLENG[0]_i_1_n_0 ;
  wire \CLENG[0]_i_2_n_0 ;
  wire \CLENG[1]_i_1_n_0 ;
  wire \CLENG[1]_i_2_n_0 ;
  wire \CLENG[2]_i_1_n_0 ;
  wire \CLENG[2]_i_2_n_0 ;
  wire \CLENG[3]_i_1_n_0 ;
  wire \CLENG[3]_i_2_n_0 ;
  wire \CLENG[4]_i_1_n_0 ;
  wire \CLENG[4]_i_2_n_0 ;
  wire \CLENG[5]_i_1_n_0 ;
  wire \CLENG[5]_i_2_n_0 ;
  wire \CLENG[6]_i_1_n_0 ;
  wire \CLENG[6]_i_2_n_0 ;
  wire \CLENG[7]_i_1_n_0 ;
  wire \CLENG[7]_i_2_n_0 ;
  wire \CLENG[7]_i_3_n_0 ;
  wire \CLENG[7]_i_4_n_0 ;
  wire \CLENG[7]_i_5_n_0 ;
  wire \CLENG_reg[0]_i_1_n_0 ;
  wire \CLENG_reg[10]_i_1_n_0 ;
  wire \CLENG_reg[10]_i_2_n_0 ;
  wire \CLENG_reg[10]_i_4_n_0 ;
  wire \CLENG_reg[10]_i_5_n_0 ;
  wire \CLENG_reg[10]_i_6_n_0 ;
  wire \CLENG_reg[11]_i_1_n_0 ;
  wire \CLENG_reg[11]_i_2_n_0 ;
  wire \CLENG_reg[11]_i_3_n_0 ;
  wire \CLENG_reg[11]_i_4_n_0 ;
  wire \CLENG_reg[11]_i_5_n_0 ;
  wire \CLENG_reg[11]_i_7_n_0 ;
  wire \CLENG_reg[1]_i_1_n_0 ;
  wire \CLENG_reg[2]_i_1_n_0 ;
  wire \CLENG_reg[3]_i_1_n_0 ;
  wire \CLENG_reg[4]_i_1_n_0 ;
  wire \CLENG_reg[5]_i_1_n_0 ;
  wire \CLENG_reg[6]_i_1_n_0 ;
  wire \CLENG_reg[7]_i_1_n_0 ;
  wire \CLENG_reg[7]_i_2_n_0 ;
  wire \CLENG_reg[8]_i_1_n_0 ;
  wire \CLENG_reg[8]_i_2_n_0 ;
  wire \CLENG_reg[9]_i_1_n_0 ;
  wire \CLENG_reg[9]_i_2_n_0 ;
  (* MARK_DEBUG *) wire [11:0]CLENG_reg__0;
  wire \CLENG_reg_reg[10]_i_3_n_0 ;
  wire \CLENG_reg_reg[10]_i_3_n_1 ;
  wire \CLENG_reg_reg[10]_i_3_n_2 ;
  wire \CLENG_reg_reg[10]_i_3_n_3 ;
  wire \CLENG_reg_reg[10]_i_3_n_4 ;
  wire \CLENG_reg_reg[10]_i_3_n_5 ;
  wire \CLENG_reg_reg[10]_i_3_n_6 ;
  wire \CLENG_reg_reg[10]_i_3_n_7 ;
  wire \CLENG_reg_reg[11]_i_6_n_7 ;
  (* MARK_DEBUG *) wire CLOCK;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [31:0]CMD;
  wire CMD1;
  wire \CMD[0]_i_1_n_0 ;
  wire \CMD[10]_i_1_n_0 ;
  wire \CMD[11]_i_1_n_0 ;
  wire \CMD[12]_i_1_n_0 ;
  wire \CMD[13]_i_1_n_0 ;
  wire \CMD[14]_i_1_n_0 ;
  wire \CMD[15]_i_1_n_0 ;
  wire \CMD[16]_i_1_n_0 ;
  wire \CMD[16]_i_2_n_0 ;
  wire \CMD[16]_i_3_n_0 ;
  wire \CMD[17]_i_1_n_0 ;
  wire \CMD[17]_i_2_n_0 ;
  wire \CMD[17]_i_3_n_0 ;
  wire \CMD[18]_i_1_n_0 ;
  wire \CMD[19]_i_1_n_0 ;
  wire \CMD[1]_i_1_n_0 ;
  wire \CMD[20]_i_1_n_0 ;
  wire \CMD[21]_i_1_n_0 ;
  wire \CMD[22]_i_1_n_0 ;
  wire \CMD[23]_i_1_n_0 ;
  wire \CMD[24]_i_1_n_0 ;
  wire \CMD[25]_i_1_n_0 ;
  wire \CMD[26]_i_1_n_0 ;
  wire \CMD[27]_i_1_n_0 ;
  wire \CMD[28]_i_1_n_0 ;
  wire \CMD[29]_i_1_n_0 ;
  wire \CMD[2]_i_1_n_0 ;
  wire \CMD[30]_i_1_n_0 ;
  wire \CMD[31]_i_1_n_0 ;
  wire \CMD[3]_i_1_n_0 ;
  wire \CMD[4]_i_1_n_0 ;
  wire \CMD[5]_i_1_n_0 ;
  wire \CMD[6]_i_1_n_0 ;
  wire \CMD[7]_i_1_n_0 ;
  wire \CMD[8]_i_1_n_0 ;
  wire \CMD[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [2:0]CPROT;
  (* MARK_DEBUG *) wire [2:0]CSIZE;
  (* MARK_DEBUG *) wire CWRITE;
  (* MARK_DEBUG *) wire FIQ;
  (* MARK_DEBUG *) wire [15:0]GPIN;
  (* MARK_DEBUG *) wire [15:0]GPOUT;
  wire \GPOUT[0]_i_1_n_0 ;
  wire \GPOUT[10]_i_1_n_0 ;
  wire \GPOUT[11]_i_1_n_0 ;
  wire \GPOUT[12]_i_1_n_0 ;
  wire \GPOUT[13]_i_1_n_0 ;
  wire \GPOUT[14]_i_1_n_0 ;
  wire \GPOUT[15]_i_1_n_0 ;
  wire \GPOUT[15]_i_2_n_0 ;
  wire \GPOUT[1]_i_1_n_0 ;
  wire \GPOUT[2]_i_1_n_0 ;
  wire \GPOUT[3]_i_1_n_0 ;
  wire \GPOUT[4]_i_1_n_0 ;
  wire \GPOUT[5]_i_1_n_0 ;
  wire \GPOUT[6]_i_1_n_0 ;
  wire \GPOUT[7]_i_1_n_0 ;
  wire \GPOUT[8]_i_1_n_0 ;
  wire \GPOUT[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire IRQ;
  (* MARK_DEBUG *) wire [3:0]MID;
  (* MARK_DEBUG *) wire [31:0]RDATA;
  (* MARK_DEBUG *) wire RREADY;
  (* MARK_DEBUG *) wire [1:0]RRESP;
  (* MARK_DEBUG *) wire RVALID;
  (* MARK_DEBUG *) wire [31:0]WDATA;
  (* MARK_DEBUG *) wire [3:0]WID;
  (* MARK_DEBUG *) wire WLAST;
  (* MARK_DEBUG *) wire [3:0]WSTRB;
  (* MARK_DEBUG *) wire WVALID;
  (* MARK_DEBUG *) wire [31:0]addrR;
  wire \addrR[0]_i_1_n_0 ;
  wire \addrR[0]_i_2_n_0 ;
  wire \addrR[0]_i_3_n_0 ;
  wire \addrR[10]_i_1_n_0 ;
  wire \addrR[10]_i_2_n_0 ;
  wire \addrR[11]_i_1_n_0 ;
  wire \addrR[11]_i_2_n_0 ;
  wire \addrR[12]_i_1_n_0 ;
  wire \addrR[12]_i_2_n_0 ;
  wire \addrR[13]_i_1_n_0 ;
  wire \addrR[13]_i_2_n_0 ;
  wire \addrR[14]_i_1_n_0 ;
  wire \addrR[14]_i_2_n_0 ;
  wire \addrR[15]_i_1_n_0 ;
  wire \addrR[15]_i_2_n_0 ;
  wire \addrR[16]_i_1_n_0 ;
  wire \addrR[16]_i_2_n_0 ;
  wire \addrR[17]_i_1_n_0 ;
  wire \addrR[17]_i_2_n_0 ;
  wire \addrR[18]_i_1_n_0 ;
  wire \addrR[18]_i_2_n_0 ;
  wire \addrR[19]_i_1_n_0 ;
  wire \addrR[19]_i_2_n_0 ;
  wire \addrR[1]_i_1_n_0 ;
  wire \addrR[1]_i_2_n_0 ;
  wire \addrR[1]_i_3_n_0 ;
  wire \addrR[1]_i_4_n_0 ;
  wire \addrR[20]_i_1_n_0 ;
  wire \addrR[20]_i_2_n_0 ;
  wire \addrR[21]_i_1_n_0 ;
  wire \addrR[21]_i_2_n_0 ;
  wire \addrR[22]_i_1_n_0 ;
  wire \addrR[22]_i_2_n_0 ;
  wire \addrR[23]_i_1_n_0 ;
  wire \addrR[23]_i_2_n_0 ;
  wire \addrR[24]_i_1_n_0 ;
  wire \addrR[24]_i_2_n_0 ;
  wire \addrR[25]_i_1_n_0 ;
  wire \addrR[25]_i_2_n_0 ;
  wire \addrR[26]_i_1_n_0 ;
  wire \addrR[26]_i_2_n_0 ;
  wire \addrR[27]_i_1_n_0 ;
  wire \addrR[27]_i_2_n_0 ;
  wire \addrR[28]_i_1_n_0 ;
  wire \addrR[28]_i_2_n_0 ;
  wire \addrR[29]_i_1_n_0 ;
  wire \addrR[29]_i_2_n_0 ;
  wire \addrR[2]_i_1_n_0 ;
  wire \addrR[2]_i_2_n_0 ;
  wire \addrR[30]_i_1_n_0 ;
  wire \addrR[30]_i_2_n_0 ;
  wire \addrR[31]_i_1_n_0 ;
  wire \addrR[31]_i_2_n_0 ;
  wire \addrR[3]_i_1_n_0 ;
  wire \addrR[3]_i_2_n_0 ;
  wire \addrR[3]_i_5_n_0 ;
  wire \addrR[3]_i_6_n_0 ;
  wire \addrR[3]_i_7_n_0 ;
  wire \addrR[3]_i_8_n_0 ;
  wire \addrR[4]_i_1_n_0 ;
  wire \addrR[4]_i_2_n_0 ;
  wire \addrR[5]_i_1_n_0 ;
  wire \addrR[5]_i_2_n_0 ;
  wire \addrR[6]_i_1_n_0 ;
  wire \addrR[6]_i_2_n_0 ;
  wire \addrR[7]_i_1_n_0 ;
  wire \addrR[7]_i_2_n_0 ;
  wire \addrR[7]_i_5_n_0 ;
  wire \addrR[7]_i_6_n_0 ;
  wire \addrR[7]_i_7_n_0 ;
  wire \addrR[7]_i_8_n_0 ;
  wire \addrR[8]_i_1_n_0 ;
  wire \addrR[8]_i_2_n_0 ;
  wire \addrR[9]_i_1_n_0 ;
  wire \addrR[9]_i_2_n_0 ;
  wire \addrR_reg[10]_i_4_n_0 ;
  wire \addrR_reg[10]_i_4_n_1 ;
  wire \addrR_reg[10]_i_4_n_2 ;
  wire \addrR_reg[10]_i_4_n_3 ;
  wire \addrR_reg[10]_i_4_n_4 ;
  wire \addrR_reg[10]_i_4_n_5 ;
  wire \addrR_reg[10]_i_4_n_6 ;
  wire \addrR_reg[10]_i_4_n_7 ;
  wire \addrR_reg[11]_i_4_n_0 ;
  wire \addrR_reg[11]_i_4_n_1 ;
  wire \addrR_reg[11]_i_4_n_2 ;
  wire \addrR_reg[11]_i_4_n_3 ;
  wire \addrR_reg[11]_i_4_n_4 ;
  wire \addrR_reg[11]_i_4_n_5 ;
  wire \addrR_reg[11]_i_4_n_6 ;
  wire \addrR_reg[11]_i_4_n_7 ;
  wire \addrR_reg[14]_i_4_n_0 ;
  wire \addrR_reg[14]_i_4_n_1 ;
  wire \addrR_reg[14]_i_4_n_2 ;
  wire \addrR_reg[14]_i_4_n_3 ;
  wire \addrR_reg[14]_i_4_n_4 ;
  wire \addrR_reg[14]_i_4_n_5 ;
  wire \addrR_reg[14]_i_4_n_6 ;
  wire \addrR_reg[14]_i_4_n_7 ;
  wire \addrR_reg[15]_i_4_n_0 ;
  wire \addrR_reg[15]_i_4_n_1 ;
  wire \addrR_reg[15]_i_4_n_2 ;
  wire \addrR_reg[15]_i_4_n_3 ;
  wire \addrR_reg[15]_i_4_n_4 ;
  wire \addrR_reg[15]_i_4_n_5 ;
  wire \addrR_reg[15]_i_4_n_6 ;
  wire \addrR_reg[15]_i_4_n_7 ;
  wire \addrR_reg[18]_i_4_n_0 ;
  wire \addrR_reg[18]_i_4_n_1 ;
  wire \addrR_reg[18]_i_4_n_2 ;
  wire \addrR_reg[18]_i_4_n_3 ;
  wire \addrR_reg[18]_i_4_n_4 ;
  wire \addrR_reg[18]_i_4_n_5 ;
  wire \addrR_reg[18]_i_4_n_6 ;
  wire \addrR_reg[18]_i_4_n_7 ;
  wire \addrR_reg[19]_i_4_n_0 ;
  wire \addrR_reg[19]_i_4_n_1 ;
  wire \addrR_reg[19]_i_4_n_2 ;
  wire \addrR_reg[19]_i_4_n_3 ;
  wire \addrR_reg[19]_i_4_n_4 ;
  wire \addrR_reg[19]_i_4_n_5 ;
  wire \addrR_reg[19]_i_4_n_6 ;
  wire \addrR_reg[19]_i_4_n_7 ;
  wire \addrR_reg[22]_i_4_n_0 ;
  wire \addrR_reg[22]_i_4_n_1 ;
  wire \addrR_reg[22]_i_4_n_2 ;
  wire \addrR_reg[22]_i_4_n_3 ;
  wire \addrR_reg[22]_i_4_n_4 ;
  wire \addrR_reg[22]_i_4_n_5 ;
  wire \addrR_reg[22]_i_4_n_6 ;
  wire \addrR_reg[22]_i_4_n_7 ;
  wire \addrR_reg[23]_i_4_n_0 ;
  wire \addrR_reg[23]_i_4_n_1 ;
  wire \addrR_reg[23]_i_4_n_2 ;
  wire \addrR_reg[23]_i_4_n_3 ;
  wire \addrR_reg[23]_i_4_n_4 ;
  wire \addrR_reg[23]_i_4_n_5 ;
  wire \addrR_reg[23]_i_4_n_6 ;
  wire \addrR_reg[23]_i_4_n_7 ;
  wire \addrR_reg[26]_i_4_n_0 ;
  wire \addrR_reg[26]_i_4_n_1 ;
  wire \addrR_reg[26]_i_4_n_2 ;
  wire \addrR_reg[26]_i_4_n_3 ;
  wire \addrR_reg[26]_i_4_n_4 ;
  wire \addrR_reg[26]_i_4_n_5 ;
  wire \addrR_reg[26]_i_4_n_6 ;
  wire \addrR_reg[26]_i_4_n_7 ;
  wire \addrR_reg[27]_i_4_n_0 ;
  wire \addrR_reg[27]_i_4_n_1 ;
  wire \addrR_reg[27]_i_4_n_2 ;
  wire \addrR_reg[27]_i_4_n_3 ;
  wire \addrR_reg[27]_i_4_n_4 ;
  wire \addrR_reg[27]_i_4_n_5 ;
  wire \addrR_reg[27]_i_4_n_6 ;
  wire \addrR_reg[27]_i_4_n_7 ;
  wire \addrR_reg[30]_i_4_n_0 ;
  wire \addrR_reg[30]_i_4_n_1 ;
  wire \addrR_reg[30]_i_4_n_2 ;
  wire \addrR_reg[30]_i_4_n_3 ;
  wire \addrR_reg[30]_i_4_n_4 ;
  wire \addrR_reg[30]_i_4_n_5 ;
  wire \addrR_reg[30]_i_4_n_6 ;
  wire \addrR_reg[30]_i_4_n_7 ;
  wire \addrR_reg[31]_i_4_n_7 ;
  wire \addrR_reg[31]_i_5_n_1 ;
  wire \addrR_reg[31]_i_5_n_2 ;
  wire \addrR_reg[31]_i_5_n_3 ;
  wire \addrR_reg[31]_i_5_n_4 ;
  wire \addrR_reg[31]_i_5_n_5 ;
  wire \addrR_reg[31]_i_5_n_6 ;
  wire \addrR_reg[31]_i_5_n_7 ;
  wire \addrR_reg[3]_i_4_n_0 ;
  wire \addrR_reg[3]_i_4_n_1 ;
  wire \addrR_reg[3]_i_4_n_2 ;
  wire \addrR_reg[3]_i_4_n_3 ;
  wire \addrR_reg[3]_i_4_n_4 ;
  wire \addrR_reg[3]_i_4_n_5 ;
  wire \addrR_reg[3]_i_4_n_6 ;
  wire \addrR_reg[3]_i_4_n_7 ;
  wire \addrR_reg[6]_i_4_n_0 ;
  wire \addrR_reg[6]_i_4_n_1 ;
  wire \addrR_reg[6]_i_4_n_2 ;
  wire \addrR_reg[6]_i_4_n_3 ;
  wire \addrR_reg[6]_i_4_n_4 ;
  wire \addrR_reg[6]_i_4_n_5 ;
  wire \addrR_reg[6]_i_4_n_6 ;
  wire \addrR_reg[6]_i_4_n_7 ;
  wire \addrR_reg[7]_i_4_n_0 ;
  wire \addrR_reg[7]_i_4_n_1 ;
  wire \addrR_reg[7]_i_4_n_2 ;
  wire \addrR_reg[7]_i_4_n_3 ;
  wire \addrR_reg[7]_i_4_n_4 ;
  wire \addrR_reg[7]_i_4_n_5 ;
  wire \addrR_reg[7]_i_4_n_6 ;
  wire \addrR_reg[7]_i_4_n_7 ;
  (* MARK_DEBUG *) wire [31:0]addrW;
  wire \addrW[0]_i_1_n_0 ;
  wire \addrW[0]_i_2_n_0 ;
  wire \addrW[0]_i_3_n_0 ;
  wire \addrW[10]_i_1_n_0 ;
  wire \addrW[10]_i_2_n_0 ;
  wire \addrW[10]_i_3_n_0 ;
  wire \addrW[10]_i_4_n_0 ;
  wire \addrW[11]_i_1_n_0 ;
  wire \addrW[11]_i_2_n_0 ;
  wire \addrW[11]_i_3_n_0 ;
  wire \addrW[11]_i_5_n_0 ;
  wire \addrW[12]_i_1_n_0 ;
  wire \addrW[12]_i_2_n_0 ;
  wire \addrW[12]_i_3_n_0 ;
  wire \addrW[12]_i_4_n_0 ;
  wire \addrW[13]_i_1_n_0 ;
  wire \addrW[13]_i_2_n_0 ;
  wire \addrW[13]_i_3_n_0 ;
  wire \addrW[13]_i_4_n_0 ;
  wire \addrW[14]_i_1_n_0 ;
  wire \addrW[14]_i_2_n_0 ;
  wire \addrW[14]_i_3_n_0 ;
  wire \addrW[14]_i_4_n_0 ;
  wire \addrW[15]_i_1_n_0 ;
  wire \addrW[15]_i_2_n_0 ;
  wire \addrW[15]_i_3_n_0 ;
  wire \addrW[15]_i_5_n_0 ;
  wire \addrW[16]_i_1_n_0 ;
  wire \addrW[16]_i_2_n_0 ;
  wire \addrW[16]_i_3_n_0 ;
  wire \addrW[16]_i_4_n_0 ;
  wire \addrW[17]_i_1_n_0 ;
  wire \addrW[17]_i_2_n_0 ;
  wire \addrW[17]_i_3_n_0 ;
  wire \addrW[17]_i_4_n_0 ;
  wire \addrW[18]_i_1_n_0 ;
  wire \addrW[18]_i_2_n_0 ;
  wire \addrW[18]_i_3_n_0 ;
  wire \addrW[18]_i_4_n_0 ;
  wire \addrW[19]_i_1_n_0 ;
  wire \addrW[19]_i_2_n_0 ;
  wire \addrW[19]_i_3_n_0 ;
  wire \addrW[19]_i_5_n_0 ;
  wire \addrW[1]_i_1_n_0 ;
  wire \addrW[1]_i_2_n_0 ;
  wire \addrW[1]_i_3_n_0 ;
  wire \addrW[20]_i_1_n_0 ;
  wire \addrW[20]_i_2_n_0 ;
  wire \addrW[20]_i_3_n_0 ;
  wire \addrW[20]_i_4_n_0 ;
  wire \addrW[21]_i_1_n_0 ;
  wire \addrW[21]_i_2_n_0 ;
  wire \addrW[21]_i_3_n_0 ;
  wire \addrW[21]_i_4_n_0 ;
  wire \addrW[22]_i_1_n_0 ;
  wire \addrW[22]_i_2_n_0 ;
  wire \addrW[22]_i_3_n_0 ;
  wire \addrW[22]_i_4_n_0 ;
  wire \addrW[23]_i_1_n_0 ;
  wire \addrW[23]_i_2_n_0 ;
  wire \addrW[23]_i_3_n_0 ;
  wire \addrW[23]_i_5_n_0 ;
  wire \addrW[24]_i_1_n_0 ;
  wire \addrW[24]_i_2_n_0 ;
  wire \addrW[24]_i_3_n_0 ;
  wire \addrW[24]_i_4_n_0 ;
  wire \addrW[25]_i_1_n_0 ;
  wire \addrW[25]_i_2_n_0 ;
  wire \addrW[25]_i_3_n_0 ;
  wire \addrW[25]_i_4_n_0 ;
  wire \addrW[26]_i_1_n_0 ;
  wire \addrW[26]_i_2_n_0 ;
  wire \addrW[26]_i_3_n_0 ;
  wire \addrW[26]_i_4_n_0 ;
  wire \addrW[27]_i_1_n_0 ;
  wire \addrW[27]_i_2_n_0 ;
  wire \addrW[27]_i_3_n_0 ;
  wire \addrW[27]_i_5_n_0 ;
  wire \addrW[28]_i_1_n_0 ;
  wire \addrW[28]_i_2_n_0 ;
  wire \addrW[28]_i_3_n_0 ;
  wire \addrW[28]_i_4_n_0 ;
  wire \addrW[29]_i_1_n_0 ;
  wire \addrW[29]_i_2_n_0 ;
  wire \addrW[29]_i_3_n_0 ;
  wire \addrW[29]_i_4_n_0 ;
  wire \addrW[2]_i_1_n_0 ;
  wire \addrW[2]_i_2_n_0 ;
  wire \addrW[2]_i_3_n_0 ;
  wire \addrW[2]_i_4_n_0 ;
  wire \addrW[30]_i_1_n_0 ;
  wire \addrW[30]_i_2_n_0 ;
  wire \addrW[30]_i_3_n_0 ;
  wire \addrW[30]_i_4_n_0 ;
  wire \addrW[31]_i_1_n_0 ;
  wire \addrW[31]_i_2_n_0 ;
  wire \addrW[31]_i_3_n_0 ;
  wire \addrW[31]_i_4_n_0 ;
  wire \addrW[31]_i_6_n_0 ;
  wire \addrW[31]_i_8_n_0 ;
  wire \addrW[3]_i_1_n_0 ;
  wire \addrW[3]_i_2_n_0 ;
  wire \addrW[3]_i_3_n_0 ;
  wire \addrW[3]_i_5_n_0 ;
  wire \addrW[3]_i_6_n_0 ;
  wire \addrW[3]_i_7_n_0 ;
  wire \addrW[3]_i_8_n_0 ;
  wire \addrW[3]_i_9_n_0 ;
  wire \addrW[4]_i_1_n_0 ;
  wire \addrW[4]_i_2_n_0 ;
  wire \addrW[4]_i_3_n_0 ;
  wire \addrW[4]_i_4_n_0 ;
  wire \addrW[5]_i_1_n_0 ;
  wire \addrW[5]_i_2_n_0 ;
  wire \addrW[5]_i_3_n_0 ;
  wire \addrW[5]_i_4_n_0 ;
  wire \addrW[6]_i_1_n_0 ;
  wire \addrW[6]_i_2_n_0 ;
  wire \addrW[6]_i_3_n_0 ;
  wire \addrW[6]_i_4_n_0 ;
  wire \addrW[7]_i_1_n_0 ;
  wire \addrW[7]_i_2_n_0 ;
  wire \addrW[7]_i_3_n_0 ;
  wire \addrW[7]_i_5_n_0 ;
  wire \addrW[7]_i_6_n_0 ;
  wire \addrW[7]_i_7_n_0 ;
  wire \addrW[7]_i_8_n_0 ;
  wire \addrW[7]_i_9_n_0 ;
  wire \addrW[8]_i_1_n_0 ;
  wire \addrW[8]_i_2_n_0 ;
  wire \addrW[8]_i_3_n_0 ;
  wire \addrW[8]_i_4_n_0 ;
  wire \addrW[9]_i_1_n_0 ;
  wire \addrW[9]_i_2_n_0 ;
  wire \addrW[9]_i_3_n_0 ;
  wire \addrW[9]_i_4_n_0 ;
  (* MARK_DEBUG *) wire [31:0]addrW_dly;
  wire \addrW_reg[10]_i_5_n_0 ;
  wire \addrW_reg[10]_i_5_n_1 ;
  wire \addrW_reg[10]_i_5_n_2 ;
  wire \addrW_reg[10]_i_5_n_3 ;
  wire \addrW_reg[10]_i_5_n_4 ;
  wire \addrW_reg[10]_i_5_n_5 ;
  wire \addrW_reg[10]_i_5_n_6 ;
  wire \addrW_reg[10]_i_5_n_7 ;
  wire \addrW_reg[11]_i_4_n_0 ;
  wire \addrW_reg[11]_i_4_n_1 ;
  wire \addrW_reg[11]_i_4_n_2 ;
  wire \addrW_reg[11]_i_4_n_3 ;
  wire \addrW_reg[11]_i_4_n_4 ;
  wire \addrW_reg[11]_i_4_n_5 ;
  wire \addrW_reg[11]_i_4_n_6 ;
  wire \addrW_reg[11]_i_4_n_7 ;
  wire \addrW_reg[14]_i_5_n_0 ;
  wire \addrW_reg[14]_i_5_n_1 ;
  wire \addrW_reg[14]_i_5_n_2 ;
  wire \addrW_reg[14]_i_5_n_3 ;
  wire \addrW_reg[14]_i_5_n_4 ;
  wire \addrW_reg[14]_i_5_n_5 ;
  wire \addrW_reg[14]_i_5_n_6 ;
  wire \addrW_reg[14]_i_5_n_7 ;
  wire \addrW_reg[15]_i_4_n_0 ;
  wire \addrW_reg[15]_i_4_n_1 ;
  wire \addrW_reg[15]_i_4_n_2 ;
  wire \addrW_reg[15]_i_4_n_3 ;
  wire \addrW_reg[15]_i_4_n_4 ;
  wire \addrW_reg[15]_i_4_n_5 ;
  wire \addrW_reg[15]_i_4_n_6 ;
  wire \addrW_reg[15]_i_4_n_7 ;
  wire \addrW_reg[18]_i_5_n_0 ;
  wire \addrW_reg[18]_i_5_n_1 ;
  wire \addrW_reg[18]_i_5_n_2 ;
  wire \addrW_reg[18]_i_5_n_3 ;
  wire \addrW_reg[18]_i_5_n_4 ;
  wire \addrW_reg[18]_i_5_n_5 ;
  wire \addrW_reg[18]_i_5_n_6 ;
  wire \addrW_reg[18]_i_5_n_7 ;
  wire \addrW_reg[19]_i_4_n_0 ;
  wire \addrW_reg[19]_i_4_n_1 ;
  wire \addrW_reg[19]_i_4_n_2 ;
  wire \addrW_reg[19]_i_4_n_3 ;
  wire \addrW_reg[19]_i_4_n_4 ;
  wire \addrW_reg[19]_i_4_n_5 ;
  wire \addrW_reg[19]_i_4_n_6 ;
  wire \addrW_reg[19]_i_4_n_7 ;
  wire \addrW_reg[22]_i_5_n_0 ;
  wire \addrW_reg[22]_i_5_n_1 ;
  wire \addrW_reg[22]_i_5_n_2 ;
  wire \addrW_reg[22]_i_5_n_3 ;
  wire \addrW_reg[22]_i_5_n_4 ;
  wire \addrW_reg[22]_i_5_n_5 ;
  wire \addrW_reg[22]_i_5_n_6 ;
  wire \addrW_reg[22]_i_5_n_7 ;
  wire \addrW_reg[23]_i_4_n_0 ;
  wire \addrW_reg[23]_i_4_n_1 ;
  wire \addrW_reg[23]_i_4_n_2 ;
  wire \addrW_reg[23]_i_4_n_3 ;
  wire \addrW_reg[23]_i_4_n_4 ;
  wire \addrW_reg[23]_i_4_n_5 ;
  wire \addrW_reg[23]_i_4_n_6 ;
  wire \addrW_reg[23]_i_4_n_7 ;
  wire \addrW_reg[26]_i_5_n_0 ;
  wire \addrW_reg[26]_i_5_n_1 ;
  wire \addrW_reg[26]_i_5_n_2 ;
  wire \addrW_reg[26]_i_5_n_3 ;
  wire \addrW_reg[26]_i_5_n_4 ;
  wire \addrW_reg[26]_i_5_n_5 ;
  wire \addrW_reg[26]_i_5_n_6 ;
  wire \addrW_reg[26]_i_5_n_7 ;
  wire \addrW_reg[27]_i_4_n_0 ;
  wire \addrW_reg[27]_i_4_n_1 ;
  wire \addrW_reg[27]_i_4_n_2 ;
  wire \addrW_reg[27]_i_4_n_3 ;
  wire \addrW_reg[27]_i_4_n_4 ;
  wire \addrW_reg[27]_i_4_n_5 ;
  wire \addrW_reg[27]_i_4_n_6 ;
  wire \addrW_reg[27]_i_4_n_7 ;
  wire \addrW_reg[30]_i_5_n_0 ;
  wire \addrW_reg[30]_i_5_n_1 ;
  wire \addrW_reg[30]_i_5_n_2 ;
  wire \addrW_reg[30]_i_5_n_3 ;
  wire \addrW_reg[30]_i_5_n_4 ;
  wire \addrW_reg[30]_i_5_n_5 ;
  wire \addrW_reg[30]_i_5_n_6 ;
  wire \addrW_reg[30]_i_5_n_7 ;
  wire \addrW_reg[31]_i_5_n_1 ;
  wire \addrW_reg[31]_i_5_n_2 ;
  wire \addrW_reg[31]_i_5_n_3 ;
  wire \addrW_reg[31]_i_5_n_4 ;
  wire \addrW_reg[31]_i_5_n_5 ;
  wire \addrW_reg[31]_i_5_n_6 ;
  wire \addrW_reg[31]_i_5_n_7 ;
  wire \addrW_reg[31]_i_7_n_7 ;
  wire \addrW_reg[3]_i_4_n_0 ;
  wire \addrW_reg[3]_i_4_n_1 ;
  wire \addrW_reg[3]_i_4_n_2 ;
  wire \addrW_reg[3]_i_4_n_3 ;
  wire \addrW_reg[3]_i_4_n_4 ;
  wire \addrW_reg[3]_i_4_n_5 ;
  wire \addrW_reg[3]_i_4_n_6 ;
  wire \addrW_reg[3]_i_4_n_7 ;
  wire \addrW_reg[6]_i_5_n_0 ;
  wire \addrW_reg[6]_i_5_n_1 ;
  wire \addrW_reg[6]_i_5_n_2 ;
  wire \addrW_reg[6]_i_5_n_3 ;
  wire \addrW_reg[6]_i_5_n_4 ;
  wire \addrW_reg[6]_i_5_n_5 ;
  wire \addrW_reg[6]_i_5_n_6 ;
  wire \addrW_reg[6]_i_5_n_7 ;
  wire \addrW_reg[7]_i_4_n_0 ;
  wire \addrW_reg[7]_i_4_n_1 ;
  wire \addrW_reg[7]_i_4_n_2 ;
  wire \addrW_reg[7]_i_4_n_3 ;
  wire \addrW_reg[7]_i_4_n_4 ;
  wire \addrW_reg[7]_i_4_n_5 ;
  wire \addrW_reg[7]_i_4_n_6 ;
  wire \addrW_reg[7]_i_4_n_7 ;
  (* MARK_DEBUG *) wire [31:0]cmd_data;
  (* MARK_DEBUG *) wire cmd_ready;
  wire cmd_ready_i_1_n_0;
  wire cmd_ready_i_2_n_0;
  (* MARK_DEBUG *) wire cmd_valid;
  (* MARK_DEBUG *) wire [8:0]countR;
  wire \countR[0]_i_1_n_0 ;
  wire \countR[0]_i_2_n_0 ;
  wire \countR[1]_i_1_n_0 ;
  wire \countR[1]_i_2_n_0 ;
  wire \countR[1]_i_3_n_0 ;
  wire \countR[2]_i_1_n_0 ;
  wire \countR[2]_i_2_n_0 ;
  wire \countR[2]_i_3_n_0 ;
  wire \countR[3]_i_1_n_0 ;
  wire \countR[3]_i_2_n_0 ;
  wire \countR[3]_i_3_n_0 ;
  wire \countR[4]_i_1_n_0 ;
  wire \countR[4]_i_2_n_0 ;
  wire \countR[4]_i_3_n_0 ;
  wire \countR[5]_i_1_n_0 ;
  wire \countR[5]_i_2_n_0 ;
  wire \countR[5]_i_3_n_0 ;
  wire \countR[5]_i_4_n_0 ;
  wire \countR[6]_i_1_n_0 ;
  wire \countR[6]_i_2_n_0 ;
  wire \countR[6]_i_3_n_0 ;
  wire \countR[7]_i_1_n_0 ;
  wire \countR[7]_i_2_n_0 ;
  wire \countR[7]_i_3_n_0 ;
  wire \countR[8]_i_1_n_0 ;
  wire \countR[8]_i_2_n_0 ;
  wire \countR[8]_i_3_n_0 ;
  wire \countR[8]_i_4_n_0 ;
  (* MARK_DEBUG *) wire [8:0]countW;
  wire \countW[0]_i_1_n_0 ;
  wire \countW[0]_i_2_n_0 ;
  wire \countW[1]_i_1_n_0 ;
  wire \countW[1]_i_2_n_0 ;
  wire \countW[2]_i_1_n_0 ;
  wire \countW[2]_i_2_n_0 ;
  wire \countW[3]_i_1_n_0 ;
  wire \countW[3]_i_2_n_0 ;
  wire \countW[4]_i_1_n_0 ;
  wire \countW[4]_i_2_n_0 ;
  wire \countW[4]_i_3_n_0 ;
  wire \countW[5]_i_1_n_0 ;
  wire \countW[5]_i_2_n_0 ;
  wire \countW[5]_i_3_n_0 ;
  wire \countW[6]_i_1_n_0 ;
  wire \countW[6]_i_2_n_0 ;
  wire \countW[7]_i_1_n_0 ;
  wire \countW[7]_i_2_n_0 ;
  wire \countW[8]_i_1_n_0 ;
  wire \countW[8]_i_2_n_0 ;
  wire \countW[8]_i_3_n_0 ;
  wire \countW[8]_i_4_n_0 ;
  wire \countW[8]_i_5_n_0 ;
  (* MARK_DEBUG *) wire [33:0]f2u_data;
  wire [31:0]f2u_fifo_wr_dat;
  wire f2u_fifo_wr_rdy;
  (* MARK_DEBUG *) wire [31:0]f2u_int_data;
  wire \f2u_int_data[0]_i_1_n_0 ;
  wire \f2u_int_data[10]_i_1_n_0 ;
  wire \f2u_int_data[11]_i_1_n_0 ;
  wire \f2u_int_data[12]_i_1_n_0 ;
  wire \f2u_int_data[13]_i_1_n_0 ;
  wire \f2u_int_data[14]_i_1_n_0 ;
  wire \f2u_int_data[15]_i_1_n_0 ;
  wire \f2u_int_data[16]_i_1_n_0 ;
  wire \f2u_int_data[17]_i_1_n_0 ;
  wire \f2u_int_data[18]_i_1_n_0 ;
  wire \f2u_int_data[19]_i_1_n_0 ;
  wire \f2u_int_data[1]_i_1_n_0 ;
  wire \f2u_int_data[20]_i_1_n_0 ;
  wire \f2u_int_data[21]_i_1_n_0 ;
  wire \f2u_int_data[22]_i_1_n_0 ;
  wire \f2u_int_data[23]_i_1_n_0 ;
  wire \f2u_int_data[24]_i_1_n_0 ;
  wire \f2u_int_data[25]_i_1_n_0 ;
  wire \f2u_int_data[26]_i_1_n_0 ;
  wire \f2u_int_data[27]_i_1_n_0 ;
  wire \f2u_int_data[28]_i_1_n_0 ;
  wire \f2u_int_data[29]_i_1_n_0 ;
  wire \f2u_int_data[2]_i_1_n_0 ;
  wire \f2u_int_data[30]_i_1_n_0 ;
  wire \f2u_int_data[31]_i_1_n_0 ;
  wire \f2u_int_data[31]_i_2_n_0 ;
  wire \f2u_int_data[3]_i_1_n_0 ;
  wire \f2u_int_data[4]_i_1_n_0 ;
  wire \f2u_int_data[5]_i_1_n_0 ;
  wire \f2u_int_data[6]_i_1_n_0 ;
  wire \f2u_int_data[7]_i_1_n_0 ;
  wire \f2u_int_data[8]_i_1_n_0 ;
  wire \f2u_int_data[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire f2u_ready;
  (* MARK_DEBUG *) wire f2u_valid;
  wire [31:2]get_next_addr_rd_return;
  wire [1:0]last_resp;
  wire last_resp0;
  wire \last_resp[0]_i_1_n_0 ;
  wire \last_resp[1]_i_1_n_0 ;
  (* MARK_DEBUG *) wire read_done;
  wire read_done_i_1_n_0;
  (* MARK_DEBUG *) wire read_go;
  wire read_go_i_1_n_0;
  wire read_go_i_2_n_0;
  wire read_go_i_3_n_0;
  wire read_go_i_4_n_0;
  wire read_go_i_5_n_0;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [2:0]state_cmd;
  wire \state_cmd[0]_i_1_n_0 ;
  wire \state_cmd[0]_i_2_n_0 ;
  wire \state_cmd[0]_i_3_n_0 ;
  wire \state_cmd[0]_i_4_n_0 ;
  wire \state_cmd[0]_i_5_n_0 ;
  wire \state_cmd[0]_i_6_n_0 ;
  wire \state_cmd[1]_i_1_n_0 ;
  wire \state_cmd[1]_i_2_n_0 ;
  wire \state_cmd[2]_i_1_n_0 ;
  wire \state_cmd[2]_i_2_n_0 ;
  wire \state_cmd[2]_i_3_n_0 ;
  wire \state_cmd[2]_i_4_n_0 ;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [2:0]state_read;
  wire \state_read[0]_i_1_n_0 ;
  wire \state_read[1]_i_1_n_0 ;
  wire \state_read[1]_i_2_n_0 ;
  wire \state_read[2]_i_10_n_0 ;
  wire \state_read[2]_i_11_n_0 ;
  wire \state_read[2]_i_12_n_0 ;
  wire \state_read[2]_i_13_n_0 ;
  wire \state_read[2]_i_1_n_0 ;
  wire \state_read[2]_i_2_n_0 ;
  wire \state_read[2]_i_5_n_0 ;
  wire \state_read[2]_i_6_n_0 ;
  wire \state_read[2]_i_7_n_0 ;
  wire \state_read[2]_i_8_n_0 ;
  wire \state_read[2]_i_9_n_0 ;
  wire \state_read_reg[2]_i_3_n_3 ;
  wire \state_read_reg[2]_i_4_n_0 ;
  wire \state_read_reg[2]_i_4_n_1 ;
  wire \state_read_reg[2]_i_4_n_2 ;
  wire \state_read_reg[2]_i_4_n_3 ;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [2:0]state_write;
  wire \state_write[0]_i_1_n_0 ;
  wire \state_write[0]_i_2_n_0 ;
  wire \state_write[0]_i_3_n_0 ;
  wire \state_write[1]_i_1_n_0 ;
  wire \state_write[1]_i_2_n_0 ;
  wire \state_write[2]_i_1_n_0 ;
  wire \state_write[2]_i_2_n_0 ;
  wire \state_write[2]_i_3_n_0 ;
  wire \state_write[2]_i_5_n_0 ;
  (* MARK_DEBUG *) wire [3:0]transactor_sel;
  (* MARK_DEBUG *) wire [31:0]u2f_data;
  (* MARK_DEBUG *) wire u2f_fifo_empty;
  (* MARK_DEBUG *) wire u2f_fifo_emptyN;
  (* MARK_DEBUG *) wire u2f_fifo_full;
  (* MARK_DEBUG *) wire u2f_fifo_fullN;
  (* MARK_DEBUG *) wire [40:0]u2f_fifo_rd_dat;
  (* MARK_DEBUG *) wire u2f_fifo_rd_rdy;
  (* MARK_DEBUG *) wire u2f_fifo_rd_vld;
  (* MARK_DEBUG *) wire [40:0]u2f_fifo_wr_dat;
  wire u2f_fifo_wr_dat_inferred_i_38_n_0;
  wire u2f_fifo_wr_dat_inferred_i_38_n_1;
  wire u2f_fifo_wr_dat_inferred_i_38_n_2;
  wire u2f_fifo_wr_dat_inferred_i_38_n_3;
  wire u2f_fifo_wr_dat_inferred_i_39_n_0;
  wire u2f_fifo_wr_dat_inferred_i_40_n_0;
  wire u2f_fifo_wr_dat_inferred_i_41_n_0;
  wire u2f_fifo_wr_dat_inferred_i_42_n_0;
  wire u2f_fifo_wr_dat_inferred_i_43_n_0;
  wire u2f_fifo_wr_dat_inferred_i_44_n_0;
  wire u2f_fifo_wr_dat_inferred_i_45_n_0;
  wire u2f_fifo_wr_dat_inferred_i_46_n_0;
  wire u2f_fifo_wr_dat_inferred_i_47_n_0;
  wire u2f_fifo_wr_dat_inferred_i_48_n_0;
  wire u2f_fifo_wr_dat_inferred_i_49_n_0;
  (* MARK_DEBUG *) wire u2f_fifo_wr_rdy;
  (* MARK_DEBUG *) wire u2f_fifo_wr_vld;
  wire u2f_fifo_wr_vld0;
  (* MARK_DEBUG *) wire u2f_ready;
  wire u2f_ready_i_1_n_0;
  wire u2f_ready_i_2_n_0;
  (* MARK_DEBUG *) wire u2f_valid;
  wire u_f2u_fifo_i_1_n_0;
  wire u_f2u_fifo_i_34_n_0;
  wire u_f2u_fifo_i_35_n_0;
  wire u_f2u_fifo_i_36_n_0;
  wire u_f2u_fifo_i_37_n_0;
  wire u_f2u_fifo_i_38_n_0;
  wire u_f2u_fifo_i_39_n_0;
  wire u_f2u_fifo_i_40_n_0;
  wire u_f2u_fifo_i_41_n_0;
  wire u_f2u_fifo_i_42_n_0;
  wire u_f2u_fifo_i_43_n_0;
  wire u_f2u_fifo_i_44_n_0;
  wire u_f2u_fifo_i_45_n_0;
  wire u_f2u_fifo_i_46_n_0;
  wire u_f2u_fifo_i_47_n_0;
  wire u_f2u_fifo_i_48_n_0;
  wire u_f2u_fifo_i_49_n_0;
  wire u_f2u_fifo_i_50_n_0;
  wire u_f2u_fifo_i_51_n_0;
  wire u_f2u_fifo_i_52_n_0;
  wire u_u2f_fifo_i_1_n_0;
  (* MARK_DEBUG *) wire write_done;
  wire write_done_i_1_n_0;
  (* MARK_DEBUG *) wire write_go;
  wire write_go_i_1_n_0;
  wire write_go_i_2_n_0;
  wire [3:0]\NLW_CLENG_reg_reg[11]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_CLENG_reg_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_addrR_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_addrR_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_addrR_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_addrW_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_addrW_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_addrW_reg[31]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_state_read_reg[2]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_read_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_state_read_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:1]NLW_u2f_fifo_wr_dat_inferred_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_u2f_fifo_wr_dat_inferred_i_1_O_UNCONNECTED;
  wire [3:0]NLW_u2f_fifo_wr_dat_inferred_i_38_O_UNCONNECTED;
  wire NLW_u_f2u_fifo_empty_UNCONNECTED;
  wire NLW_u_f2u_fifo_emptyN_UNCONNECTED;
  wire NLW_u_f2u_fifo_full_UNCONNECTED;
  wire NLW_u_f2u_fifo_fullN_UNCONNECTED;
  wire [4:0]NLW_u_f2u_fifo_rd_cnt_UNCONNECTED;
  wire [4:0]NLW_u_f2u_fifo_wr_cnt_UNCONNECTED;
  wire [4:0]NLW_u_u2f_fifo_rd_cnt_UNCONNECTED;
  wire [4:0]NLW_u_u2f_fifo_wr_cnt_UNCONNECTED;

  assign ARQOS[3] = \<const0> ;
  assign ARQOS[2] = \<const0> ;
  assign ARQOS[1] = \<const0> ;
  assign ARQOS[0] = \<const0> ;
  assign ARREGION[3] = \<const0> ;
  assign ARREGION[2] = \<const0> ;
  assign ARREGION[1] = \<const0> ;
  assign ARREGION[0] = \<const0> ;
  assign AWQOS[3] = \<const0> ;
  assign AWQOS[2] = \<const0> ;
  assign AWQOS[1] = \<const0> ;
  assign AWQOS[0] = \<const0> ;
  assign AWREGION[3] = \<const0> ;
  assign AWREGION[2] = \<const0> ;
  assign AWREGION[1] = \<const0> ;
  assign AWREGION[0] = \<const0> ;
  assign u2f_fifo_rd_rdy = WREADY;
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[0]_i_1 
       (.I0(ARADDR[0]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[0]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[10]_i_1 
       (.I0(ARADDR[10]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[10]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[11]_i_1 
       (.I0(ARADDR[11]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[11]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[12]_i_1 
       (.I0(ARADDR[12]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[12]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[13]_i_1 
       (.I0(ARADDR[13]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[13]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[14]_i_1 
       (.I0(ARADDR[14]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[14]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[15]_i_1 
       (.I0(ARADDR[15]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[15]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[16]_i_1 
       (.I0(ARADDR[16]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[16]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[17]_i_1 
       (.I0(ARADDR[17]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[17]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[18]_i_1 
       (.I0(ARADDR[18]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[18]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[19]_i_1 
       (.I0(ARADDR[19]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[19]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[1]_i_1 
       (.I0(ARADDR[1]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[1]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[20]_i_1 
       (.I0(ARADDR[20]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[20]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[21]_i_1 
       (.I0(ARADDR[21]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[21]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[22]_i_1 
       (.I0(ARADDR[22]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[22]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[23]_i_1 
       (.I0(ARADDR[23]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[23]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[24]_i_1 
       (.I0(ARADDR[24]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[24]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[25]_i_1 
       (.I0(ARADDR[25]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[25]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[26]_i_1 
       (.I0(ARADDR[26]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[26]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[27]_i_1 
       (.I0(ARADDR[27]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[27]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[28]_i_1 
       (.I0(ARADDR[28]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[28]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[29]_i_1 
       (.I0(ARADDR[29]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[29]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[2]_i_1 
       (.I0(ARADDR[2]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[2]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[30]_i_1 
       (.I0(ARADDR[30]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[30]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[31]_i_1 
       (.I0(ARADDR[31]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[31]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[3]_i_1 
       (.I0(ARADDR[3]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[3]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[4]_i_1 
       (.I0(ARADDR[4]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[4]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[5]_i_1 
       (.I0(ARADDR[5]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[5]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[6]_i_1 
       (.I0(ARADDR[6]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[6]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[7]_i_1 
       (.I0(ARADDR[7]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[7]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[8]_i_1 
       (.I0(ARADDR[8]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[8]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARADDR[9]_i_1 
       (.I0(ARADDR[9]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CADDR[9]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARADDR[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[0]_i_1_n_0 ),
        .Q(ARADDR[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[10] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[10]_i_1_n_0 ),
        .Q(ARADDR[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[11] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[11]_i_1_n_0 ),
        .Q(ARADDR[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[12] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[12]_i_1_n_0 ),
        .Q(ARADDR[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[13] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[13]_i_1_n_0 ),
        .Q(ARADDR[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[14] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[14]_i_1_n_0 ),
        .Q(ARADDR[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[15] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[15]_i_1_n_0 ),
        .Q(ARADDR[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[16] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[16]_i_1_n_0 ),
        .Q(ARADDR[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[17] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[17]_i_1_n_0 ),
        .Q(ARADDR[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[18] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[18]_i_1_n_0 ),
        .Q(ARADDR[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[19] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[19]_i_1_n_0 ),
        .Q(ARADDR[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[1]_i_1_n_0 ),
        .Q(ARADDR[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[20] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[20]_i_1_n_0 ),
        .Q(ARADDR[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[21] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[21]_i_1_n_0 ),
        .Q(ARADDR[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[22] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[22]_i_1_n_0 ),
        .Q(ARADDR[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[23] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[23]_i_1_n_0 ),
        .Q(ARADDR[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[24] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[24]_i_1_n_0 ),
        .Q(ARADDR[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[25] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[25]_i_1_n_0 ),
        .Q(ARADDR[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[26] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[26]_i_1_n_0 ),
        .Q(ARADDR[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[27] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[27]_i_1_n_0 ),
        .Q(ARADDR[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[28] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[28]_i_1_n_0 ),
        .Q(ARADDR[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[29] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[29]_i_1_n_0 ),
        .Q(ARADDR[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[2]_i_1_n_0 ),
        .Q(ARADDR[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[30] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[30]_i_1_n_0 ),
        .Q(ARADDR[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[31] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[31]_i_1_n_0 ),
        .Q(ARADDR[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[3]_i_1_n_0 ),
        .Q(ARADDR[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[4]_i_1_n_0 ),
        .Q(ARADDR[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[5]_i_1_n_0 ),
        .Q(ARADDR[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[6]_i_1_n_0 ),
        .Q(ARADDR[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[7]_i_1_n_0 ),
        .Q(ARADDR[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[8]_i_1_n_0 ),
        .Q(ARADDR[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARADDR_reg[9] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARADDR[9]_i_1_n_0 ),
        .Q(ARADDR[9]));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARBURST[0]_i_1 
       (.I0(ARBURST[0]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CBURST[0]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARBURST[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARBURST[1]_i_1 
       (.I0(ARBURST[1]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CBURST[1]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARBURST[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARBURST_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARBURST[0]_i_1_n_0 ),
        .Q(ARBURST[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARBURST_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARBURST[1]_i_1_n_0 ),
        .Q(ARBURST[1]));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARID[0]_i_1 
       (.I0(ARID[0]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(u2f_fifo_wr_dat[36]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARID[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARID[1]_i_1 
       (.I0(ARID[1]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(u2f_fifo_wr_dat[37]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARID[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARID[2]_i_1 
       (.I0(ARID[2]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(u2f_fifo_wr_dat[38]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARID[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARID[3]_i_1 
       (.I0(ARID[3]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(u2f_fifo_wr_dat[39]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARID[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARID_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARID[0]_i_1_n_0 ),
        .Q(ARID[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARID_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARID[1]_i_1_n_0 ),
        .Q(ARID[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARID_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARID[2]_i_1_n_0 ),
        .Q(ARID[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARID_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARID[3]_i_1_n_0 ),
        .Q(ARID[3]));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARLEN[0]_i_1 
       (.I0(ARLEN[0]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CLENG[0]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARLEN[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARLEN[1]_i_1 
       (.I0(ARLEN[1]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CLENG[1]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARLEN[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARLEN[2]_i_1 
       (.I0(ARLEN[2]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CLENG[2]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARLEN[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARLEN[3]_i_1 
       (.I0(ARLEN[3]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CLENG[3]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARLEN[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARLEN[4]_i_1 
       (.I0(ARLEN[4]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CLENG[4]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARLEN[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARLEN[5]_i_1 
       (.I0(ARLEN[5]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CLENG[5]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARLEN[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARLEN[6]_i_1 
       (.I0(ARLEN[6]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CLENG[6]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARLEN[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARLEN[7]_i_1 
       (.I0(ARLEN[7]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CLENG[7]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARLEN[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ARLEN[7]_i_2 
       (.I0(CEI),
        .I1(read_go),
        .O(\ARLEN[7]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARLEN_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARLEN[0]_i_1_n_0 ),
        .Q(ARLEN[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARLEN_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARLEN[1]_i_1_n_0 ),
        .Q(ARLEN[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARLEN_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARLEN[2]_i_1_n_0 ),
        .Q(ARLEN[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARLEN_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARLEN[3]_i_1_n_0 ),
        .Q(ARLEN[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARLEN_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARLEN[4]_i_1_n_0 ),
        .Q(ARLEN[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARLEN_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARLEN[5]_i_1_n_0 ),
        .Q(ARLEN[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARLEN_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARLEN[6]_i_1_n_0 ),
        .Q(ARLEN[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARLEN_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARLEN[7]_i_1_n_0 ),
        .Q(ARLEN[7]));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    ARLOCK_i_1
       (.I0(ARLOCK),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CEXCL),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(ARLOCK_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    ARLOCK_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(ARLOCK_i_1_n_0),
        .Q(ARLOCK));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARSIZE[0]_i_1 
       (.I0(ARSIZE[0]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CSIZE[0]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARSIZE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARSIZE[1]_i_1 
       (.I0(ARSIZE[1]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CSIZE[1]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARSIZE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000AAAAAAAAB8)) 
    \ARSIZE[2]_i_1 
       (.I0(ARSIZE[2]),
        .I1(\ARLEN[7]_i_2_n_0 ),
        .I2(CSIZE[2]),
        .I3(state_read[1]),
        .I4(state_read[0]),
        .I5(state_read[2]),
        .O(\ARSIZE[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARSIZE_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARSIZE[0]_i_1_n_0 ),
        .Q(ARSIZE[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARSIZE_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARSIZE[1]_i_1_n_0 ),
        .Q(ARSIZE[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \ARSIZE_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\ARSIZE[2]_i_1_n_0 ),
        .Q(ARSIZE[2]));
  LUT6 #(
    .INIT(64'h004400448CCC8CDD)) 
    ARVALID_i_1
       (.I0(state_read[1]),
        .I1(ARVALID),
        .I2(ARREADY),
        .I3(state_read[0]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(state_read[2]),
        .O(ARVALID_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    ARVALID_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(ARVALID_i_1_n_0),
        .Q(ARVALID));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[0]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[0]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[0]),
        .O(\AWADDR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[10]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[10]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[10]),
        .O(\AWADDR[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[11]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[11]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[11]),
        .O(\AWADDR[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[12]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[12]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[12]),
        .O(\AWADDR[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[13]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[13]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[13]),
        .O(\AWADDR[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[14]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[14]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[14]),
        .O(\AWADDR[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[15]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[15]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[15]),
        .O(\AWADDR[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[16]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[16]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[16]),
        .O(\AWADDR[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[17]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[17]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[17]),
        .O(\AWADDR[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[18]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[18]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[18]),
        .O(\AWADDR[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[19]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[19]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[19]),
        .O(\AWADDR[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[1]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[1]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[1]),
        .O(\AWADDR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[20]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[20]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[20]),
        .O(\AWADDR[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[21]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[21]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[21]),
        .O(\AWADDR[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[22]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[22]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[22]),
        .O(\AWADDR[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[23]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[23]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[23]),
        .O(\AWADDR[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[24]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[24]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[24]),
        .O(\AWADDR[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[25]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[25]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[25]),
        .O(\AWADDR[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[26]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[26]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[26]),
        .O(\AWADDR[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[27]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[27]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[27]),
        .O(\AWADDR[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[28]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[28]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[28]),
        .O(\AWADDR[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[29]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[29]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[29]),
        .O(\AWADDR[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[2]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[2]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[2]),
        .O(\AWADDR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[30]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[30]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[30]),
        .O(\AWADDR[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[31]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[31]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[31]),
        .O(\AWADDR[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[3]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[3]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[3]),
        .O(\AWADDR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[4]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[4]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[4]),
        .O(\AWADDR[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[5]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[5]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[5]),
        .O(\AWADDR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[6]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[6]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[6]),
        .O(\AWADDR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[7]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[7]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[7]),
        .O(\AWADDR[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[8]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[8]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[8]),
        .O(\AWADDR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWADDR[9]_i_1 
       (.I0(state_write[1]),
        .I1(AWADDR[9]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CADDR[9]),
        .O(\AWADDR[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[0]_i_1_n_0 ),
        .Q(AWADDR[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[10] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[10]_i_1_n_0 ),
        .Q(AWADDR[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[11] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[11]_i_1_n_0 ),
        .Q(AWADDR[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[12] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[12]_i_1_n_0 ),
        .Q(AWADDR[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[13] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[13]_i_1_n_0 ),
        .Q(AWADDR[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[14] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[14]_i_1_n_0 ),
        .Q(AWADDR[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[15] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[15]_i_1_n_0 ),
        .Q(AWADDR[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[16] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[16]_i_1_n_0 ),
        .Q(AWADDR[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[17] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[17]_i_1_n_0 ),
        .Q(AWADDR[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[18] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[18]_i_1_n_0 ),
        .Q(AWADDR[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[19] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[19]_i_1_n_0 ),
        .Q(AWADDR[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[1]_i_1_n_0 ),
        .Q(AWADDR[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[20] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[20]_i_1_n_0 ),
        .Q(AWADDR[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[21] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[21]_i_1_n_0 ),
        .Q(AWADDR[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[22] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[22]_i_1_n_0 ),
        .Q(AWADDR[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[23] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[23]_i_1_n_0 ),
        .Q(AWADDR[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[24] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[24]_i_1_n_0 ),
        .Q(AWADDR[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[25] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[25]_i_1_n_0 ),
        .Q(AWADDR[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[26] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[26]_i_1_n_0 ),
        .Q(AWADDR[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[27] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[27]_i_1_n_0 ),
        .Q(AWADDR[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[28] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[28]_i_1_n_0 ),
        .Q(AWADDR[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[29] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[29]_i_1_n_0 ),
        .Q(AWADDR[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[2]_i_1_n_0 ),
        .Q(AWADDR[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[30] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[30]_i_1_n_0 ),
        .Q(AWADDR[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[31] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[31]_i_1_n_0 ),
        .Q(AWADDR[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[3]_i_1_n_0 ),
        .Q(AWADDR[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[4]_i_1_n_0 ),
        .Q(AWADDR[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[5]_i_1_n_0 ),
        .Q(AWADDR[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[6]_i_1_n_0 ),
        .Q(AWADDR[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[7]_i_1_n_0 ),
        .Q(AWADDR[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[8]_i_1_n_0 ),
        .Q(AWADDR[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWADDR_reg[9] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWADDR[9]_i_1_n_0 ),
        .Q(AWADDR[9]));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWBURST[0]_i_1 
       (.I0(state_write[1]),
        .I1(AWBURST[0]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CBURST[0]),
        .O(\AWBURST[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWBURST[1]_i_1 
       (.I0(state_write[1]),
        .I1(AWBURST[1]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CBURST[1]),
        .O(\AWBURST[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWBURST_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWBURST[0]_i_1_n_0 ),
        .Q(AWBURST[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWBURST_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWBURST[1]_i_1_n_0 ),
        .Q(AWBURST[1]));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWID[0]_i_1 
       (.I0(state_write[1]),
        .I1(AWID[0]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(u2f_fifo_wr_dat[36]),
        .O(\AWID[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWID[1]_i_1 
       (.I0(state_write[1]),
        .I1(AWID[1]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(u2f_fifo_wr_dat[37]),
        .O(\AWID[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWID[2]_i_1 
       (.I0(state_write[1]),
        .I1(AWID[2]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(u2f_fifo_wr_dat[38]),
        .O(\AWID[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWID[3]_i_1 
       (.I0(state_write[1]),
        .I1(AWID[3]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(u2f_fifo_wr_dat[39]),
        .O(\AWID[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWID_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWID[0]_i_1_n_0 ),
        .Q(AWID[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWID_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWID[1]_i_1_n_0 ),
        .Q(AWID[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWID_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWID[2]_i_1_n_0 ),
        .Q(AWID[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWID_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWID[3]_i_1_n_0 ),
        .Q(AWID[3]));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWLEN[0]_i_1 
       (.I0(state_write[1]),
        .I1(AWLEN[0]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CLENG[0]),
        .O(\AWLEN[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWLEN[1]_i_1 
       (.I0(state_write[1]),
        .I1(AWLEN[1]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CLENG[1]),
        .O(\AWLEN[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWLEN[2]_i_1 
       (.I0(state_write[1]),
        .I1(AWLEN[2]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CLENG[2]),
        .O(\AWLEN[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWLEN[3]_i_1 
       (.I0(state_write[1]),
        .I1(AWLEN[3]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CLENG[3]),
        .O(\AWLEN[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWLEN[4]_i_1 
       (.I0(state_write[1]),
        .I1(AWLEN[4]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CLENG[4]),
        .O(\AWLEN[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWLEN[5]_i_1 
       (.I0(state_write[1]),
        .I1(AWLEN[5]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CLENG[5]),
        .O(\AWLEN[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWLEN[6]_i_1 
       (.I0(state_write[1]),
        .I1(AWLEN[6]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CLENG[6]),
        .O(\AWLEN[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWLEN[7]_i_1 
       (.I0(state_write[1]),
        .I1(AWLEN[7]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CLENG[7]),
        .O(\AWLEN[7]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWLEN_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWLEN[0]_i_1_n_0 ),
        .Q(AWLEN[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWLEN_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWLEN[1]_i_1_n_0 ),
        .Q(AWLEN[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWLEN_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWLEN[2]_i_1_n_0 ),
        .Q(AWLEN[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWLEN_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWLEN[3]_i_1_n_0 ),
        .Q(AWLEN[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWLEN_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWLEN[4]_i_1_n_0 ),
        .Q(AWLEN[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWLEN_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWLEN[5]_i_1_n_0 ),
        .Q(AWLEN[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWLEN_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWLEN[6]_i_1_n_0 ),
        .Q(AWLEN[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWLEN_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWLEN[7]_i_1_n_0 ),
        .Q(AWLEN[7]));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    AWLOCK_i_1
       (.I0(state_write[1]),
        .I1(AWLOCK),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CEXCL),
        .O(AWLOCK_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    AWLOCK_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(AWLOCK_i_1_n_0),
        .Q(AWLOCK));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWSIZE[0]_i_1 
       (.I0(state_write[1]),
        .I1(AWSIZE[0]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CSIZE[0]),
        .O(\AWSIZE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWSIZE[1]_i_1 
       (.I0(state_write[1]),
        .I1(AWSIZE[1]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CSIZE[1]),
        .O(\AWSIZE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4C4D4C4C4C484C4C)) 
    \AWSIZE[2]_i_1 
       (.I0(state_write[1]),
        .I1(AWSIZE[2]),
        .I2(state_write[2]),
        .I3(state_write[0]),
        .I4(write_go),
        .I5(CSIZE[2]),
        .O(\AWSIZE[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWSIZE_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWSIZE[0]_i_1_n_0 ),
        .Q(AWSIZE[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWSIZE_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWSIZE[1]_i_1_n_0 ),
        .Q(AWSIZE[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \AWSIZE_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\AWSIZE[2]_i_1_n_0 ),
        .Q(AWSIZE[2]));
  LUT6 #(
    .INIT(64'h30303030C0F0F2F2)) 
    AWVALID_i_1
       (.I0(write_go),
        .I1(state_write[2]),
        .I2(AWVALID),
        .I3(AWREADY),
        .I4(state_write[0]),
        .I5(state_write[1]),
        .O(AWVALID_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    AWVALID_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(AWVALID_i_1_n_0),
        .Q(AWVALID));
  LUT5 #(
    .INIT(32'h77710060)) 
    BREADY_i_1
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(BREADY_i_2_n_0),
        .I3(state_write[0]),
        .I4(BREADY),
        .O(BREADY_i_1_n_0));
  LUT6 #(
    .INIT(64'hFA22AA22AA22AA22)) 
    BREADY_i_2
       (.I0(BREADY),
        .I1(BVALID),
        .I2(u2f_fifo_wr_dat[40]),
        .I3(state_write[1]),
        .I4(u2f_valid),
        .I5(u2f_ready),
        .O(BREADY_i_2_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    BREADY_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(BREADY_i_1_n_0),
        .Q(BREADY));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[0]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[0]),
        .I2(state_cmd[0]),
        .I3(\CADDR[0]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[0]_i_3_n_0 ),
        .O(\CADDR[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[0]_i_2 
       (.I0(CADDR[0]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[0]),
        .O(\CADDR[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[0]_i_3 
       (.I0(write_done),
        .I1(CADDR[0]),
        .I2(addrW[0]),
        .I3(addrR[0]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[10]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[10]),
        .I2(state_cmd[0]),
        .I3(\CADDR[10]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[10]_i_3_n_0 ),
        .O(\CADDR[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[10]_i_2 
       (.I0(CADDR[10]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[10]),
        .O(\CADDR[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[10]_i_3 
       (.I0(write_done),
        .I1(CADDR[10]),
        .I2(addrW[10]),
        .I3(addrR[10]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[11]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[11]),
        .I2(state_cmd[0]),
        .I3(\CADDR[11]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[11]_i_3_n_0 ),
        .O(\CADDR[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[11]_i_2 
       (.I0(CADDR[11]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[11]),
        .O(\CADDR[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[11]_i_3 
       (.I0(write_done),
        .I1(CADDR[11]),
        .I2(addrW[11]),
        .I3(addrR[11]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[12]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[12]),
        .I2(state_cmd[0]),
        .I3(\CADDR[12]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[12]_i_3_n_0 ),
        .O(\CADDR[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[12]_i_2 
       (.I0(CADDR[12]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[12]),
        .O(\CADDR[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[12]_i_3 
       (.I0(write_done),
        .I1(CADDR[12]),
        .I2(addrW[12]),
        .I3(addrR[12]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[13]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[13]),
        .I2(state_cmd[0]),
        .I3(\CADDR[13]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[13]_i_3_n_0 ),
        .O(\CADDR[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[13]_i_2 
       (.I0(CADDR[13]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[13]),
        .O(\CADDR[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[13]_i_3 
       (.I0(write_done),
        .I1(CADDR[13]),
        .I2(addrW[13]),
        .I3(addrR[13]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[14]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[14]),
        .I2(state_cmd[0]),
        .I3(\CADDR[14]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[14]_i_3_n_0 ),
        .O(\CADDR[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[14]_i_2 
       (.I0(CADDR[14]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[14]),
        .O(\CADDR[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[14]_i_3 
       (.I0(write_done),
        .I1(CADDR[14]),
        .I2(addrW[14]),
        .I3(addrR[14]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[15]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[15]),
        .I2(state_cmd[0]),
        .I3(\CADDR[15]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[15]_i_3_n_0 ),
        .O(\CADDR[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[15]_i_2 
       (.I0(CADDR[15]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[15]),
        .O(\CADDR[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[15]_i_3 
       (.I0(write_done),
        .I1(CADDR[15]),
        .I2(addrW[15]),
        .I3(addrR[15]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[16]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[16]),
        .I2(state_cmd[0]),
        .I3(\CADDR[16]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[16]_i_3_n_0 ),
        .O(\CADDR[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[16]_i_2 
       (.I0(CADDR[16]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[16]),
        .O(\CADDR[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[16]_i_3 
       (.I0(write_done),
        .I1(CADDR[16]),
        .I2(addrW[16]),
        .I3(addrR[16]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[17]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[17]),
        .I2(state_cmd[0]),
        .I3(\CADDR[17]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[17]_i_3_n_0 ),
        .O(\CADDR[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[17]_i_2 
       (.I0(CADDR[17]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[17]),
        .O(\CADDR[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[17]_i_3 
       (.I0(write_done),
        .I1(CADDR[17]),
        .I2(addrW[17]),
        .I3(addrR[17]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[18]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[18]),
        .I2(state_cmd[0]),
        .I3(\CADDR[18]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[18]_i_3_n_0 ),
        .O(\CADDR[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[18]_i_2 
       (.I0(CADDR[18]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[18]),
        .O(\CADDR[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[18]_i_3 
       (.I0(write_done),
        .I1(CADDR[18]),
        .I2(addrW[18]),
        .I3(addrR[18]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[19]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[19]),
        .I2(state_cmd[0]),
        .I3(\CADDR[19]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[19]_i_3_n_0 ),
        .O(\CADDR[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[19]_i_2 
       (.I0(CADDR[19]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[19]),
        .O(\CADDR[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[19]_i_3 
       (.I0(write_done),
        .I1(CADDR[19]),
        .I2(addrW[19]),
        .I3(addrR[19]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[1]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[1]),
        .I2(state_cmd[0]),
        .I3(\CADDR[1]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[1]_i_3_n_0 ),
        .O(\CADDR[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[1]_i_2 
       (.I0(CADDR[1]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[1]),
        .O(\CADDR[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[1]_i_3 
       (.I0(write_done),
        .I1(CADDR[1]),
        .I2(addrW[1]),
        .I3(addrR[1]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[20]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[20]),
        .I2(state_cmd[0]),
        .I3(\CADDR[20]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[20]_i_3_n_0 ),
        .O(\CADDR[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[20]_i_2 
       (.I0(CADDR[20]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[20]),
        .O(\CADDR[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[20]_i_3 
       (.I0(write_done),
        .I1(CADDR[20]),
        .I2(addrW[20]),
        .I3(addrR[20]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[21]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[21]),
        .I2(state_cmd[0]),
        .I3(\CADDR[21]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[21]_i_3_n_0 ),
        .O(\CADDR[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[21]_i_2 
       (.I0(CADDR[21]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[21]),
        .O(\CADDR[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[21]_i_3 
       (.I0(write_done),
        .I1(CADDR[21]),
        .I2(addrW[21]),
        .I3(addrR[21]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[22]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[22]),
        .I2(state_cmd[0]),
        .I3(\CADDR[22]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[22]_i_3_n_0 ),
        .O(\CADDR[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[22]_i_2 
       (.I0(CADDR[22]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[22]),
        .O(\CADDR[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[22]_i_3 
       (.I0(write_done),
        .I1(CADDR[22]),
        .I2(addrW[22]),
        .I3(addrR[22]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[23]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[23]),
        .I2(state_cmd[0]),
        .I3(\CADDR[23]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[23]_i_3_n_0 ),
        .O(\CADDR[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[23]_i_2 
       (.I0(CADDR[23]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[23]),
        .O(\CADDR[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[23]_i_3 
       (.I0(write_done),
        .I1(CADDR[23]),
        .I2(addrW[23]),
        .I3(addrR[23]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[24]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[24]),
        .I2(state_cmd[0]),
        .I3(\CADDR[24]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[24]_i_3_n_0 ),
        .O(\CADDR[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[24]_i_2 
       (.I0(CADDR[24]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[24]),
        .O(\CADDR[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[24]_i_3 
       (.I0(write_done),
        .I1(CADDR[24]),
        .I2(addrW[24]),
        .I3(addrR[24]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[25]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[25]),
        .I2(state_cmd[0]),
        .I3(\CADDR[25]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[25]_i_3_n_0 ),
        .O(\CADDR[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[25]_i_2 
       (.I0(CADDR[25]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[25]),
        .O(\CADDR[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[25]_i_3 
       (.I0(write_done),
        .I1(CADDR[25]),
        .I2(addrW[25]),
        .I3(addrR[25]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[26]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[26]),
        .I2(state_cmd[0]),
        .I3(\CADDR[26]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[26]_i_3_n_0 ),
        .O(\CADDR[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[26]_i_2 
       (.I0(CADDR[26]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[26]),
        .O(\CADDR[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[26]_i_3 
       (.I0(write_done),
        .I1(CADDR[26]),
        .I2(addrW[26]),
        .I3(addrR[26]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[27]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[27]),
        .I2(state_cmd[0]),
        .I3(\CADDR[27]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[27]_i_3_n_0 ),
        .O(\CADDR[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[27]_i_2 
       (.I0(CADDR[27]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[27]),
        .O(\CADDR[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[27]_i_3 
       (.I0(write_done),
        .I1(CADDR[27]),
        .I2(addrW[27]),
        .I3(addrR[27]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[28]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[28]),
        .I2(state_cmd[0]),
        .I3(\CADDR[28]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[28]_i_3_n_0 ),
        .O(\CADDR[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[28]_i_2 
       (.I0(CADDR[28]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[28]),
        .O(\CADDR[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[28]_i_3 
       (.I0(write_done),
        .I1(CADDR[28]),
        .I2(addrW[28]),
        .I3(addrR[28]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[29]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[29]),
        .I2(state_cmd[0]),
        .I3(\CADDR[29]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[29]_i_3_n_0 ),
        .O(\CADDR[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[29]_i_2 
       (.I0(CADDR[29]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[29]),
        .O(\CADDR[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[29]_i_3 
       (.I0(write_done),
        .I1(CADDR[29]),
        .I2(addrW[29]),
        .I3(addrR[29]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[2]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[2]),
        .I2(state_cmd[0]),
        .I3(\CADDR[2]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[2]_i_3_n_0 ),
        .O(\CADDR[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[2]_i_2 
       (.I0(CADDR[2]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[2]),
        .O(\CADDR[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[2]_i_3 
       (.I0(write_done),
        .I1(CADDR[2]),
        .I2(addrW[2]),
        .I3(addrR[2]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[30]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[30]),
        .I2(state_cmd[0]),
        .I3(\CADDR[30]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[30]_i_3_n_0 ),
        .O(\CADDR[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[30]_i_2 
       (.I0(CADDR[30]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[30]),
        .O(\CADDR[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[30]_i_3 
       (.I0(write_done),
        .I1(CADDR[30]),
        .I2(addrW[30]),
        .I3(addrR[30]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[31]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[31]),
        .I2(state_cmd[0]),
        .I3(\CADDR[31]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[31]_i_3_n_0 ),
        .O(\CADDR[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[31]_i_2 
       (.I0(CADDR[31]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[31]),
        .O(\CADDR[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[31]_i_3 
       (.I0(write_done),
        .I1(CADDR[31]),
        .I2(addrW[31]),
        .I3(addrR[31]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[3]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[3]),
        .I2(state_cmd[0]),
        .I3(\CADDR[3]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[3]_i_3_n_0 ),
        .O(\CADDR[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[3]_i_2 
       (.I0(CADDR[3]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[3]),
        .O(\CADDR[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[3]_i_3 
       (.I0(write_done),
        .I1(CADDR[3]),
        .I2(addrW[3]),
        .I3(addrR[3]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[4]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[4]),
        .I2(state_cmd[0]),
        .I3(\CADDR[4]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[4]_i_3_n_0 ),
        .O(\CADDR[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[4]_i_2 
       (.I0(CADDR[4]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[4]),
        .O(\CADDR[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[4]_i_3 
       (.I0(write_done),
        .I1(CADDR[4]),
        .I2(addrW[4]),
        .I3(addrR[4]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[5]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[5]),
        .I2(state_cmd[0]),
        .I3(\CADDR[5]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[5]_i_3_n_0 ),
        .O(\CADDR[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[5]_i_2 
       (.I0(CADDR[5]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[5]),
        .O(\CADDR[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[5]_i_3 
       (.I0(write_done),
        .I1(CADDR[5]),
        .I2(addrW[5]),
        .I3(addrR[5]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[6]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[6]),
        .I2(state_cmd[0]),
        .I3(\CADDR[6]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[6]_i_3_n_0 ),
        .O(\CADDR[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[6]_i_2 
       (.I0(CADDR[6]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[6]),
        .O(\CADDR[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[6]_i_3 
       (.I0(write_done),
        .I1(CADDR[6]),
        .I2(addrW[6]),
        .I3(addrR[6]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[7]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[7]),
        .I2(state_cmd[0]),
        .I3(\CADDR[7]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[7]_i_3_n_0 ),
        .O(\CADDR[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[7]_i_2 
       (.I0(CADDR[7]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[7]),
        .O(\CADDR[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[7]_i_3 
       (.I0(write_done),
        .I1(CADDR[7]),
        .I2(addrW[7]),
        .I3(addrR[7]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[8]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[8]),
        .I2(state_cmd[0]),
        .I3(\CADDR[8]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[8]_i_3_n_0 ),
        .O(\CADDR[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[8]_i_2 
       (.I0(CADDR[8]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[8]),
        .O(\CADDR[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[8]_i_3 
       (.I0(write_done),
        .I1(CADDR[8]),
        .I2(addrW[8]),
        .I3(addrR[8]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555DC8C0000DC8C)) 
    \CADDR[9]_i_1 
       (.I0(state_cmd[2]),
        .I1(CADDR[9]),
        .I2(state_cmd[0]),
        .I3(\CADDR[9]_i_2_n_0 ),
        .I4(state_cmd[1]),
        .I5(\CADDR[9]_i_3_n_0 ),
        .O(\CADDR[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \CADDR[9]_i_2 
       (.I0(CADDR[9]),
        .I1(CEI),
        .I2(cmd_ready),
        .I3(cmd_valid),
        .I4(cmd_data[9]),
        .O(\CADDR[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCE4E4E4E4)) 
    \CADDR[9]_i_3 
       (.I0(write_done),
        .I1(CADDR[9]),
        .I2(addrW[9]),
        .I3(addrR[9]),
        .I4(read_done),
        .I5(state_cmd[0]),
        .O(\CADDR[9]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[0]_i_1_n_0 ),
        .Q(CADDR[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[10] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[10]_i_1_n_0 ),
        .Q(CADDR[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[11] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[11]_i_1_n_0 ),
        .Q(CADDR[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[12] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[12]_i_1_n_0 ),
        .Q(CADDR[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[13] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[13]_i_1_n_0 ),
        .Q(CADDR[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[14] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[14]_i_1_n_0 ),
        .Q(CADDR[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[15] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[15]_i_1_n_0 ),
        .Q(CADDR[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[16] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[16]_i_1_n_0 ),
        .Q(CADDR[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[17] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[17]_i_1_n_0 ),
        .Q(CADDR[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[18] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[18]_i_1_n_0 ),
        .Q(CADDR[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[19] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[19]_i_1_n_0 ),
        .Q(CADDR[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[1]_i_1_n_0 ),
        .Q(CADDR[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[20] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[20]_i_1_n_0 ),
        .Q(CADDR[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[21] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[21]_i_1_n_0 ),
        .Q(CADDR[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[22] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[22]_i_1_n_0 ),
        .Q(CADDR[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[23] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[23]_i_1_n_0 ),
        .Q(CADDR[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[24] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[24]_i_1_n_0 ),
        .Q(CADDR[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[25] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[25]_i_1_n_0 ),
        .Q(CADDR[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[26] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[26]_i_1_n_0 ),
        .Q(CADDR[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[27] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[27]_i_1_n_0 ),
        .Q(CADDR[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[28] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[28]_i_1_n_0 ),
        .Q(CADDR[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[29] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[29]_i_1_n_0 ),
        .Q(CADDR[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[2]_i_1_n_0 ),
        .Q(CADDR[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[30] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[30]_i_1_n_0 ),
        .Q(CADDR[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[31] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[31]_i_1_n_0 ),
        .Q(CADDR[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[3]_i_1_n_0 ),
        .Q(CADDR[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[4]_i_1_n_0 ),
        .Q(CADDR[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[5]_i_1_n_0 ),
        .Q(CADDR[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[6]_i_1_n_0 ),
        .Q(CADDR[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[7]_i_1_n_0 ),
        .Q(CADDR[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[8]_i_1_n_0 ),
        .Q(CADDR[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CADDR_reg[9] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CADDR[9]_i_1_n_0 ),
        .Q(CADDR[9]));
  LUT6 #(
    .INIT(64'hE4E4FFFFE4E4FF00)) 
    \CLENG[0]_i_1 
       (.I0(CEI),
        .I1(\CLENG[0]_i_2_n_0 ),
        .I2(CLENG[0]),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(CLENG_reg__0[0]),
        .O(\CLENG[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \CLENG[0]_i_2 
       (.I0(\CLENG[7]_i_5_n_0 ),
        .I1(CLENG[0]),
        .I2(cmd_valid),
        .I3(cmd_ready),
        .I4(CMD[0]),
        .O(\CLENG[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4FFFFE4E4FF00)) 
    \CLENG[1]_i_1 
       (.I0(CEI),
        .I1(\CLENG[1]_i_2_n_0 ),
        .I2(CLENG[1]),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(CLENG_reg__0[1]),
        .O(\CLENG[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \CLENG[1]_i_2 
       (.I0(\CLENG[7]_i_5_n_0 ),
        .I1(CLENG[1]),
        .I2(cmd_valid),
        .I3(cmd_ready),
        .I4(CMD[1]),
        .O(\CLENG[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4FFFFE4E4FF00)) 
    \CLENG[2]_i_1 
       (.I0(CEI),
        .I1(\CLENG[2]_i_2_n_0 ),
        .I2(CLENG[2]),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(CLENG_reg__0[2]),
        .O(\CLENG[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \CLENG[2]_i_2 
       (.I0(\CLENG[7]_i_5_n_0 ),
        .I1(CLENG[2]),
        .I2(cmd_valid),
        .I3(cmd_ready),
        .I4(CMD[2]),
        .O(\CLENG[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4FFFFE4E4FF00)) 
    \CLENG[3]_i_1 
       (.I0(CEI),
        .I1(\CLENG[3]_i_2_n_0 ),
        .I2(CLENG[3]),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(CLENG_reg__0[3]),
        .O(\CLENG[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \CLENG[3]_i_2 
       (.I0(\CLENG[7]_i_5_n_0 ),
        .I1(CLENG[3]),
        .I2(cmd_valid),
        .I3(cmd_ready),
        .I4(CMD[3]),
        .O(\CLENG[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4FFFFE4E4FF00)) 
    \CLENG[4]_i_1 
       (.I0(CEI),
        .I1(\CLENG[4]_i_2_n_0 ),
        .I2(CLENG[4]),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(CLENG_reg__0[4]),
        .O(\CLENG[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \CLENG[4]_i_2 
       (.I0(\CLENG[7]_i_5_n_0 ),
        .I1(CLENG[4]),
        .I2(cmd_valid),
        .I3(cmd_ready),
        .I4(CMD[4]),
        .O(\CLENG[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4FFFFE4E4FF00)) 
    \CLENG[5]_i_1 
       (.I0(CEI),
        .I1(\CLENG[5]_i_2_n_0 ),
        .I2(CLENG[5]),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(CLENG_reg__0[5]),
        .O(\CLENG[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \CLENG[5]_i_2 
       (.I0(\CLENG[7]_i_5_n_0 ),
        .I1(CLENG[5]),
        .I2(cmd_valid),
        .I3(cmd_ready),
        .I4(CMD[5]),
        .O(\CLENG[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4FFFFE4E4FF00)) 
    \CLENG[6]_i_1 
       (.I0(CEI),
        .I1(\CLENG[6]_i_2_n_0 ),
        .I2(CLENG[6]),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(CLENG_reg__0[6]),
        .O(\CLENG[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \CLENG[6]_i_2 
       (.I0(\CLENG[7]_i_5_n_0 ),
        .I1(CLENG[6]),
        .I2(cmd_valid),
        .I3(cmd_ready),
        .I4(CMD[6]),
        .O(\CLENG[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \CLENG[7]_i_1 
       (.I0(state_cmd[2]),
        .I1(state_cmd[0]),
        .I2(state_cmd[1]),
        .O(\CLENG[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4FFFFE4E4FF00)) 
    \CLENG[7]_i_2 
       (.I0(CEI),
        .I1(\CLENG[7]_i_3_n_0 ),
        .I2(CLENG[7]),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(CLENG_reg__0[7]),
        .O(\CLENG[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEAEEE)) 
    \CLENG[7]_i_3 
       (.I0(\CLENG[7]_i_5_n_0 ),
        .I1(CLENG[7]),
        .I2(cmd_valid),
        .I3(cmd_ready),
        .I4(CMD[7]),
        .O(\CLENG[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \CLENG[7]_i_4 
       (.I0(CLENG_reg__0[11]),
        .I1(CLENG_reg__0[10]),
        .I2(CLENG_reg__0[9]),
        .I3(CLENG_reg__0[8]),
        .O(\CLENG[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \CLENG[7]_i_5 
       (.I0(CMD[8]),
        .I1(CMD[9]),
        .I2(CMD[10]),
        .I3(CMD[11]),
        .I4(cmd_ready),
        .I5(cmd_valid),
        .O(\CLENG[7]_i_5_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg[0] 
       (.C(ACLK),
        .CE(\CLENG[7]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG[0]_i_1_n_0 ),
        .Q(CLENG[0]));
  LUT6 #(
    .INIT(64'hFFFF0000FFF70800)) 
    \CLENG_reg[0]_i_1 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .I2(CEI),
        .I3(CMD[0]),
        .I4(CLENG_reg__0[0]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE4444FFF00F00)) 
    \CLENG_reg[10]_i_1 
       (.I0(\CLENG_reg[11]_i_3_n_0 ),
        .I1(\CLENG_reg[10]_i_2_n_0 ),
        .I2(\CLENG_reg[11]_i_5_n_0 ),
        .I3(CMD[10]),
        .I4(CLENG_reg__0[10]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \CLENG_reg[10]_i_2 
       (.I0(\CLENG_reg_reg[10]_i_3_n_4 ),
        .I1(CLENG_reg__0[11]),
        .I2(CLENG_reg__0[10]),
        .I3(CLENG_reg__0[9]),
        .I4(CLENG_reg__0[8]),
        .O(\CLENG_reg[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CLENG_reg[10]_i_4 
       (.I0(CLENG_reg__0[10]),
        .O(\CLENG_reg[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CLENG_reg[10]_i_5 
       (.I0(CLENG_reg__0[9]),
        .O(\CLENG_reg[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CLENG_reg[10]_i_6 
       (.I0(CLENG_reg__0[8]),
        .O(\CLENG_reg[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \CLENG_reg[11]_i_1 
       (.I0(state_cmd[0]),
        .I1(state_cmd[1]),
        .I2(state_cmd[2]),
        .O(\CLENG_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE4444FFF00F00)) 
    \CLENG_reg[11]_i_2 
       (.I0(\CLENG_reg[11]_i_3_n_0 ),
        .I1(\CLENG_reg[11]_i_4_n_0 ),
        .I2(\CLENG_reg[11]_i_5_n_0 ),
        .I3(CMD[11]),
        .I4(CLENG_reg__0[11]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \CLENG_reg[11]_i_3 
       (.I0(read_done),
        .I1(state_cmd[0]),
        .I2(write_done),
        .O(\CLENG_reg[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \CLENG_reg[11]_i_4 
       (.I0(\CLENG_reg_reg[11]_i_6_n_7 ),
        .I1(CLENG_reg__0[11]),
        .I2(CLENG_reg__0[10]),
        .I3(CLENG_reg__0[9]),
        .I4(CLENG_reg__0[8]),
        .O(\CLENG_reg[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \CLENG_reg[11]_i_5 
       (.I0(CEI),
        .I1(cmd_ready),
        .I2(cmd_valid),
        .O(\CLENG_reg[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \CLENG_reg[11]_i_7 
       (.I0(CLENG_reg__0[11]),
        .O(\CLENG_reg[11]_i_7_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg[1] 
       (.C(ACLK),
        .CE(\CLENG[7]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG[1]_i_1_n_0 ),
        .Q(CLENG[1]));
  LUT6 #(
    .INIT(64'hFFFF0000FFF70800)) 
    \CLENG_reg[1]_i_1 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .I2(CEI),
        .I3(CMD[1]),
        .I4(CLENG_reg__0[1]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg[2] 
       (.C(ACLK),
        .CE(\CLENG[7]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG[2]_i_1_n_0 ),
        .Q(CLENG[2]));
  LUT6 #(
    .INIT(64'hFFFF0000FFF70800)) 
    \CLENG_reg[2]_i_1 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .I2(CEI),
        .I3(CMD[2]),
        .I4(CLENG_reg__0[2]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg[3] 
       (.C(ACLK),
        .CE(\CLENG[7]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG[3]_i_1_n_0 ),
        .Q(CLENG[3]));
  LUT6 #(
    .INIT(64'hFFFF0000FFF70800)) 
    \CLENG_reg[3]_i_1 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .I2(CEI),
        .I3(CMD[3]),
        .I4(CLENG_reg__0[3]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg[4] 
       (.C(ACLK),
        .CE(\CLENG[7]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG[4]_i_1_n_0 ),
        .Q(CLENG[4]));
  LUT6 #(
    .INIT(64'hFFFF0000FFF70800)) 
    \CLENG_reg[4]_i_1 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .I2(CEI),
        .I3(CMD[4]),
        .I4(CLENG_reg__0[4]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[4]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg[5] 
       (.C(ACLK),
        .CE(\CLENG[7]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG[5]_i_1_n_0 ),
        .Q(CLENG[5]));
  LUT6 #(
    .INIT(64'hFFFF0000FFF70800)) 
    \CLENG_reg[5]_i_1 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .I2(CEI),
        .I3(CMD[5]),
        .I4(CLENG_reg__0[5]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[5]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg[6] 
       (.C(ACLK),
        .CE(\CLENG[7]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG[6]_i_1_n_0 ),
        .Q(CLENG[6]));
  LUT6 #(
    .INIT(64'hFFFF0000FFF70800)) 
    \CLENG_reg[6]_i_1 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .I2(CEI),
        .I3(CMD[6]),
        .I4(CLENG_reg__0[6]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[6]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg[7] 
       (.C(ACLK),
        .CE(\CLENG[7]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG[7]_i_2_n_0 ),
        .Q(CLENG[7]));
  LUT6 #(
    .INIT(64'hEEEE4444FFF00F00)) 
    \CLENG_reg[7]_i_1 
       (.I0(\CLENG_reg[11]_i_3_n_0 ),
        .I1(\CLENG_reg[7]_i_2_n_0 ),
        .I2(\CLENG_reg[11]_i_5_n_0 ),
        .I3(CMD[7]),
        .I4(CLENG_reg__0[7]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \CLENG_reg[7]_i_2 
       (.I0(\CLENG_reg_reg[10]_i_3_n_7 ),
        .I1(CLENG_reg__0[11]),
        .I2(CLENG_reg__0[10]),
        .I3(CLENG_reg__0[9]),
        .I4(CLENG_reg__0[8]),
        .I5(CLENG_reg__0[7]),
        .O(\CLENG_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE4444FFF00F00)) 
    \CLENG_reg[8]_i_1 
       (.I0(\CLENG_reg[11]_i_3_n_0 ),
        .I1(\CLENG_reg[8]_i_2_n_0 ),
        .I2(\CLENG_reg[11]_i_5_n_0 ),
        .I3(CMD[8]),
        .I4(CLENG_reg__0[8]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \CLENG_reg[8]_i_2 
       (.I0(\CLENG_reg_reg[10]_i_3_n_6 ),
        .I1(CLENG_reg__0[11]),
        .I2(CLENG_reg__0[10]),
        .I3(CLENG_reg__0[9]),
        .I4(CLENG_reg__0[8]),
        .O(\CLENG_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEE4444FFF00F00)) 
    \CLENG_reg[9]_i_1 
       (.I0(\CLENG_reg[11]_i_3_n_0 ),
        .I1(\CLENG_reg[9]_i_2_n_0 ),
        .I2(\CLENG_reg[11]_i_5_n_0 ),
        .I3(CMD[9]),
        .I4(CLENG_reg__0[9]),
        .I5(state_cmd[1]),
        .O(\CLENG_reg[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \CLENG_reg[9]_i_2 
       (.I0(\CLENG_reg_reg[10]_i_3_n_5 ),
        .I1(CLENG_reg__0[11]),
        .I2(CLENG_reg__0[10]),
        .I3(CLENG_reg__0[9]),
        .I4(CLENG_reg__0[8]),
        .O(\CLENG_reg[9]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[0] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[0]_i_1_n_0 ),
        .Q(CLENG_reg__0[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[10] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[10]_i_1_n_0 ),
        .Q(CLENG_reg__0[10]));
  CARRY4 \CLENG_reg_reg[10]_i_3 
       (.CI(1'b0),
        .CO({\CLENG_reg_reg[10]_i_3_n_0 ,\CLENG_reg_reg[10]_i_3_n_1 ,\CLENG_reg_reg[10]_i_3_n_2 ,\CLENG_reg_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({CLENG_reg__0[10:8],1'b0}),
        .O({\CLENG_reg_reg[10]_i_3_n_4 ,\CLENG_reg_reg[10]_i_3_n_5 ,\CLENG_reg_reg[10]_i_3_n_6 ,\CLENG_reg_reg[10]_i_3_n_7 }),
        .S({\CLENG_reg[10]_i_4_n_0 ,\CLENG_reg[10]_i_5_n_0 ,\CLENG_reg[10]_i_6_n_0 ,CLENG_reg__0[7]}));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[11] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[11]_i_2_n_0 ),
        .Q(CLENG_reg__0[11]));
  CARRY4 \CLENG_reg_reg[11]_i_6 
       (.CI(\CLENG_reg_reg[10]_i_3_n_0 ),
        .CO(\NLW_CLENG_reg_reg[11]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_CLENG_reg_reg[11]_i_6_O_UNCONNECTED [3:1],\CLENG_reg_reg[11]_i_6_n_7 }),
        .S({1'b0,1'b0,1'b0,\CLENG_reg[11]_i_7_n_0 }));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[1] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[1]_i_1_n_0 ),
        .Q(CLENG_reg__0[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[2] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[2]_i_1_n_0 ),
        .Q(CLENG_reg__0[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[3] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[3]_i_1_n_0 ),
        .Q(CLENG_reg__0[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[4] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[4]_i_1_n_0 ),
        .Q(CLENG_reg__0[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[5] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[5]_i_1_n_0 ),
        .Q(CLENG_reg__0[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[6] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[6]_i_1_n_0 ),
        .Q(CLENG_reg__0[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[7] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[7]_i_1_n_0 ),
        .Q(CLENG_reg__0[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[8] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[8]_i_1_n_0 ),
        .Q(CLENG_reg__0[8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CLENG_reg_reg[9] 
       (.C(ACLK),
        .CE(\CLENG_reg[11]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CLENG_reg[9]_i_1_n_0 ),
        .Q(CLENG_reg__0[9]));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[0]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[0]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[0]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[10]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[10]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[10]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[11]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[11]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[11]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[12]_i_1 
       (.I0(state_cmd[2]),
        .I1(CID[0]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[12]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[13]_i_1 
       (.I0(state_cmd[2]),
        .I1(CID[1]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[13]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[14]_i_1 
       (.I0(state_cmd[2]),
        .I1(CID[2]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[14]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[15]_i_1 
       (.I0(state_cmd[2]),
        .I1(CID[3]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[15]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30303033B8B8B8B8)) 
    \CMD[16]_i_1 
       (.I0(CCACHE[0]),
        .I1(state_cmd[2]),
        .I2(\CMD[16]_i_2_n_0 ),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(\CMD[16]_i_3_n_0 ),
        .I5(state_cmd[1]),
        .O(\CMD[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \CMD[16]_i_2 
       (.I0(CCACHE[0]),
        .I1(state_cmd[1]),
        .I2(state_cmd[0]),
        .I3(cmd_data[16]),
        .I4(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \CMD[16]_i_3 
       (.I0(state_cmd[0]),
        .I1(write_done),
        .O(\CMD[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h30333030B8B8B8B8)) 
    \CMD[17]_i_1 
       (.I0(CCACHE[1]),
        .I1(state_cmd[2]),
        .I2(\CMD[17]_i_2_n_0 ),
        .I3(\CLENG[7]_i_4_n_0 ),
        .I4(\CMD[17]_i_3_n_0 ),
        .I5(state_cmd[1]),
        .O(\CMD[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \CMD[17]_i_2 
       (.I0(CCACHE[1]),
        .I1(state_cmd[1]),
        .I2(state_cmd[0]),
        .I3(cmd_data[17]),
        .I4(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \CMD[17]_i_3 
       (.I0(read_done),
        .I1(state_cmd[0]),
        .O(\CMD[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[18]_i_1 
       (.I0(state_cmd[2]),
        .I1(CCACHE[2]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[18]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[19]_i_1 
       (.I0(state_cmd[2]),
        .I1(CCACHE[3]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[19]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[1]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[1]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[1]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[20]_i_1 
       (.I0(state_cmd[2]),
        .I1(CPROT[0]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[20]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[21]_i_1 
       (.I0(state_cmd[2]),
        .I1(CPROT[1]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[21]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[22]_i_1 
       (.I0(state_cmd[2]),
        .I1(CPROT[2]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[22]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[23]_i_1 
       (.I0(state_cmd[2]),
        .I1(CBURST[0]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[23]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[24]_i_1 
       (.I0(state_cmd[2]),
        .I1(CBURST[1]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[24]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[25]_i_1 
       (.I0(state_cmd[2]),
        .I1(CSIZE[0]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[25]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[26]_i_1 
       (.I0(state_cmd[2]),
        .I1(CSIZE[1]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[26]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[27]_i_1 
       (.I0(state_cmd[2]),
        .I1(CSIZE[2]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[27]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[28]_i_1 
       (.I0(state_cmd[2]),
        .I1(CEXCL),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[28]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[29]_i_1 
       (.I0(state_cmd[2]),
        .I1(CLOCK),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[29]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[2]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[2]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[2]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[30]_i_1 
       (.I0(state_cmd[2]),
        .I1(CWRITE),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[30]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[31]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[31]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[31]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[3]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[3]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[3]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[4]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[4]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[4]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[5]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[5]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[5]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[6]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[6]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[6]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[7]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[7]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[7]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[8]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[8]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[8]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D4C484C484C48)) 
    \CMD[9]_i_1 
       (.I0(state_cmd[2]),
        .I1(CMD[9]),
        .I2(state_cmd[1]),
        .I3(state_cmd[0]),
        .I4(cmd_data[9]),
        .I5(\state_cmd[0]_i_3_n_0 ),
        .O(\CMD[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[0]_i_1_n_0 ),
        .Q(CMD[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[10] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[10]_i_1_n_0 ),
        .Q(CMD[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[11] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[11]_i_1_n_0 ),
        .Q(CMD[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[12] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[12]_i_1_n_0 ),
        .Q(CMD[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[13] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[13]_i_1_n_0 ),
        .Q(CMD[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[14] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[14]_i_1_n_0 ),
        .Q(CMD[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[15] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[15]_i_1_n_0 ),
        .Q(CMD[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[16] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[16]_i_1_n_0 ),
        .Q(CMD[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[17] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[17]_i_1_n_0 ),
        .Q(CMD[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[18] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[18]_i_1_n_0 ),
        .Q(CMD[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[19] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[19]_i_1_n_0 ),
        .Q(CMD[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[1]_i_1_n_0 ),
        .Q(CMD[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[20] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[20]_i_1_n_0 ),
        .Q(CMD[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[21] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[21]_i_1_n_0 ),
        .Q(CMD[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[22] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[22]_i_1_n_0 ),
        .Q(CMD[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[23] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[23]_i_1_n_0 ),
        .Q(CMD[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[24] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[24]_i_1_n_0 ),
        .Q(CMD[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[25] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[25]_i_1_n_0 ),
        .Q(CMD[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[26] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[26]_i_1_n_0 ),
        .Q(CMD[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[27] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[27]_i_1_n_0 ),
        .Q(CMD[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[28] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[28]_i_1_n_0 ),
        .Q(CMD[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[29] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[29]_i_1_n_0 ),
        .Q(CMD[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[2]_i_1_n_0 ),
        .Q(CMD[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[30] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[30]_i_1_n_0 ),
        .Q(CMD[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[31] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[31]_i_1_n_0 ),
        .Q(CMD[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[3]_i_1_n_0 ),
        .Q(CMD[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[4]_i_1_n_0 ),
        .Q(CMD[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[5]_i_1_n_0 ),
        .Q(CMD[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[6]_i_1_n_0 ),
        .Q(CMD[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[7]_i_1_n_0 ),
        .Q(CMD[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[8]_i_1_n_0 ),
        .Q(CMD[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \CMD_reg[9] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\CMD[9]_i_1_n_0 ),
        .Q(CMD[9]));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[0]_i_1 
       (.I0(GPOUT[0]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[0]),
        .O(\GPOUT[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[10]_i_1 
       (.I0(GPOUT[10]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[10]),
        .O(\GPOUT[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[11]_i_1 
       (.I0(GPOUT[11]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[11]),
        .O(\GPOUT[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[12]_i_1 
       (.I0(GPOUT[12]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CID[0]),
        .O(\GPOUT[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[13]_i_1 
       (.I0(GPOUT[13]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CID[1]),
        .O(\GPOUT[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[14]_i_1 
       (.I0(GPOUT[14]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CID[2]),
        .O(\GPOUT[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \GPOUT[15]_i_1 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(state_cmd[2]),
        .O(\GPOUT[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[15]_i_2 
       (.I0(GPOUT[15]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CID[3]),
        .O(\GPOUT[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[1]_i_1 
       (.I0(GPOUT[1]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[1]),
        .O(\GPOUT[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[2]_i_1 
       (.I0(GPOUT[2]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[2]),
        .O(\GPOUT[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[3]_i_1 
       (.I0(GPOUT[3]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[3]),
        .O(\GPOUT[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[4]_i_1 
       (.I0(GPOUT[4]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[4]),
        .O(\GPOUT[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[5]_i_1 
       (.I0(GPOUT[5]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[5]),
        .O(\GPOUT[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[6]_i_1 
       (.I0(GPOUT[6]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[6]),
        .O(\GPOUT[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[7]_i_1 
       (.I0(GPOUT[7]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[7]),
        .O(\GPOUT[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[8]_i_1 
       (.I0(GPOUT[8]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[8]),
        .O(\GPOUT[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \GPOUT[9]_i_1 
       (.I0(GPOUT[9]),
        .I1(CEI),
        .I2(CWRITE),
        .I3(CMD[9]),
        .O(\GPOUT[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[0] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[0]_i_1_n_0 ),
        .Q(GPOUT[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[10] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[10]_i_1_n_0 ),
        .Q(GPOUT[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[11] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[11]_i_1_n_0 ),
        .Q(GPOUT[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[12] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[12]_i_1_n_0 ),
        .Q(GPOUT[12]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[13] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[13]_i_1_n_0 ),
        .Q(GPOUT[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[14] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[14]_i_1_n_0 ),
        .Q(GPOUT[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[15] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[15]_i_2_n_0 ),
        .Q(GPOUT[15]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[1] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[1]_i_1_n_0 ),
        .Q(GPOUT[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[2] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[2]_i_1_n_0 ),
        .Q(GPOUT[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[3] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[3]_i_1_n_0 ),
        .Q(GPOUT[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[4] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[4]_i_1_n_0 ),
        .Q(GPOUT[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[5] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[5]_i_1_n_0 ),
        .Q(GPOUT[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[6] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[6]_i_1_n_0 ),
        .Q(GPOUT[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[7] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[7]_i_1_n_0 ),
        .Q(GPOUT[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[8] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[8]_i_1_n_0 ),
        .Q(GPOUT[8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \GPOUT_reg[9] 
       (.C(ACLK),
        .CE(\GPOUT[15]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\GPOUT[9]_i_1_n_0 ),
        .Q(GPOUT[9]));
  LUT4 #(
    .INIT(16'h0400)) 
    RREADY_inferred_i_1
       (.I0(state_read[0]),
        .I1(f2u_fifo_wr_rdy),
        .I2(state_read[2]),
        .I3(state_read[1]),
        .O(RREADY));
  LUT2 #(
    .INIT(4'h8)) 
    WLAST_inferred_i_1
       (.I0(WVALID),
        .I1(u2f_fifo_rd_dat[40]),
        .O(WLAST));
  LUT6 #(
    .INIT(64'h7777333377743030)) 
    \addrR[0]_i_1 
       (.I0(state_read[2]),
        .I1(state_read[0]),
        .I2(\addrR[0]_i_2_n_0 ),
        .I3(\addrR[1]_i_3_n_0 ),
        .I4(addrR[0]),
        .I5(\addrR[0]_i_3_n_0 ),
        .O(\addrR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111101100001000)) 
    \addrR[0]_i_2 
       (.I0(state_read[1]),
        .I1(state_read[2]),
        .I2(CADDR[0]),
        .I3(read_go),
        .I4(CEI),
        .I5(addrR[0]),
        .O(\addrR[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA200A200A200)) 
    \addrR[0]_i_3 
       (.I0(\countR[5]_i_4_n_0 ),
        .I1(CBURST[0]),
        .I2(CBURST[1]),
        .I3(addrR[0]),
        .I4(\addrW[31]_i_4_n_0 ),
        .I5(\addrR_reg[3]_i_4_n_7 ),
        .O(\addrR[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[10]_i_1 
       (.I0(addrR[10]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[10]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[10]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[10]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[10]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[10]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[10]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[10]_i_4_n_4 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[10]),
        .I4(\addrR_reg[11]_i_4_n_5 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[10]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[11]_i_1 
       (.I0(addrR[11]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[11]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[11]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[11]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[11]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[11]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[11]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[14]_i_4_n_7 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[11]),
        .I4(\addrR_reg[11]_i_4_n_4 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[11]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[12]_i_1 
       (.I0(addrR[12]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[12]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[12]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[12]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[12]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[12]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[12]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[14]_i_4_n_6 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[12]),
        .I4(\addrR_reg[15]_i_4_n_7 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[12]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[13]_i_1 
       (.I0(addrR[13]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[13]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[13]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[13]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[13]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[13]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[13]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[14]_i_4_n_5 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[13]),
        .I4(\addrR_reg[15]_i_4_n_6 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[13]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[14]_i_1 
       (.I0(addrR[14]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[14]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[14]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[14]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[14]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[14]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[14]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[14]_i_4_n_4 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[14]),
        .I4(\addrR_reg[15]_i_4_n_5 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[14]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[15]_i_1 
       (.I0(addrR[15]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[15]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[15]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[15]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[15]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[15]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[15]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[18]_i_4_n_7 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[15]),
        .I4(\addrR_reg[15]_i_4_n_4 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[15]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[16]_i_1 
       (.I0(addrR[16]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[16]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[16]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[16]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[16]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[16]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[16]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[18]_i_4_n_6 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[16]),
        .I4(\addrR_reg[19]_i_4_n_7 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[16]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[17]_i_1 
       (.I0(addrR[17]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[17]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[17]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[17]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[17]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[17]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[17]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[18]_i_4_n_5 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[17]),
        .I4(\addrR_reg[19]_i_4_n_6 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[17]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[18]_i_1 
       (.I0(addrR[18]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[18]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[18]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[18]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[18]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[18]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[18]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[18]_i_4_n_4 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[18]),
        .I4(\addrR_reg[19]_i_4_n_5 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[18]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[19]_i_1 
       (.I0(addrR[19]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[19]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[19]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[19]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[19]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[19]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[19]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[22]_i_4_n_7 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[19]),
        .I4(\addrR_reg[19]_i_4_n_4 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[19]));
  LUT6 #(
    .INIT(64'h7777333377743030)) 
    \addrR[1]_i_1 
       (.I0(state_read[2]),
        .I1(state_read[0]),
        .I2(\addrR[1]_i_2_n_0 ),
        .I3(\addrR[1]_i_3_n_0 ),
        .I4(addrR[1]),
        .I5(\addrR[1]_i_4_n_0 ),
        .O(\addrR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111101100001000)) 
    \addrR[1]_i_2 
       (.I0(state_read[1]),
        .I1(state_read[2]),
        .I2(CADDR[1]),
        .I3(read_go),
        .I4(CEI),
        .I5(addrR[1]),
        .O(\addrR[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h07F0)) 
    \addrR[1]_i_3 
       (.I0(RREADY),
        .I1(RVALID),
        .I2(state_read[2]),
        .I3(state_read[1]),
        .O(\addrR[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA200A200A200)) 
    \addrR[1]_i_4 
       (.I0(\countR[5]_i_4_n_0 ),
        .I1(CBURST[0]),
        .I2(CBURST[1]),
        .I3(addrR[1]),
        .I4(\addrW[31]_i_4_n_0 ),
        .I5(\addrR_reg[3]_i_4_n_6 ),
        .O(\addrR[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[20]_i_1 
       (.I0(addrR[20]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[20]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[20]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[20]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[20]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[20]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[20]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[22]_i_4_n_6 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[20]),
        .I4(\addrR_reg[23]_i_4_n_7 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[20]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[21]_i_1 
       (.I0(addrR[21]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[21]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[21]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[21]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[21]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[21]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[21]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[22]_i_4_n_5 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[21]),
        .I4(\addrR_reg[23]_i_4_n_6 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[21]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[22]_i_1 
       (.I0(addrR[22]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[22]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[22]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[22]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[22]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[22]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[22]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[22]_i_4_n_4 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[22]),
        .I4(\addrR_reg[23]_i_4_n_5 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[22]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[23]_i_1 
       (.I0(addrR[23]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[23]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[23]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[23]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[23]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[23]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[23]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[26]_i_4_n_7 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[23]),
        .I4(\addrR_reg[23]_i_4_n_4 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[23]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[24]_i_1 
       (.I0(addrR[24]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[24]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[24]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[24]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[24]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[24]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[24]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[26]_i_4_n_6 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[24]),
        .I4(\addrR_reg[27]_i_4_n_7 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[24]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[25]_i_1 
       (.I0(addrR[25]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[25]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[25]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[25]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[25]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[25]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[25]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[26]_i_4_n_5 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[25]),
        .I4(\addrR_reg[27]_i_4_n_6 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[25]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[26]_i_1 
       (.I0(addrR[26]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[26]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[26]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[26]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[26]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[26]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[26]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[26]_i_4_n_4 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[26]),
        .I4(\addrR_reg[27]_i_4_n_5 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[26]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[27]_i_1 
       (.I0(addrR[27]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[27]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[27]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[27]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[27]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[27]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[27]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[30]_i_4_n_7 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[27]),
        .I4(\addrR_reg[27]_i_4_n_4 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[27]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[28]_i_1 
       (.I0(addrR[28]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[28]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[28]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[28]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[28]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[28]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[28]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[30]_i_4_n_6 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[28]),
        .I4(\addrR_reg[31]_i_5_n_7 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[28]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[29]_i_1 
       (.I0(addrR[29]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[29]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[29]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[29]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[29]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[29]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[29]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[30]_i_4_n_5 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[29]),
        .I4(\addrR_reg[31]_i_5_n_6 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[29]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[2]_i_1 
       (.I0(addrR[2]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[2]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[2]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[2]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[2]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[2]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAC0EAFFEAFFEA)) 
    \addrR[2]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrR_reg[3]_i_4_n_5 ),
        .I3(addrR[2]),
        .I4(CBURST[1]),
        .I5(CBURST[0]),
        .O(get_next_addr_rd_return[2]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[30]_i_1 
       (.I0(addrR[30]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[30]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[30]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[30]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[30]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[30]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[30]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[30]_i_4_n_4 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[30]),
        .I4(\addrR_reg[31]_i_5_n_5 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[30]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[31]_i_1 
       (.I0(addrR[31]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[31]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[31]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[31]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[31]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[31]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[31]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[31]_i_4_n_7 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[31]),
        .I4(\addrR_reg[31]_i_5_n_4 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[31]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[3]_i_1 
       (.I0(addrR[3]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[3]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[3]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[3]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[3]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[3]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[3]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[6]_i_4_n_7 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[3]),
        .I4(\addrR_reg[3]_i_4_n_4 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[3]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \addrR[3]_i_5 
       (.I0(addrR[3]),
        .I1(CSIZE[2]),
        .I2(CSIZE[0]),
        .I3(CSIZE[1]),
        .O(\addrR[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \addrR[3]_i_6 
       (.I0(addrR[2]),
        .I1(CSIZE[2]),
        .I2(CSIZE[1]),
        .I3(CSIZE[0]),
        .O(\addrR[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \addrR[3]_i_7 
       (.I0(addrR[1]),
        .I1(CSIZE[2]),
        .I2(CSIZE[0]),
        .I3(CSIZE[1]),
        .O(\addrR[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \addrR[3]_i_8 
       (.I0(addrR[0]),
        .I1(CSIZE[2]),
        .I2(CSIZE[1]),
        .I3(CSIZE[0]),
        .O(\addrR[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[4]_i_1 
       (.I0(addrR[4]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[4]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[4]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[4]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[4]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[4]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[4]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[6]_i_4_n_6 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[4]),
        .I4(\addrR_reg[7]_i_4_n_7 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[4]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[5]_i_1 
       (.I0(addrR[5]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[5]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[5]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[5]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[5]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[5]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[5]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[6]_i_4_n_5 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[5]),
        .I4(\addrR_reg[7]_i_4_n_6 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[5]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[6]_i_1 
       (.I0(addrR[6]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[6]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[6]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[6]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[6]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[6]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[6]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[6]_i_4_n_4 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[6]),
        .I4(\addrR_reg[7]_i_4_n_5 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[6]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[7]_i_1 
       (.I0(addrR[7]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[7]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[7]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[7]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[7]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[7]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[7]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[10]_i_4_n_7 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[7]),
        .I4(\addrR_reg[7]_i_4_n_4 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[7]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \addrR[7]_i_5 
       (.I0(addrR[7]),
        .I1(CSIZE[2]),
        .I2(CSIZE[0]),
        .I3(CSIZE[1]),
        .O(\addrR[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA6A)) 
    \addrR[7]_i_6 
       (.I0(addrR[6]),
        .I1(CSIZE[2]),
        .I2(CSIZE[1]),
        .I3(CSIZE[0]),
        .O(\addrR[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \addrR[7]_i_7 
       (.I0(addrR[5]),
        .I1(CSIZE[0]),
        .I2(CSIZE[1]),
        .I3(CSIZE[2]),
        .O(\addrR[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \addrR[7]_i_8 
       (.I0(addrR[4]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(CSIZE[2]),
        .O(\addrR[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[8]_i_1 
       (.I0(addrR[8]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[8]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[8]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[8]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[8]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[8]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[8]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[10]_i_4_n_6 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[8]),
        .I4(\addrR_reg[11]_i_4_n_7 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[8]));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \addrR[9]_i_1 
       (.I0(addrR[9]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\addrR[9]_i_2_n_0 ),
        .I4(get_next_addr_rd_return[9]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\addrR[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888CFC8)) 
    \addrR[9]_i_2 
       (.I0(\addrR[1]_i_3_n_0 ),
        .I1(addrR[9]),
        .I2(\ARLEN[7]_i_2_n_0 ),
        .I3(CADDR[9]),
        .I4(state_read[2]),
        .I5(state_read[1]),
        .O(\addrR[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \addrR[9]_i_3 
       (.I0(\addrW[31]_i_8_n_0 ),
        .I1(\addrR_reg[10]_i_4_n_5 ),
        .I2(\addrW[2]_i_4_n_0 ),
        .I3(addrR[9]),
        .I4(\addrR_reg[11]_i_4_n_6 ),
        .I5(\addrW[31]_i_4_n_0 ),
        .O(get_next_addr_rd_return[9]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[0]_i_1_n_0 ),
        .Q(addrR[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[10] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[10]_i_1_n_0 ),
        .Q(addrR[10]));
  CARRY4 \addrR_reg[10]_i_4 
       (.CI(\addrR_reg[6]_i_4_n_0 ),
        .CO({\addrR_reg[10]_i_4_n_0 ,\addrR_reg[10]_i_4_n_1 ,\addrR_reg[10]_i_4_n_2 ,\addrR_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[10]_i_4_n_4 ,\addrR_reg[10]_i_4_n_5 ,\addrR_reg[10]_i_4_n_6 ,\addrR_reg[10]_i_4_n_7 }),
        .S(addrR[10:7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[11] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[11]_i_1_n_0 ),
        .Q(addrR[11]));
  CARRY4 \addrR_reg[11]_i_4 
       (.CI(\addrR_reg[7]_i_4_n_0 ),
        .CO({\addrR_reg[11]_i_4_n_0 ,\addrR_reg[11]_i_4_n_1 ,\addrR_reg[11]_i_4_n_2 ,\addrR_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[11]_i_4_n_4 ,\addrR_reg[11]_i_4_n_5 ,\addrR_reg[11]_i_4_n_6 ,\addrR_reg[11]_i_4_n_7 }),
        .S(addrR[11:8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[12] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[12]_i_1_n_0 ),
        .Q(addrR[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[13] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[13]_i_1_n_0 ),
        .Q(addrR[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[14] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[14]_i_1_n_0 ),
        .Q(addrR[14]));
  CARRY4 \addrR_reg[14]_i_4 
       (.CI(\addrR_reg[10]_i_4_n_0 ),
        .CO({\addrR_reg[14]_i_4_n_0 ,\addrR_reg[14]_i_4_n_1 ,\addrR_reg[14]_i_4_n_2 ,\addrR_reg[14]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[14]_i_4_n_4 ,\addrR_reg[14]_i_4_n_5 ,\addrR_reg[14]_i_4_n_6 ,\addrR_reg[14]_i_4_n_7 }),
        .S(addrR[14:11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[15] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[15]_i_1_n_0 ),
        .Q(addrR[15]));
  CARRY4 \addrR_reg[15]_i_4 
       (.CI(\addrR_reg[11]_i_4_n_0 ),
        .CO({\addrR_reg[15]_i_4_n_0 ,\addrR_reg[15]_i_4_n_1 ,\addrR_reg[15]_i_4_n_2 ,\addrR_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[15]_i_4_n_4 ,\addrR_reg[15]_i_4_n_5 ,\addrR_reg[15]_i_4_n_6 ,\addrR_reg[15]_i_4_n_7 }),
        .S(addrR[15:12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[16] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[16]_i_1_n_0 ),
        .Q(addrR[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[17] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[17]_i_1_n_0 ),
        .Q(addrR[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[18] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[18]_i_1_n_0 ),
        .Q(addrR[18]));
  CARRY4 \addrR_reg[18]_i_4 
       (.CI(\addrR_reg[14]_i_4_n_0 ),
        .CO({\addrR_reg[18]_i_4_n_0 ,\addrR_reg[18]_i_4_n_1 ,\addrR_reg[18]_i_4_n_2 ,\addrR_reg[18]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[18]_i_4_n_4 ,\addrR_reg[18]_i_4_n_5 ,\addrR_reg[18]_i_4_n_6 ,\addrR_reg[18]_i_4_n_7 }),
        .S(addrR[18:15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[19] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[19]_i_1_n_0 ),
        .Q(addrR[19]));
  CARRY4 \addrR_reg[19]_i_4 
       (.CI(\addrR_reg[15]_i_4_n_0 ),
        .CO({\addrR_reg[19]_i_4_n_0 ,\addrR_reg[19]_i_4_n_1 ,\addrR_reg[19]_i_4_n_2 ,\addrR_reg[19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[19]_i_4_n_4 ,\addrR_reg[19]_i_4_n_5 ,\addrR_reg[19]_i_4_n_6 ,\addrR_reg[19]_i_4_n_7 }),
        .S(addrR[19:16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[1]_i_1_n_0 ),
        .Q(addrR[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[20] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[20]_i_1_n_0 ),
        .Q(addrR[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[21] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[21]_i_1_n_0 ),
        .Q(addrR[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[22] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[22]_i_1_n_0 ),
        .Q(addrR[22]));
  CARRY4 \addrR_reg[22]_i_4 
       (.CI(\addrR_reg[18]_i_4_n_0 ),
        .CO({\addrR_reg[22]_i_4_n_0 ,\addrR_reg[22]_i_4_n_1 ,\addrR_reg[22]_i_4_n_2 ,\addrR_reg[22]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[22]_i_4_n_4 ,\addrR_reg[22]_i_4_n_5 ,\addrR_reg[22]_i_4_n_6 ,\addrR_reg[22]_i_4_n_7 }),
        .S(addrR[22:19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[23] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[23]_i_1_n_0 ),
        .Q(addrR[23]));
  CARRY4 \addrR_reg[23]_i_4 
       (.CI(\addrR_reg[19]_i_4_n_0 ),
        .CO({\addrR_reg[23]_i_4_n_0 ,\addrR_reg[23]_i_4_n_1 ,\addrR_reg[23]_i_4_n_2 ,\addrR_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[23]_i_4_n_4 ,\addrR_reg[23]_i_4_n_5 ,\addrR_reg[23]_i_4_n_6 ,\addrR_reg[23]_i_4_n_7 }),
        .S(addrR[23:20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[24] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[24]_i_1_n_0 ),
        .Q(addrR[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[25] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[25]_i_1_n_0 ),
        .Q(addrR[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[26] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[26]_i_1_n_0 ),
        .Q(addrR[26]));
  CARRY4 \addrR_reg[26]_i_4 
       (.CI(\addrR_reg[22]_i_4_n_0 ),
        .CO({\addrR_reg[26]_i_4_n_0 ,\addrR_reg[26]_i_4_n_1 ,\addrR_reg[26]_i_4_n_2 ,\addrR_reg[26]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[26]_i_4_n_4 ,\addrR_reg[26]_i_4_n_5 ,\addrR_reg[26]_i_4_n_6 ,\addrR_reg[26]_i_4_n_7 }),
        .S(addrR[26:23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[27] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[27]_i_1_n_0 ),
        .Q(addrR[27]));
  CARRY4 \addrR_reg[27]_i_4 
       (.CI(\addrR_reg[23]_i_4_n_0 ),
        .CO({\addrR_reg[27]_i_4_n_0 ,\addrR_reg[27]_i_4_n_1 ,\addrR_reg[27]_i_4_n_2 ,\addrR_reg[27]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[27]_i_4_n_4 ,\addrR_reg[27]_i_4_n_5 ,\addrR_reg[27]_i_4_n_6 ,\addrR_reg[27]_i_4_n_7 }),
        .S(addrR[27:24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[28] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[28]_i_1_n_0 ),
        .Q(addrR[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[29] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[29]_i_1_n_0 ),
        .Q(addrR[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[2]_i_1_n_0 ),
        .Q(addrR[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[30] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[30]_i_1_n_0 ),
        .Q(addrR[30]));
  CARRY4 \addrR_reg[30]_i_4 
       (.CI(\addrR_reg[26]_i_4_n_0 ),
        .CO({\addrR_reg[30]_i_4_n_0 ,\addrR_reg[30]_i_4_n_1 ,\addrR_reg[30]_i_4_n_2 ,\addrR_reg[30]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[30]_i_4_n_4 ,\addrR_reg[30]_i_4_n_5 ,\addrR_reg[30]_i_4_n_6 ,\addrR_reg[30]_i_4_n_7 }),
        .S(addrR[30:27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[31] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[31]_i_1_n_0 ),
        .Q(addrR[31]));
  CARRY4 \addrR_reg[31]_i_4 
       (.CI(\addrR_reg[30]_i_4_n_0 ),
        .CO(\NLW_addrR_reg[31]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addrR_reg[31]_i_4_O_UNCONNECTED [3:1],\addrR_reg[31]_i_4_n_7 }),
        .S({1'b0,1'b0,1'b0,addrR[31]}));
  CARRY4 \addrR_reg[31]_i_5 
       (.CI(\addrR_reg[27]_i_4_n_0 ),
        .CO({\NLW_addrR_reg[31]_i_5_CO_UNCONNECTED [3],\addrR_reg[31]_i_5_n_1 ,\addrR_reg[31]_i_5_n_2 ,\addrR_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[31]_i_5_n_4 ,\addrR_reg[31]_i_5_n_5 ,\addrR_reg[31]_i_5_n_6 ,\addrR_reg[31]_i_5_n_7 }),
        .S(addrR[31:28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[3]_i_1_n_0 ),
        .Q(addrR[3]));
  CARRY4 \addrR_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\addrR_reg[3]_i_4_n_0 ,\addrR_reg[3]_i_4_n_1 ,\addrR_reg[3]_i_4_n_2 ,\addrR_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(addrR[3:0]),
        .O({\addrR_reg[3]_i_4_n_4 ,\addrR_reg[3]_i_4_n_5 ,\addrR_reg[3]_i_4_n_6 ,\addrR_reg[3]_i_4_n_7 }),
        .S({\addrR[3]_i_5_n_0 ,\addrR[3]_i_6_n_0 ,\addrR[3]_i_7_n_0 ,\addrR[3]_i_8_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[4]_i_1_n_0 ),
        .Q(addrR[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[5]_i_1_n_0 ),
        .Q(addrR[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[6]_i_1_n_0 ),
        .Q(addrR[6]));
  CARRY4 \addrR_reg[6]_i_4 
       (.CI(1'b0),
        .CO({\addrR_reg[6]_i_4_n_0 ,\addrR_reg[6]_i_4_n_1 ,\addrR_reg[6]_i_4_n_2 ,\addrR_reg[6]_i_4_n_3 }),
        .CYINIT(addrR[2]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrR_reg[6]_i_4_n_4 ,\addrR_reg[6]_i_4_n_5 ,\addrR_reg[6]_i_4_n_6 ,\addrR_reg[6]_i_4_n_7 }),
        .S(addrR[6:3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[7]_i_1_n_0 ),
        .Q(addrR[7]));
  CARRY4 \addrR_reg[7]_i_4 
       (.CI(\addrR_reg[3]_i_4_n_0 ),
        .CO({\addrR_reg[7]_i_4_n_0 ,\addrR_reg[7]_i_4_n_1 ,\addrR_reg[7]_i_4_n_2 ,\addrR_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(addrR[7:4]),
        .O({\addrR_reg[7]_i_4_n_4 ,\addrR_reg[7]_i_4_n_5 ,\addrR_reg[7]_i_4_n_6 ,\addrR_reg[7]_i_4_n_7 }),
        .S({\addrR[7]_i_5_n_0 ,\addrR[7]_i_6_n_0 ,\addrR[7]_i_7_n_0 ,\addrR[7]_i_8_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[8]_i_1_n_0 ),
        .Q(addrR[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrR_reg[9] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrR[9]_i_1_n_0 ),
        .Q(addrR[9]));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[0]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[0]),
        .I3(state_write[0]),
        .I4(\addrW[0]_i_2_n_0 ),
        .I5(\addrW[0]_i_3_n_0 ),
        .O(\addrW[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[0]_i_2 
       (.I0(CADDR[0]),
        .I1(addrW[0]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA200A200A200)) 
    \addrW[0]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(CBURST[0]),
        .I2(CBURST[1]),
        .I3(addrW[0]),
        .I4(\addrW[31]_i_4_n_0 ),
        .I5(\addrW_reg[3]_i_4_n_7 ),
        .O(\addrW[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[10]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[10]),
        .I3(state_write[0]),
        .I4(\addrW[10]_i_2_n_0 ),
        .I5(\addrW[10]_i_3_n_0 ),
        .O(\addrW[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[10]_i_2 
       (.I0(CADDR[10]),
        .I1(addrW[10]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[10]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[11]_i_4_n_5 ),
        .I3(\addrW[10]_i_4_n_0 ),
        .I4(\addrW_reg[10]_i_5_n_4 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[10]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[10]),
        .O(\addrW[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[11]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[11]),
        .I3(state_write[0]),
        .I4(\addrW[11]_i_2_n_0 ),
        .I5(\addrW[11]_i_3_n_0 ),
        .O(\addrW[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[11]_i_2 
       (.I0(CADDR[11]),
        .I1(addrW[11]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[11]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[11]_i_4_n_4 ),
        .I3(\addrW[11]_i_5_n_0 ),
        .I4(\addrW_reg[14]_i_5_n_7 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[11]_i_5 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[11]),
        .O(\addrW[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[12]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[12]),
        .I3(state_write[0]),
        .I4(\addrW[12]_i_2_n_0 ),
        .I5(\addrW[12]_i_3_n_0 ),
        .O(\addrW[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[12]_i_2 
       (.I0(CADDR[12]),
        .I1(addrW[12]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[12]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[15]_i_4_n_7 ),
        .I3(\addrW[12]_i_4_n_0 ),
        .I4(\addrW_reg[14]_i_5_n_6 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[12]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[12]),
        .O(\addrW[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[13]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[13]),
        .I3(state_write[0]),
        .I4(\addrW[13]_i_2_n_0 ),
        .I5(\addrW[13]_i_3_n_0 ),
        .O(\addrW[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[13]_i_2 
       (.I0(CADDR[13]),
        .I1(addrW[13]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[13]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[15]_i_4_n_6 ),
        .I3(\addrW[13]_i_4_n_0 ),
        .I4(\addrW_reg[14]_i_5_n_5 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[13]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[13]),
        .O(\addrW[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[14]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[14]),
        .I3(state_write[0]),
        .I4(\addrW[14]_i_2_n_0 ),
        .I5(\addrW[14]_i_3_n_0 ),
        .O(\addrW[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[14]_i_2 
       (.I0(CADDR[14]),
        .I1(addrW[14]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[14]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[15]_i_4_n_5 ),
        .I3(\addrW[14]_i_4_n_0 ),
        .I4(\addrW_reg[14]_i_5_n_4 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[14]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[14]),
        .O(\addrW[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[15]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[15]),
        .I3(state_write[0]),
        .I4(\addrW[15]_i_2_n_0 ),
        .I5(\addrW[15]_i_3_n_0 ),
        .O(\addrW[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[15]_i_2 
       (.I0(CADDR[15]),
        .I1(addrW[15]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[15]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[15]_i_4_n_4 ),
        .I3(\addrW[15]_i_5_n_0 ),
        .I4(\addrW_reg[18]_i_5_n_7 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[15]_i_5 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[15]),
        .O(\addrW[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[16]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[16]),
        .I3(state_write[0]),
        .I4(\addrW[16]_i_2_n_0 ),
        .I5(\addrW[16]_i_3_n_0 ),
        .O(\addrW[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[16]_i_2 
       (.I0(CADDR[16]),
        .I1(addrW[16]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[16]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[19]_i_4_n_7 ),
        .I3(\addrW[16]_i_4_n_0 ),
        .I4(\addrW_reg[18]_i_5_n_6 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[16]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[16]),
        .O(\addrW[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[17]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[17]),
        .I3(state_write[0]),
        .I4(\addrW[17]_i_2_n_0 ),
        .I5(\addrW[17]_i_3_n_0 ),
        .O(\addrW[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[17]_i_2 
       (.I0(CADDR[17]),
        .I1(addrW[17]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[17]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[19]_i_4_n_6 ),
        .I3(\addrW[17]_i_4_n_0 ),
        .I4(\addrW_reg[18]_i_5_n_5 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[17]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[17]),
        .O(\addrW[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[18]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[18]),
        .I3(state_write[0]),
        .I4(\addrW[18]_i_2_n_0 ),
        .I5(\addrW[18]_i_3_n_0 ),
        .O(\addrW[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[18]_i_2 
       (.I0(CADDR[18]),
        .I1(addrW[18]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[18]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[19]_i_4_n_5 ),
        .I3(\addrW[18]_i_4_n_0 ),
        .I4(\addrW_reg[18]_i_5_n_4 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[18]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[18]),
        .O(\addrW[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[19]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[19]),
        .I3(state_write[0]),
        .I4(\addrW[19]_i_2_n_0 ),
        .I5(\addrW[19]_i_3_n_0 ),
        .O(\addrW[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[19]_i_2 
       (.I0(CADDR[19]),
        .I1(addrW[19]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[19]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[19]_i_4_n_4 ),
        .I3(\addrW[19]_i_5_n_0 ),
        .I4(\addrW_reg[22]_i_5_n_7 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[19]_i_5 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[19]),
        .O(\addrW[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[1]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[1]),
        .I3(state_write[0]),
        .I4(\addrW[1]_i_2_n_0 ),
        .I5(\addrW[1]_i_3_n_0 ),
        .O(\addrW[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[1]_i_2 
       (.I0(CADDR[1]),
        .I1(addrW[1]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA200A200A200)) 
    \addrW[1]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(CBURST[0]),
        .I2(CBURST[1]),
        .I3(addrW[1]),
        .I4(\addrW[31]_i_4_n_0 ),
        .I5(\addrW_reg[3]_i_4_n_6 ),
        .O(\addrW[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[20]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[20]),
        .I3(state_write[0]),
        .I4(\addrW[20]_i_2_n_0 ),
        .I5(\addrW[20]_i_3_n_0 ),
        .O(\addrW[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[20]_i_2 
       (.I0(CADDR[20]),
        .I1(addrW[20]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[20]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[23]_i_4_n_7 ),
        .I3(\addrW[20]_i_4_n_0 ),
        .I4(\addrW_reg[22]_i_5_n_6 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[20]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[20]),
        .O(\addrW[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[21]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[21]),
        .I3(state_write[0]),
        .I4(\addrW[21]_i_2_n_0 ),
        .I5(\addrW[21]_i_3_n_0 ),
        .O(\addrW[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[21]_i_2 
       (.I0(CADDR[21]),
        .I1(addrW[21]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[21]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[23]_i_4_n_6 ),
        .I3(\addrW[21]_i_4_n_0 ),
        .I4(\addrW_reg[22]_i_5_n_5 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[21]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[21]),
        .O(\addrW[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[22]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[22]),
        .I3(state_write[0]),
        .I4(\addrW[22]_i_2_n_0 ),
        .I5(\addrW[22]_i_3_n_0 ),
        .O(\addrW[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[22]_i_2 
       (.I0(CADDR[22]),
        .I1(addrW[22]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[22]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[23]_i_4_n_5 ),
        .I3(\addrW[22]_i_4_n_0 ),
        .I4(\addrW_reg[22]_i_5_n_4 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[22]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[22]),
        .O(\addrW[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[23]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[23]),
        .I3(state_write[0]),
        .I4(\addrW[23]_i_2_n_0 ),
        .I5(\addrW[23]_i_3_n_0 ),
        .O(\addrW[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[23]_i_2 
       (.I0(CADDR[23]),
        .I1(addrW[23]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[23]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[23]_i_4_n_4 ),
        .I3(\addrW[23]_i_5_n_0 ),
        .I4(\addrW_reg[26]_i_5_n_7 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[23]_i_5 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[23]),
        .O(\addrW[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[24]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[24]),
        .I3(state_write[0]),
        .I4(\addrW[24]_i_2_n_0 ),
        .I5(\addrW[24]_i_3_n_0 ),
        .O(\addrW[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[24]_i_2 
       (.I0(CADDR[24]),
        .I1(addrW[24]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[24]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[27]_i_4_n_7 ),
        .I3(\addrW[24]_i_4_n_0 ),
        .I4(\addrW_reg[26]_i_5_n_6 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[24]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[24]),
        .O(\addrW[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[25]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[25]),
        .I3(state_write[0]),
        .I4(\addrW[25]_i_2_n_0 ),
        .I5(\addrW[25]_i_3_n_0 ),
        .O(\addrW[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[25]_i_2 
       (.I0(CADDR[25]),
        .I1(addrW[25]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[25]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[27]_i_4_n_6 ),
        .I3(\addrW[25]_i_4_n_0 ),
        .I4(\addrW_reg[26]_i_5_n_5 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[25]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[25]),
        .O(\addrW[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[26]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[26]),
        .I3(state_write[0]),
        .I4(\addrW[26]_i_2_n_0 ),
        .I5(\addrW[26]_i_3_n_0 ),
        .O(\addrW[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[26]_i_2 
       (.I0(CADDR[26]),
        .I1(addrW[26]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[26]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[27]_i_4_n_5 ),
        .I3(\addrW[26]_i_4_n_0 ),
        .I4(\addrW_reg[26]_i_5_n_4 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[26]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[26]),
        .O(\addrW[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[27]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[27]),
        .I3(state_write[0]),
        .I4(\addrW[27]_i_2_n_0 ),
        .I5(\addrW[27]_i_3_n_0 ),
        .O(\addrW[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[27]_i_2 
       (.I0(CADDR[27]),
        .I1(addrW[27]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[27]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[27]_i_4_n_4 ),
        .I3(\addrW[27]_i_5_n_0 ),
        .I4(\addrW_reg[30]_i_5_n_7 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[27]_i_5 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[27]),
        .O(\addrW[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[28]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[28]),
        .I3(state_write[0]),
        .I4(\addrW[28]_i_2_n_0 ),
        .I5(\addrW[28]_i_3_n_0 ),
        .O(\addrW[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[28]_i_2 
       (.I0(CADDR[28]),
        .I1(addrW[28]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[28]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[31]_i_5_n_7 ),
        .I3(\addrW[28]_i_4_n_0 ),
        .I4(\addrW_reg[30]_i_5_n_6 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[28]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[28]),
        .O(\addrW[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[29]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[29]),
        .I3(state_write[0]),
        .I4(\addrW[29]_i_2_n_0 ),
        .I5(\addrW[29]_i_3_n_0 ),
        .O(\addrW[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[29]_i_2 
       (.I0(CADDR[29]),
        .I1(addrW[29]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[29]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[31]_i_5_n_6 ),
        .I3(\addrW[29]_i_4_n_0 ),
        .I4(\addrW_reg[30]_i_5_n_5 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[29]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[29]),
        .O(\addrW[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[2]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[2]),
        .I3(state_write[0]),
        .I4(\addrW[2]_i_2_n_0 ),
        .I5(\addrW[2]_i_3_n_0 ),
        .O(\addrW[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[2]_i_2 
       (.I0(CADDR[2]),
        .I1(addrW[2]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A8A8AAA808080)) 
    \addrW[2]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[2]_i_4_n_0 ),
        .I2(addrW[2]),
        .I3(\addrW_reg[3]_i_4_n_5 ),
        .I4(\addrW[31]_i_4_n_0 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \addrW[2]_i_4 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .O(\addrW[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[30]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[30]),
        .I3(state_write[0]),
        .I4(\addrW[30]_i_2_n_0 ),
        .I5(\addrW[30]_i_3_n_0 ),
        .O(\addrW[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[30]_i_2 
       (.I0(CADDR[30]),
        .I1(addrW[30]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[30]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[31]_i_5_n_5 ),
        .I3(\addrW[30]_i_4_n_0 ),
        .I4(\addrW_reg[30]_i_5_n_4 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[30]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[30]),
        .O(\addrW[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[31]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[31]),
        .I3(state_write[0]),
        .I4(\addrW[31]_i_2_n_0 ),
        .I5(\addrW[31]_i_3_n_0 ),
        .O(\addrW[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[31]_i_2 
       (.I0(CADDR[31]),
        .I1(addrW[31]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[31]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[31]_i_5_n_4 ),
        .I3(\addrW[31]_i_6_n_0 ),
        .I4(\addrW_reg[31]_i_7_n_7 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \addrW[31]_i_4 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .I2(CSIZE[2]),
        .I3(CSIZE[1]),
        .O(\addrW[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[31]_i_6 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[31]),
        .O(\addrW[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \addrW[31]_i_8 
       (.I0(CBURST[1]),
        .I1(CBURST[0]),
        .I2(CSIZE[2]),
        .I3(CSIZE[1]),
        .O(\addrW[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[3]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[3]),
        .I3(state_write[0]),
        .I4(\addrW[3]_i_2_n_0 ),
        .I5(\addrW[3]_i_3_n_0 ),
        .O(\addrW[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[3]_i_2 
       (.I0(CADDR[3]),
        .I1(addrW[3]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[3]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[3]_i_4_n_4 ),
        .I3(\addrW[3]_i_5_n_0 ),
        .I4(\addrW_reg[6]_i_5_n_7 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[3]_i_5 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[3]),
        .O(\addrW[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \addrW[3]_i_6 
       (.I0(addrW[3]),
        .I1(CSIZE[2]),
        .I2(CSIZE[0]),
        .I3(CSIZE[1]),
        .O(\addrW[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \addrW[3]_i_7 
       (.I0(addrW[2]),
        .I1(CSIZE[2]),
        .I2(CSIZE[1]),
        .I3(CSIZE[0]),
        .O(\addrW[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \addrW[3]_i_8 
       (.I0(addrW[1]),
        .I1(CSIZE[2]),
        .I2(CSIZE[0]),
        .I3(CSIZE[1]),
        .O(\addrW[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \addrW[3]_i_9 
       (.I0(addrW[0]),
        .I1(CSIZE[2]),
        .I2(CSIZE[1]),
        .I3(CSIZE[0]),
        .O(\addrW[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[4]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[4]),
        .I3(state_write[0]),
        .I4(\addrW[4]_i_2_n_0 ),
        .I5(\addrW[4]_i_3_n_0 ),
        .O(\addrW[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[4]_i_2 
       (.I0(CADDR[4]),
        .I1(addrW[4]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[4]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[7]_i_4_n_7 ),
        .I3(\addrW[4]_i_4_n_0 ),
        .I4(\addrW_reg[6]_i_5_n_6 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[4]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[4]),
        .O(\addrW[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[5]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[5]),
        .I3(state_write[0]),
        .I4(\addrW[5]_i_2_n_0 ),
        .I5(\addrW[5]_i_3_n_0 ),
        .O(\addrW[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[5]_i_2 
       (.I0(CADDR[5]),
        .I1(addrW[5]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[5]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[7]_i_4_n_6 ),
        .I3(\addrW[5]_i_4_n_0 ),
        .I4(\addrW_reg[6]_i_5_n_5 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[5]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[5]),
        .O(\addrW[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[6]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[6]),
        .I3(state_write[0]),
        .I4(\addrW[6]_i_2_n_0 ),
        .I5(\addrW[6]_i_3_n_0 ),
        .O(\addrW[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[6]_i_2 
       (.I0(CADDR[6]),
        .I1(addrW[6]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[6]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[7]_i_4_n_5 ),
        .I3(\addrW[6]_i_4_n_0 ),
        .I4(\addrW_reg[6]_i_5_n_4 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[6]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[6]),
        .O(\addrW[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[7]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[7]),
        .I3(state_write[0]),
        .I4(\addrW[7]_i_2_n_0 ),
        .I5(\addrW[7]_i_3_n_0 ),
        .O(\addrW[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[7]_i_2 
       (.I0(CADDR[7]),
        .I1(addrW[7]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[7]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[7]_i_4_n_4 ),
        .I3(\addrW[7]_i_5_n_0 ),
        .I4(\addrW_reg[10]_i_5_n_7 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[7]_i_5 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[7]),
        .O(\addrW[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \addrW[7]_i_6 
       (.I0(addrW[7]),
        .I1(CSIZE[2]),
        .I2(CSIZE[0]),
        .I3(CSIZE[1]),
        .O(\addrW[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAA6A)) 
    \addrW[7]_i_7 
       (.I0(addrW[6]),
        .I1(CSIZE[2]),
        .I2(CSIZE[1]),
        .I3(CSIZE[0]),
        .O(\addrW[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \addrW[7]_i_8 
       (.I0(addrW[5]),
        .I1(CSIZE[0]),
        .I2(CSIZE[1]),
        .I3(CSIZE[2]),
        .O(\addrW[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \addrW[7]_i_9 
       (.I0(addrW[4]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(CSIZE[2]),
        .O(\addrW[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[8]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[8]),
        .I3(state_write[0]),
        .I4(\addrW[8]_i_2_n_0 ),
        .I5(\addrW[8]_i_3_n_0 ),
        .O(\addrW[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[8]_i_2 
       (.I0(CADDR[8]),
        .I1(addrW[8]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[8]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[11]_i_4_n_7 ),
        .I3(\addrW[8]_i_4_n_0 ),
        .I4(\addrW_reg[10]_i_5_n_6 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[8]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[8]),
        .O(\addrW[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7073707370737040)) 
    \addrW[9]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(addrW[9]),
        .I3(state_write[0]),
        .I4(\addrW[9]_i_2_n_0 ),
        .I5(\addrW[9]_i_3_n_0 ),
        .O(\addrW[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCAAAA0CCCCCCC)) 
    \addrW[9]_i_2 
       (.I0(CADDR[9]),
        .I1(addrW[9]),
        .I2(u2f_valid),
        .I3(u2f_ready),
        .I4(state_write[1]),
        .I5(write_go),
        .O(\addrW[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \addrW[9]_i_3 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(\addrW[31]_i_4_n_0 ),
        .I2(\addrW_reg[11]_i_4_n_6 ),
        .I3(\addrW[9]_i_4_n_0 ),
        .I4(\addrW_reg[10]_i_5_n_5 ),
        .I5(\addrW[31]_i_8_n_0 ),
        .O(\addrW[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \addrW[9]_i_4 
       (.I0(CBURST[0]),
        .I1(CBURST[1]),
        .I2(addrW[9]),
        .O(\addrW[9]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[0]),
        .Q(addrW_dly[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[10] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[10]),
        .Q(addrW_dly[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[11] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[11]),
        .Q(addrW_dly[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[12] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[12]),
        .Q(addrW_dly[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[13] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[13]),
        .Q(addrW_dly[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[14] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[14]),
        .Q(addrW_dly[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[15] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[15]),
        .Q(addrW_dly[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[16] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[16]),
        .Q(addrW_dly[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[17] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[17]),
        .Q(addrW_dly[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[18] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[18]),
        .Q(addrW_dly[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[19] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[19]),
        .Q(addrW_dly[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[1]),
        .Q(addrW_dly[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[20] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[20]),
        .Q(addrW_dly[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[21] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[21]),
        .Q(addrW_dly[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[22] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[22]),
        .Q(addrW_dly[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[23] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[23]),
        .Q(addrW_dly[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[24] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[24]),
        .Q(addrW_dly[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[25] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[25]),
        .Q(addrW_dly[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[26] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[26]),
        .Q(addrW_dly[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[27] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[27]),
        .Q(addrW_dly[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[28] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[28]),
        .Q(addrW_dly[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[29] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[29]),
        .Q(addrW_dly[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[2]),
        .Q(addrW_dly[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[30] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[30]),
        .Q(addrW_dly[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[31] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[31]),
        .Q(addrW_dly[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[3]),
        .Q(addrW_dly[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[4]),
        .Q(addrW_dly[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[5]),
        .Q(addrW_dly[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[6]),
        .Q(addrW_dly[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[7]),
        .Q(addrW_dly[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[8]),
        .Q(addrW_dly[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_dly_reg[9] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(addrW[9]),
        .Q(addrW_dly[9]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[0]_i_1_n_0 ),
        .Q(addrW[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[10] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[10]_i_1_n_0 ),
        .Q(addrW[10]));
  CARRY4 \addrW_reg[10]_i_5 
       (.CI(\addrW_reg[6]_i_5_n_0 ),
        .CO({\addrW_reg[10]_i_5_n_0 ,\addrW_reg[10]_i_5_n_1 ,\addrW_reg[10]_i_5_n_2 ,\addrW_reg[10]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[10]_i_5_n_4 ,\addrW_reg[10]_i_5_n_5 ,\addrW_reg[10]_i_5_n_6 ,\addrW_reg[10]_i_5_n_7 }),
        .S(addrW[10:7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[11] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[11]_i_1_n_0 ),
        .Q(addrW[11]));
  CARRY4 \addrW_reg[11]_i_4 
       (.CI(\addrW_reg[7]_i_4_n_0 ),
        .CO({\addrW_reg[11]_i_4_n_0 ,\addrW_reg[11]_i_4_n_1 ,\addrW_reg[11]_i_4_n_2 ,\addrW_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[11]_i_4_n_4 ,\addrW_reg[11]_i_4_n_5 ,\addrW_reg[11]_i_4_n_6 ,\addrW_reg[11]_i_4_n_7 }),
        .S(addrW[11:8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[12] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[12]_i_1_n_0 ),
        .Q(addrW[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[13] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[13]_i_1_n_0 ),
        .Q(addrW[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[14] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[14]_i_1_n_0 ),
        .Q(addrW[14]));
  CARRY4 \addrW_reg[14]_i_5 
       (.CI(\addrW_reg[10]_i_5_n_0 ),
        .CO({\addrW_reg[14]_i_5_n_0 ,\addrW_reg[14]_i_5_n_1 ,\addrW_reg[14]_i_5_n_2 ,\addrW_reg[14]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[14]_i_5_n_4 ,\addrW_reg[14]_i_5_n_5 ,\addrW_reg[14]_i_5_n_6 ,\addrW_reg[14]_i_5_n_7 }),
        .S(addrW[14:11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[15] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[15]_i_1_n_0 ),
        .Q(addrW[15]));
  CARRY4 \addrW_reg[15]_i_4 
       (.CI(\addrW_reg[11]_i_4_n_0 ),
        .CO({\addrW_reg[15]_i_4_n_0 ,\addrW_reg[15]_i_4_n_1 ,\addrW_reg[15]_i_4_n_2 ,\addrW_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[15]_i_4_n_4 ,\addrW_reg[15]_i_4_n_5 ,\addrW_reg[15]_i_4_n_6 ,\addrW_reg[15]_i_4_n_7 }),
        .S(addrW[15:12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[16] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[16]_i_1_n_0 ),
        .Q(addrW[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[17] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[17]_i_1_n_0 ),
        .Q(addrW[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[18] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[18]_i_1_n_0 ),
        .Q(addrW[18]));
  CARRY4 \addrW_reg[18]_i_5 
       (.CI(\addrW_reg[14]_i_5_n_0 ),
        .CO({\addrW_reg[18]_i_5_n_0 ,\addrW_reg[18]_i_5_n_1 ,\addrW_reg[18]_i_5_n_2 ,\addrW_reg[18]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[18]_i_5_n_4 ,\addrW_reg[18]_i_5_n_5 ,\addrW_reg[18]_i_5_n_6 ,\addrW_reg[18]_i_5_n_7 }),
        .S(addrW[18:15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[19] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[19]_i_1_n_0 ),
        .Q(addrW[19]));
  CARRY4 \addrW_reg[19]_i_4 
       (.CI(\addrW_reg[15]_i_4_n_0 ),
        .CO({\addrW_reg[19]_i_4_n_0 ,\addrW_reg[19]_i_4_n_1 ,\addrW_reg[19]_i_4_n_2 ,\addrW_reg[19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[19]_i_4_n_4 ,\addrW_reg[19]_i_4_n_5 ,\addrW_reg[19]_i_4_n_6 ,\addrW_reg[19]_i_4_n_7 }),
        .S(addrW[19:16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[1]_i_1_n_0 ),
        .Q(addrW[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[20] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[20]_i_1_n_0 ),
        .Q(addrW[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[21] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[21]_i_1_n_0 ),
        .Q(addrW[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[22] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[22]_i_1_n_0 ),
        .Q(addrW[22]));
  CARRY4 \addrW_reg[22]_i_5 
       (.CI(\addrW_reg[18]_i_5_n_0 ),
        .CO({\addrW_reg[22]_i_5_n_0 ,\addrW_reg[22]_i_5_n_1 ,\addrW_reg[22]_i_5_n_2 ,\addrW_reg[22]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[22]_i_5_n_4 ,\addrW_reg[22]_i_5_n_5 ,\addrW_reg[22]_i_5_n_6 ,\addrW_reg[22]_i_5_n_7 }),
        .S(addrW[22:19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[23] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[23]_i_1_n_0 ),
        .Q(addrW[23]));
  CARRY4 \addrW_reg[23]_i_4 
       (.CI(\addrW_reg[19]_i_4_n_0 ),
        .CO({\addrW_reg[23]_i_4_n_0 ,\addrW_reg[23]_i_4_n_1 ,\addrW_reg[23]_i_4_n_2 ,\addrW_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[23]_i_4_n_4 ,\addrW_reg[23]_i_4_n_5 ,\addrW_reg[23]_i_4_n_6 ,\addrW_reg[23]_i_4_n_7 }),
        .S(addrW[23:20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[24] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[24]_i_1_n_0 ),
        .Q(addrW[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[25] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[25]_i_1_n_0 ),
        .Q(addrW[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[26] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[26]_i_1_n_0 ),
        .Q(addrW[26]));
  CARRY4 \addrW_reg[26]_i_5 
       (.CI(\addrW_reg[22]_i_5_n_0 ),
        .CO({\addrW_reg[26]_i_5_n_0 ,\addrW_reg[26]_i_5_n_1 ,\addrW_reg[26]_i_5_n_2 ,\addrW_reg[26]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[26]_i_5_n_4 ,\addrW_reg[26]_i_5_n_5 ,\addrW_reg[26]_i_5_n_6 ,\addrW_reg[26]_i_5_n_7 }),
        .S(addrW[26:23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[27] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[27]_i_1_n_0 ),
        .Q(addrW[27]));
  CARRY4 \addrW_reg[27]_i_4 
       (.CI(\addrW_reg[23]_i_4_n_0 ),
        .CO({\addrW_reg[27]_i_4_n_0 ,\addrW_reg[27]_i_4_n_1 ,\addrW_reg[27]_i_4_n_2 ,\addrW_reg[27]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[27]_i_4_n_4 ,\addrW_reg[27]_i_4_n_5 ,\addrW_reg[27]_i_4_n_6 ,\addrW_reg[27]_i_4_n_7 }),
        .S(addrW[27:24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[28] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[28]_i_1_n_0 ),
        .Q(addrW[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[29] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[29]_i_1_n_0 ),
        .Q(addrW[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[2]_i_1_n_0 ),
        .Q(addrW[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[30] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[30]_i_1_n_0 ),
        .Q(addrW[30]));
  CARRY4 \addrW_reg[30]_i_5 
       (.CI(\addrW_reg[26]_i_5_n_0 ),
        .CO({\addrW_reg[30]_i_5_n_0 ,\addrW_reg[30]_i_5_n_1 ,\addrW_reg[30]_i_5_n_2 ,\addrW_reg[30]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[30]_i_5_n_4 ,\addrW_reg[30]_i_5_n_5 ,\addrW_reg[30]_i_5_n_6 ,\addrW_reg[30]_i_5_n_7 }),
        .S(addrW[30:27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[31] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[31]_i_1_n_0 ),
        .Q(addrW[31]));
  CARRY4 \addrW_reg[31]_i_5 
       (.CI(\addrW_reg[27]_i_4_n_0 ),
        .CO({\NLW_addrW_reg[31]_i_5_CO_UNCONNECTED [3],\addrW_reg[31]_i_5_n_1 ,\addrW_reg[31]_i_5_n_2 ,\addrW_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[31]_i_5_n_4 ,\addrW_reg[31]_i_5_n_5 ,\addrW_reg[31]_i_5_n_6 ,\addrW_reg[31]_i_5_n_7 }),
        .S(addrW[31:28]));
  CARRY4 \addrW_reg[31]_i_7 
       (.CI(\addrW_reg[30]_i_5_n_0 ),
        .CO(\NLW_addrW_reg[31]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addrW_reg[31]_i_7_O_UNCONNECTED [3:1],\addrW_reg[31]_i_7_n_7 }),
        .S({1'b0,1'b0,1'b0,addrW[31]}));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[3]_i_1_n_0 ),
        .Q(addrW[3]));
  CARRY4 \addrW_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\addrW_reg[3]_i_4_n_0 ,\addrW_reg[3]_i_4_n_1 ,\addrW_reg[3]_i_4_n_2 ,\addrW_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(addrW[3:0]),
        .O({\addrW_reg[3]_i_4_n_4 ,\addrW_reg[3]_i_4_n_5 ,\addrW_reg[3]_i_4_n_6 ,\addrW_reg[3]_i_4_n_7 }),
        .S({\addrW[3]_i_6_n_0 ,\addrW[3]_i_7_n_0 ,\addrW[3]_i_8_n_0 ,\addrW[3]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[4]_i_1_n_0 ),
        .Q(addrW[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[5]_i_1_n_0 ),
        .Q(addrW[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[6]_i_1_n_0 ),
        .Q(addrW[6]));
  CARRY4 \addrW_reg[6]_i_5 
       (.CI(1'b0),
        .CO({\addrW_reg[6]_i_5_n_0 ,\addrW_reg[6]_i_5_n_1 ,\addrW_reg[6]_i_5_n_2 ,\addrW_reg[6]_i_5_n_3 }),
        .CYINIT(addrW[2]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addrW_reg[6]_i_5_n_4 ,\addrW_reg[6]_i_5_n_5 ,\addrW_reg[6]_i_5_n_6 ,\addrW_reg[6]_i_5_n_7 }),
        .S(addrW[6:3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[7]_i_1_n_0 ),
        .Q(addrW[7]));
  CARRY4 \addrW_reg[7]_i_4 
       (.CI(\addrW_reg[3]_i_4_n_0 ),
        .CO({\addrW_reg[7]_i_4_n_0 ,\addrW_reg[7]_i_4_n_1 ,\addrW_reg[7]_i_4_n_2 ,\addrW_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(addrW[7:4]),
        .O({\addrW_reg[7]_i_4_n_4 ,\addrW_reg[7]_i_4_n_5 ,\addrW_reg[7]_i_4_n_6 ,\addrW_reg[7]_i_4_n_7 }),
        .S({\addrW[7]_i_6_n_0 ,\addrW[7]_i_7_n_0 ,\addrW[7]_i_8_n_0 ,\addrW[7]_i_9_n_0 }));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[8]_i_1_n_0 ),
        .Q(addrW[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \addrW_reg[9] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\addrW[9]_i_1_n_0 ),
        .Q(addrW[9]));
  LUT6 #(
    .INIT(64'h33330000EEEF2223)) 
    cmd_ready_i_1
       (.I0(cmd_ready_i_2_n_0),
        .I1(state_cmd[2]),
        .I2(cmd_data[31]),
        .I3(state_cmd[0]),
        .I4(cmd_ready),
        .I5(state_cmd[1]),
        .O(cmd_ready_i_1_n_0));
  LUT5 #(
    .INIT(32'h8C008CFF)) 
    cmd_ready_i_2
       (.I0(CEI),
        .I1(cmd_ready),
        .I2(cmd_valid),
        .I3(state_cmd[0]),
        .I4(CMD1),
        .O(cmd_ready_i_2_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    cmd_ready_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(cmd_ready_i_1_n_0),
        .Q(cmd_ready));
  LUT6 #(
    .INIT(64'h55DD55DD048C048D)) 
    \countR[0]_i_1 
       (.I0(state_read[0]),
        .I1(countR[0]),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(\countR[0]_i_2_n_0 ),
        .O(\countR[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4004404040404040)) 
    \countR[0]_i_2 
       (.I0(state_read[2]),
        .I1(state_read[1]),
        .I2(countR[0]),
        .I3(\state_read_reg[2]_i_3_n_3 ),
        .I4(RVALID),
        .I5(RREADY),
        .O(\countR[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \countR[1]_i_1 
       (.I0(countR[1]),
        .I1(state_read[0]),
        .I2(state_read[2]),
        .I3(\countR[1]_i_2_n_0 ),
        .O(\countR[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8288)) 
    \countR[1]_i_2 
       (.I0(\countR[5]_i_4_n_0 ),
        .I1(countR[1]),
        .I2(\state_read_reg[2]_i_3_n_3 ),
        .I3(countR[0]),
        .I4(\countR[1]_i_3_n_0 ),
        .I5(state_read[0]),
        .O(\countR[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7000000000)) 
    \countR[1]_i_3 
       (.I0(RVALID),
        .I1(RREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(countR[1]),
        .O(\countR[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \countR[2]_i_1 
       (.I0(countR[2]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\countR[2]_i_2_n_0 ),
        .O(\countR[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAEAAAAAAAAA)) 
    \countR[2]_i_2 
       (.I0(\countR[2]_i_3_n_0 ),
        .I1(countR[1]),
        .I2(countR[0]),
        .I3(\state_read_reg[2]_i_3_n_3 ),
        .I4(countR[2]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\countR[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7000000000)) 
    \countR[2]_i_3 
       (.I0(RVALID),
        .I1(RREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(countR[2]),
        .O(\countR[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \countR[3]_i_1 
       (.I0(countR[3]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\countR[3]_i_2_n_0 ),
        .I4(\countR[3]_i_3_n_0 ),
        .O(\countR[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7000000000)) 
    \countR[3]_i_2 
       (.I0(RVALID),
        .I1(RREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(countR[3]),
        .O(\countR[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8288888888888888)) 
    \countR[3]_i_3 
       (.I0(\countR[5]_i_4_n_0 ),
        .I1(countR[3]),
        .I2(\state_read_reg[2]_i_3_n_3 ),
        .I3(countR[1]),
        .I4(countR[0]),
        .I5(countR[2]),
        .O(\countR[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F202F202F20)) 
    \countR[4]_i_1 
       (.I0(countR[4]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\countR[4]_i_2_n_0 ),
        .I4(\countR[4]_i_3_n_0 ),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\countR[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7000000000)) 
    \countR[4]_i_2 
       (.I0(RVALID),
        .I1(RREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(countR[4]),
        .O(\countR[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \countR[4]_i_3 
       (.I0(countR[3]),
        .I1(countR[1]),
        .I2(countR[0]),
        .I3(countR[2]),
        .I4(\state_read_reg[2]_i_3_n_3 ),
        .I5(countR[4]),
        .O(\countR[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7774303374743030)) 
    \countR[5]_i_1 
       (.I0(state_read[2]),
        .I1(state_read[0]),
        .I2(\countR[5]_i_2_n_0 ),
        .I3(\countR[5]_i_3_n_0 ),
        .I4(countR[5]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\countR[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7000000000)) 
    \countR[5]_i_2 
       (.I0(RVALID),
        .I1(RREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(countR[5]),
        .O(\countR[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \countR[5]_i_3 
       (.I0(\state_read_reg[2]_i_3_n_3 ),
        .I1(countR[3]),
        .I2(countR[1]),
        .I3(countR[0]),
        .I4(countR[2]),
        .I5(countR[4]),
        .O(\countR[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \countR[5]_i_4 
       (.I0(state_read[2]),
        .I1(state_read[1]),
        .I2(RVALID),
        .I3(RREADY),
        .O(\countR[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \countR[6]_i_1 
       (.I0(countR[6]),
        .I1(state_read[0]),
        .I2(state_read[2]),
        .I3(\countR[6]_i_2_n_0 ),
        .O(\countR[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8288)) 
    \countR[6]_i_2 
       (.I0(\countR[5]_i_4_n_0 ),
        .I1(countR[6]),
        .I2(\state_read_reg[2]_i_3_n_3 ),
        .I3(\countR[8]_i_4_n_0 ),
        .I4(\countR[6]_i_3_n_0 ),
        .I5(state_read[0]),
        .O(\countR[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7000000000)) 
    \countR[6]_i_3 
       (.I0(RVALID),
        .I1(RREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(countR[6]),
        .O(\countR[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \countR[7]_i_1 
       (.I0(countR[7]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\countR[7]_i_2_n_0 ),
        .O(\countR[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAEAAAAAAAAA)) 
    \countR[7]_i_2 
       (.I0(\countR[7]_i_3_n_0 ),
        .I1(countR[6]),
        .I2(\countR[8]_i_4_n_0 ),
        .I3(\state_read_reg[2]_i_3_n_3 ),
        .I4(countR[7]),
        .I5(\countR[5]_i_4_n_0 ),
        .O(\countR[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7000000000)) 
    \countR[7]_i_3 
       (.I0(RVALID),
        .I1(RREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(countR[7]),
        .O(\countR[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \countR[8]_i_1 
       (.I0(countR[8]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .I3(\countR[8]_i_2_n_0 ),
        .I4(\countR[8]_i_3_n_0 ),
        .O(\countR[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F0F7000000000)) 
    \countR[8]_i_2 
       (.I0(RVALID),
        .I1(RREADY),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(\ARLEN[7]_i_2_n_0 ),
        .I5(countR[8]),
        .O(\countR[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8288888888888888)) 
    \countR[8]_i_3 
       (.I0(\countR[5]_i_4_n_0 ),
        .I1(countR[8]),
        .I2(\state_read_reg[2]_i_3_n_3 ),
        .I3(countR[6]),
        .I4(\countR[8]_i_4_n_0 ),
        .I5(countR[7]),
        .O(\countR[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \countR[8]_i_4 
       (.I0(countR[5]),
        .I1(countR[3]),
        .I2(countR[1]),
        .I3(countR[0]),
        .I4(countR[2]),
        .I5(countR[4]),
        .O(\countR[8]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[0]_i_1_n_0 ),
        .Q(countR[0]));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[1]_i_1_n_0 ),
        .Q(countR[1]));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[2]_i_1_n_0 ),
        .Q(countR[2]));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[3]_i_1_n_0 ),
        .Q(countR[3]));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[4]_i_1_n_0 ),
        .Q(countR[4]));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[5]_i_1_n_0 ),
        .Q(countR[5]));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[6]_i_1_n_0 ),
        .Q(countR[6]));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[7]_i_1_n_0 ),
        .Q(countR[7]));
  (* KEEP = "yes" *) 
  FDCE \countR_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countR[8]_i_1_n_0 ),
        .Q(countR[8]));
  LUT6 #(
    .INIT(64'h55FF44FF00101110)) 
    \countW[0]_i_1 
       (.I0(state_write[2]),
        .I1(state_write[0]),
        .I2(write_go),
        .I3(state_write[1]),
        .I4(\countW[0]_i_2_n_0 ),
        .I5(countW[0]),
        .O(\countW[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \countW[0]_i_2 
       (.I0(u2f_fifo_wr_dat[40]),
        .I1(u2f_valid),
        .I2(u2f_ready),
        .O(\countW[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777030077740300)) 
    \countW[1]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(\countW[1]_i_2_n_0 ),
        .I4(countW[1]),
        .I5(\countW[8]_i_3_n_0 ),
        .O(\countW[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000008080008000)) 
    \countW[1]_i_2 
       (.I0(u2f_ready),
        .I1(u2f_valid),
        .I2(state_write[1]),
        .I3(countW[1]),
        .I4(u2f_fifo_wr_dat[40]),
        .I5(countW[0]),
        .O(\countW[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h70737040)) 
    \countW[2]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(countW[2]),
        .I3(state_write[0]),
        .I4(\countW[2]_i_2_n_0 ),
        .O(\countW[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800F7000800)) 
    \countW[2]_i_2 
       (.I0(countW[1]),
        .I1(countW[0]),
        .I2(u2f_fifo_wr_dat[40]),
        .I3(\countW[8]_i_4_n_0 ),
        .I4(countW[2]),
        .I5(\countW[8]_i_3_n_0 ),
        .O(\countW[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777030077740300)) 
    \countW[3]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(\countW[3]_i_2_n_0 ),
        .I4(countW[3]),
        .I5(\countW[8]_i_3_n_0 ),
        .O(\countW[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8288888888888888)) 
    \countW[3]_i_2 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(countW[3]),
        .I2(u2f_fifo_wr_dat[40]),
        .I3(countW[1]),
        .I4(countW[0]),
        .I5(countW[2]),
        .O(\countW[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777030077740300)) 
    \countW[4]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(\countW[4]_i_2_n_0 ),
        .I4(countW[4]),
        .I5(\countW[8]_i_3_n_0 ),
        .O(\countW[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000008080008000)) 
    \countW[4]_i_2 
       (.I0(u2f_ready),
        .I1(u2f_valid),
        .I2(state_write[1]),
        .I3(countW[4]),
        .I4(u2f_fifo_wr_dat[40]),
        .I5(\countW[4]_i_3_n_0 ),
        .O(\countW[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \countW[4]_i_3 
       (.I0(countW[3]),
        .I1(countW[1]),
        .I2(countW[0]),
        .I3(countW[2]),
        .O(\countW[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777030077740300)) 
    \countW[5]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(\countW[5]_i_2_n_0 ),
        .I4(countW[5]),
        .I5(\countW[8]_i_3_n_0 ),
        .O(\countW[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000008080008000)) 
    \countW[5]_i_2 
       (.I0(u2f_ready),
        .I1(u2f_valid),
        .I2(state_write[1]),
        .I3(countW[5]),
        .I4(u2f_fifo_wr_dat[40]),
        .I5(\countW[5]_i_3_n_0 ),
        .O(\countW[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \countW[5]_i_3 
       (.I0(countW[4]),
        .I1(countW[2]),
        .I2(countW[0]),
        .I3(countW[1]),
        .I4(countW[3]),
        .O(\countW[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777030077740300)) 
    \countW[6]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(\countW[6]_i_2_n_0 ),
        .I4(countW[6]),
        .I5(\countW[8]_i_3_n_0 ),
        .O(\countW[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000008080008000)) 
    \countW[6]_i_2 
       (.I0(u2f_ready),
        .I1(u2f_valid),
        .I2(state_write[1]),
        .I3(countW[6]),
        .I4(u2f_fifo_wr_dat[40]),
        .I5(\countW[8]_i_5_n_0 ),
        .O(\countW[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h70737040)) 
    \countW[7]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(countW[7]),
        .I3(state_write[0]),
        .I4(\countW[7]_i_2_n_0 ),
        .O(\countW[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0800F7000800)) 
    \countW[7]_i_2 
       (.I0(countW[6]),
        .I1(\countW[8]_i_5_n_0 ),
        .I2(u2f_fifo_wr_dat[40]),
        .I3(\countW[8]_i_4_n_0 ),
        .I4(countW[7]),
        .I5(\countW[8]_i_3_n_0 ),
        .O(\countW[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777030077740300)) 
    \countW[8]_i_1 
       (.I0(state_write[1]),
        .I1(state_write[2]),
        .I2(state_write[0]),
        .I3(\countW[8]_i_2_n_0 ),
        .I4(countW[8]),
        .I5(\countW[8]_i_3_n_0 ),
        .O(\countW[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8288888888888888)) 
    \countW[8]_i_2 
       (.I0(\countW[8]_i_4_n_0 ),
        .I1(countW[8]),
        .I2(u2f_fifo_wr_dat[40]),
        .I3(countW[6]),
        .I4(\countW[8]_i_5_n_0 ),
        .I5(countW[7]),
        .O(\countW[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h707F)) 
    \countW[8]_i_3 
       (.I0(u2f_valid),
        .I1(u2f_ready),
        .I2(state_write[1]),
        .I3(write_go),
        .O(\countW[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \countW[8]_i_4 
       (.I0(state_write[1]),
        .I1(u2f_valid),
        .I2(u2f_ready),
        .O(\countW[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \countW[8]_i_5 
       (.I0(countW[5]),
        .I1(countW[3]),
        .I2(countW[1]),
        .I3(countW[0]),
        .I4(countW[2]),
        .I5(countW[4]),
        .O(\countW[8]_i_5_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[0]_i_1_n_0 ),
        .Q(countW[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[1]_i_1_n_0 ),
        .Q(countW[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[2]_i_1_n_0 ),
        .Q(countW[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[3] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[3]_i_1_n_0 ),
        .Q(countW[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[4] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[4]_i_1_n_0 ),
        .Q(countW[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[5] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[5]_i_1_n_0 ),
        .Q(countW[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[6] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[6]_i_1_n_0 ),
        .Q(countW[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[7] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[7]_i_1_n_0 ),
        .Q(countW[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \countW_reg[8] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\countW[8]_i_1_n_0 ),
        .Q(countW[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[0]_i_1 
       (.I0(f2u_int_data[0]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[0]),
        .O(\f2u_int_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[10]_i_1 
       (.I0(f2u_int_data[10]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[10]),
        .O(\f2u_int_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[11]_i_1 
       (.I0(f2u_int_data[11]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[11]),
        .O(\f2u_int_data[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[12]_i_1 
       (.I0(f2u_int_data[12]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[12]),
        .O(\f2u_int_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[13]_i_1 
       (.I0(f2u_int_data[13]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[13]),
        .O(\f2u_int_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[14]_i_1 
       (.I0(f2u_int_data[14]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[14]),
        .O(\f2u_int_data[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[15]_i_1 
       (.I0(f2u_int_data[15]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[15]),
        .O(\f2u_int_data[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \f2u_int_data[16]_i_1 
       (.I0(read_go),
        .I1(CEI),
        .I2(f2u_int_data[16]),
        .O(\f2u_int_data[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \f2u_int_data[17]_i_1 
       (.I0(f2u_int_data[17]),
        .I1(read_go),
        .I2(CEI),
        .O(\f2u_int_data[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \f2u_int_data[18]_i_1 
       (.I0(read_go),
        .I1(CEI),
        .I2(f2u_int_data[18]),
        .O(\f2u_int_data[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \f2u_int_data[19]_i_1 
       (.I0(f2u_int_data[19]),
        .I1(read_go),
        .I2(CEI),
        .O(\f2u_int_data[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[1]_i_1 
       (.I0(f2u_int_data[1]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[1]),
        .O(\f2u_int_data[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \f2u_int_data[20]_i_1 
       (.I0(read_go),
        .I1(CEI),
        .I2(f2u_int_data[20]),
        .O(\f2u_int_data[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \f2u_int_data[21]_i_1 
       (.I0(read_go),
        .I1(CEI),
        .I2(f2u_int_data[21]),
        .O(\f2u_int_data[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \f2u_int_data[22]_i_1 
       (.I0(read_go),
        .I1(CEI),
        .I2(f2u_int_data[22]),
        .O(\f2u_int_data[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \f2u_int_data[23]_i_1 
       (.I0(read_go),
        .I1(CEI),
        .I2(f2u_int_data[23]),
        .O(\f2u_int_data[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[24]_i_1 
       (.I0(f2u_int_data[24]),
        .I1(CEI),
        .I2(read_go),
        .I3(MID[0]),
        .O(\f2u_int_data[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[25]_i_1 
       (.I0(f2u_int_data[25]),
        .I1(CEI),
        .I2(read_go),
        .I3(MID[1]),
        .O(\f2u_int_data[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[26]_i_1 
       (.I0(f2u_int_data[26]),
        .I1(CEI),
        .I2(read_go),
        .I3(MID[2]),
        .O(\f2u_int_data[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[27]_i_1 
       (.I0(f2u_int_data[27]),
        .I1(CEI),
        .I2(read_go),
        .I3(MID[3]),
        .O(\f2u_int_data[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[28]_i_1 
       (.I0(f2u_int_data[28]),
        .I1(CEI),
        .I2(read_go),
        .I3(last_resp[0]),
        .O(\f2u_int_data[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[29]_i_1 
       (.I0(f2u_int_data[29]),
        .I1(CEI),
        .I2(read_go),
        .I3(last_resp[1]),
        .O(\f2u_int_data[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[2]_i_1 
       (.I0(f2u_int_data[2]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[2]),
        .O(\f2u_int_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[30]_i_1 
       (.I0(f2u_int_data[30]),
        .I1(CEI),
        .I2(read_go),
        .I3(IRQ),
        .O(\f2u_int_data[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \f2u_int_data[31]_i_1 
       (.I0(state_read[1]),
        .I1(state_read[2]),
        .I2(state_read[0]),
        .O(\f2u_int_data[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[31]_i_2 
       (.I0(f2u_int_data[31]),
        .I1(CEI),
        .I2(read_go),
        .I3(FIQ),
        .O(\f2u_int_data[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[3]_i_1 
       (.I0(f2u_int_data[3]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[3]),
        .O(\f2u_int_data[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[4]_i_1 
       (.I0(f2u_int_data[4]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[4]),
        .O(\f2u_int_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[5]_i_1 
       (.I0(f2u_int_data[5]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[5]),
        .O(\f2u_int_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[6]_i_1 
       (.I0(f2u_int_data[6]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[6]),
        .O(\f2u_int_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[7]_i_1 
       (.I0(f2u_int_data[7]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[7]),
        .O(\f2u_int_data[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[8]_i_1 
       (.I0(f2u_int_data[8]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[8]),
        .O(\f2u_int_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \f2u_int_data[9]_i_1 
       (.I0(f2u_int_data[9]),
        .I1(CEI),
        .I2(read_go),
        .I3(GPIN[9]),
        .O(\f2u_int_data[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[0] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[0]_i_1_n_0 ),
        .Q(f2u_int_data[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[10] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[10]_i_1_n_0 ),
        .Q(f2u_int_data[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[11] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[11]_i_1_n_0 ),
        .Q(f2u_int_data[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[12] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[12]_i_1_n_0 ),
        .Q(f2u_int_data[12]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[13] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[13]_i_1_n_0 ),
        .Q(f2u_int_data[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[14] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[14]_i_1_n_0 ),
        .Q(f2u_int_data[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[15] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[15]_i_1_n_0 ),
        .Q(f2u_int_data[15]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[16] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[16]_i_1_n_0 ),
        .Q(f2u_int_data[16]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[17] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[17]_i_1_n_0 ),
        .Q(f2u_int_data[17]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[18] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[18]_i_1_n_0 ),
        .Q(f2u_int_data[18]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[19] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[19]_i_1_n_0 ),
        .Q(f2u_int_data[19]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[1] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[1]_i_1_n_0 ),
        .Q(f2u_int_data[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[20] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[20]_i_1_n_0 ),
        .Q(f2u_int_data[20]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[21] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[21]_i_1_n_0 ),
        .Q(f2u_int_data[21]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[22] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[22]_i_1_n_0 ),
        .Q(f2u_int_data[22]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[23] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[23]_i_1_n_0 ),
        .Q(f2u_int_data[23]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[24] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[24]_i_1_n_0 ),
        .Q(f2u_int_data[24]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[25] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[25]_i_1_n_0 ),
        .Q(f2u_int_data[25]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[26] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[26]_i_1_n_0 ),
        .Q(f2u_int_data[26]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[27] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[27]_i_1_n_0 ),
        .Q(f2u_int_data[27]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[28] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[28]_i_1_n_0 ),
        .Q(f2u_int_data[28]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[29] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[29]_i_1_n_0 ),
        .Q(f2u_int_data[29]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[2] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[2]_i_1_n_0 ),
        .Q(f2u_int_data[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[30] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[30]_i_1_n_0 ),
        .Q(f2u_int_data[30]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[31] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[31]_i_2_n_0 ),
        .Q(f2u_int_data[31]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[3] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[3]_i_1_n_0 ),
        .Q(f2u_int_data[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[4] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[4]_i_1_n_0 ),
        .Q(f2u_int_data[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[5] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[5]_i_1_n_0 ),
        .Q(f2u_int_data[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[6] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[6]_i_1_n_0 ),
        .Q(f2u_int_data[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[7] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[7]_i_1_n_0 ),
        .Q(f2u_int_data[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[8] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[8]_i_1_n_0 ),
        .Q(f2u_int_data[8]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \f2u_int_data_reg[9] 
       (.C(ACLK),
        .CE(\f2u_int_data[31]_i_1_n_0 ),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\f2u_int_data[9]_i_1_n_0 ),
        .Q(f2u_int_data[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(CMD[31]),
        .O(CEI));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(CMD[30]),
        .O(CWRITE));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(CMD[21]),
        .O(CPROT[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(CMD[20]),
        .O(CPROT[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(CMD[19]),
        .O(CCACHE[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(CMD[18]),
        .O(CCACHE[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(CMD[17]),
        .O(CCACHE[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(CMD[16]),
        .O(CCACHE[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(CMD[15]),
        .O(CID[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(CMD[14]),
        .O(CID[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(CMD[13]),
        .O(CID[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(CMD[12]),
        .O(CID[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(CMD[29]),
        .O(CLOCK));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(CID[3]),
        .O(u2f_fifo_wr_dat[39]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(CID[2]),
        .O(u2f_fifo_wr_dat[38]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(CID[1]),
        .O(u2f_fifo_wr_dat[37]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(CID[0]),
        .O(u2f_fifo_wr_dat[36]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(u2f_fifo_rd_dat[39]),
        .O(WID[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(u2f_fifo_rd_dat[38]),
        .O(WID[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(u2f_fifo_rd_dat[37]),
        .O(WID[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(u2f_fifo_rd_dat[36]),
        .O(WID[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(u2f_fifo_rd_dat[35]),
        .O(WSTRB[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(u2f_fifo_rd_dat[34]),
        .O(WSTRB[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(CMD[28]),
        .O(CEXCL));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(u2f_fifo_rd_dat[33]),
        .O(WSTRB[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(u2f_fifo_rd_dat[32]),
        .O(WSTRB[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(u2f_fifo_rd_dat[31]),
        .O(WDATA[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(u2f_fifo_rd_dat[30]),
        .O(WDATA[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(u2f_fifo_rd_dat[29]),
        .O(WDATA[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(u2f_fifo_rd_dat[28]),
        .O(WDATA[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(u2f_fifo_rd_dat[27]),
        .O(WDATA[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(u2f_fifo_rd_dat[26]),
        .O(WDATA[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(u2f_fifo_rd_dat[25]),
        .O(WDATA[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(u2f_fifo_rd_dat[24]),
        .O(WDATA[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(CMD[27]),
        .O(CSIZE[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(u2f_fifo_rd_dat[23]),
        .O(WDATA[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(u2f_fifo_rd_dat[22]),
        .O(WDATA[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(u2f_fifo_rd_dat[21]),
        .O(WDATA[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(u2f_fifo_rd_dat[20]),
        .O(WDATA[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(u2f_fifo_rd_dat[19]),
        .O(WDATA[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(u2f_fifo_rd_dat[18]),
        .O(WDATA[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(u2f_fifo_rd_dat[17]),
        .O(WDATA[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(u2f_fifo_rd_dat[16]),
        .O(WDATA[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(u2f_fifo_rd_dat[15]),
        .O(WDATA[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(u2f_fifo_rd_dat[14]),
        .O(WDATA[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(CMD[26]),
        .O(CSIZE[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(u2f_fifo_rd_dat[13]),
        .O(WDATA[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(u2f_fifo_rd_dat[12]),
        .O(WDATA[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(u2f_fifo_rd_dat[11]),
        .O(WDATA[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(u2f_fifo_rd_dat[10]),
        .O(WDATA[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(u2f_fifo_rd_dat[9]),
        .O(WDATA[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(u2f_fifo_rd_dat[8]),
        .O(WDATA[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(u2f_fifo_rd_dat[7]),
        .O(WDATA[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(u2f_fifo_rd_dat[6]),
        .O(WDATA[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(u2f_fifo_rd_dat[5]),
        .O(WDATA[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(u2f_fifo_rd_dat[4]),
        .O(WDATA[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(CMD[25]),
        .O(CSIZE[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(u2f_fifo_rd_dat[3]),
        .O(WDATA[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(u2f_fifo_rd_dat[2]),
        .O(WDATA[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(u2f_fifo_rd_dat[1]),
        .O(WDATA[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(u2f_fifo_rd_dat[0]),
        .O(WDATA[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(u2f_fifo_rd_vld),
        .O(WVALID));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(f2u_data[33]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(f2u_data[32]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(CMD[24]),
        .O(CBURST[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(CMD[23]),
        .O(CBURST[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(CMD[22]),
        .O(CPROT[2]));
  LUT6 #(
    .INIT(64'hAACFCFCFAAC0C0C0)) 
    \last_resp[0]_i_1 
       (.I0(BRESP[0]),
        .I1(RRESP[0]),
        .I2(last_resp0),
        .I3(BREADY),
        .I4(BVALID),
        .I5(last_resp[0]),
        .O(\last_resp[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAACFCFCFAAC0C0C0)) 
    \last_resp[1]_i_1 
       (.I0(BRESP[1]),
        .I1(RRESP[1]),
        .I2(last_resp0),
        .I3(BREADY),
        .I4(BVALID),
        .I5(last_resp[1]),
        .O(\last_resp[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \last_resp[1]_i_2 
       (.I0(RREADY),
        .I1(RVALID),
        .O(last_resp0));
  FDCE #(
    .INIT(1'b0)) 
    \last_resp_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\last_resp[0]_i_1_n_0 ),
        .Q(last_resp[0]));
  FDCE #(
    .INIT(1'b0)) 
    \last_resp_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\last_resp[1]_i_1_n_0 ),
        .Q(last_resp[1]));
  LUT6 #(
    .INIT(64'h00002020F0FFF0F0)) 
    read_done_i_1
       (.I0(read_go),
        .I1(state_read[0]),
        .I2(read_done),
        .I3(\state_read[2]_i_2_n_0 ),
        .I4(state_read[1]),
        .I5(state_read[2]),
        .O(read_done_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    read_done_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(read_done_i_1_n_0),
        .Q(read_done));
  LUT6 #(
    .INIT(64'hABABBBBBAAAAAAAB)) 
    read_go_i_1
       (.I0(read_go_i_2_n_0),
        .I1(read_go_i_3_n_0),
        .I2(read_go_i_4_n_0),
        .I3(CWRITE),
        .I4(read_done),
        .I5(read_go),
        .O(read_go_i_1_n_0));
  LUT6 #(
    .INIT(64'h1505554510001000)) 
    read_go_i_2
       (.I0(state_cmd[2]),
        .I1(state_cmd[1]),
        .I2(state_cmd[0]),
        .I3(read_go_i_5_n_0),
        .I4(read_done),
        .I5(read_go),
        .O(read_go_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    read_go_i_3
       (.I0(state_cmd[1]),
        .I1(state_cmd[2]),
        .O(read_go_i_3_n_0));
  LUT3 #(
    .INIT(8'h4F)) 
    read_go_i_4
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .I2(state_cmd[2]),
        .O(read_go_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF5540)) 
    read_go_i_5
       (.I0(CWRITE),
        .I1(cmd_valid),
        .I2(cmd_ready),
        .I3(CEI),
        .I4(read_go),
        .O(read_go_i_5_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    read_go_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(read_go_i_1_n_0),
        .Q(read_go));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \state_cmd[0]_i_1 
       (.I0(state_cmd[2]),
        .I1(\state_cmd[0]_i_2_n_0 ),
        .I2(\state_cmd[0]_i_3_n_0 ),
        .I3(\state_cmd[0]_i_4_n_0 ),
        .I4(state_cmd[0]),
        .I5(\state_cmd[0]_i_5_n_0 ),
        .O(\state_cmd[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004500)) 
    \state_cmd[0]_i_2 
       (.I0(read_done),
        .I1(state_cmd[0]),
        .I2(CWRITE),
        .I3(state_cmd[2]),
        .I4(state_cmd[1]),
        .O(\state_cmd[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \state_cmd[0]_i_3 
       (.I0(CADDR1),
        .I1(transactor_sel[1]),
        .I2(transactor_sel[0]),
        .I3(transactor_sel[3]),
        .I4(transactor_sel[2]),
        .I5(\state_cmd[0]_i_6_n_0 ),
        .O(\state_cmd[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state_cmd[0]_i_4 
       (.I0(state_cmd[1]),
        .I1(read_done),
        .O(\state_cmd[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0010101050505050)) 
    \state_cmd[0]_i_5 
       (.I0(state_cmd[1]),
        .I1(CEI),
        .I2(state_cmd[0]),
        .I3(cmd_ready),
        .I4(cmd_valid),
        .I5(CWRITE),
        .O(\state_cmd[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state_cmd[0]_i_6 
       (.I0(state_cmd[1]),
        .I1(state_cmd[0]),
        .O(\state_cmd[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000338B888B88)) 
    \state_cmd[1]_i_1 
       (.I0(\CLENG_reg[11]_i_3_n_0 ),
        .I1(state_cmd[1]),
        .I2(\CLENG_reg[11]_i_5_n_0 ),
        .I3(state_cmd[0]),
        .I4(\state_cmd[1]_i_2_n_0 ),
        .I5(state_cmd[2]),
        .O(\state_cmd[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \state_cmd[1]_i_2 
       (.I0(write_done),
        .I1(CWRITE),
        .I2(read_done),
        .O(\state_cmd[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAEEAAFA)) 
    \state_cmd[2]_i_1 
       (.I0(\state_cmd[2]_i_2_n_0 ),
        .I1(\state_cmd[2]_i_3_n_0 ),
        .I2(\state_cmd[2]_i_4_n_0 ),
        .I3(state_cmd[2]),
        .I4(state_cmd[1]),
        .O(\state_cmd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000FB80000)) 
    \state_cmd[2]_i_2 
       (.I0(write_done),
        .I1(CWRITE),
        .I2(read_done),
        .I3(state_cmd[0]),
        .I4(state_cmd[2]),
        .I5(state_cmd[1]),
        .O(\state_cmd[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \state_cmd[2]_i_3 
       (.I0(state_cmd[2]),
        .I1(\CLENG_reg[11]_i_3_n_0 ),
        .I2(CLENG_reg__0[11]),
        .I3(CLENG_reg__0[10]),
        .I4(CLENG_reg__0[9]),
        .I5(CLENG_reg__0[8]),
        .O(\state_cmd[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0A0A22222222)) 
    \state_cmd[2]_i_4 
       (.I0(state_cmd[2]),
        .I1(CMD1),
        .I2(CADDR1),
        .I3(CWRITE),
        .I4(CEI),
        .I5(state_cmd[0]),
        .O(\state_cmd[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \state_cmd[2]_i_5 
       (.I0(transactor_sel[2]),
        .I1(transactor_sel[3]),
        .I2(transactor_sel[0]),
        .I3(transactor_sel[1]),
        .I4(cmd_ready),
        .I5(cmd_valid),
        .O(CMD1));
  LUT2 #(
    .INIT(4'h8)) 
    \state_cmd[2]_i_6 
       (.I0(cmd_valid),
        .I1(cmd_ready),
        .O(CADDR1));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_cmd_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_cmd[0]_i_1_n_0 ),
        .Q(state_cmd[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_cmd_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_cmd[1]_i_1_n_0 ),
        .Q(state_cmd[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_cmd_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_cmd[2]_i_1_n_0 ),
        .Q(state_cmd[2]));
  LUT6 #(
    .INIT(64'h00350035000F0000)) 
    \state_read[0]_i_1 
       (.I0(ARREADY),
        .I1(f2u_fifo_wr_rdy),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .I4(read_go),
        .I5(state_read[0]),
        .O(\state_read[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \state_read[1]_i_1 
       (.I0(\state_read[1]_i_2_n_0 ),
        .I1(\state_read[2]_i_2_n_0 ),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .O(\state_read[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033200020)) 
    \state_read[1]_i_2 
       (.I0(read_go),
        .I1(state_read[1]),
        .I2(CEI),
        .I3(state_read[0]),
        .I4(ARREADY),
        .I5(state_read[2]),
        .O(\state_read[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04043404)) 
    \state_read[2]_i_1 
       (.I0(\state_read[2]_i_2_n_0 ),
        .I1(state_read[1]),
        .I2(state_read[2]),
        .I3(read_go),
        .I4(state_read[0]),
        .O(\state_read[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_read[2]_i_10 
       (.I0(ARLEN[7]),
        .I1(countR[7]),
        .I2(ARLEN[6]),
        .I3(countR[6]),
        .O(\state_read[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_read[2]_i_11 
       (.I0(ARLEN[5]),
        .I1(countR[5]),
        .I2(ARLEN[4]),
        .I3(countR[4]),
        .O(\state_read[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_read[2]_i_12 
       (.I0(ARLEN[3]),
        .I1(countR[3]),
        .I2(ARLEN[2]),
        .I3(countR[2]),
        .O(\state_read[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \state_read[2]_i_13 
       (.I0(ARLEN[1]),
        .I1(countR[1]),
        .I2(ARLEN[0]),
        .I3(countR[0]),
        .O(\state_read[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h47777777)) 
    \state_read[2]_i_2 
       (.I0(f2u_fifo_wr_rdy),
        .I1(state_read[0]),
        .I2(\state_read_reg[2]_i_3_n_3 ),
        .I3(RVALID),
        .I4(RREADY),
        .O(\state_read[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state_read[2]_i_5 
       (.I0(countR[8]),
        .O(\state_read[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \state_read[2]_i_6 
       (.I0(countR[6]),
        .I1(ARLEN[6]),
        .I2(ARLEN[7]),
        .I3(countR[7]),
        .O(\state_read[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \state_read[2]_i_7 
       (.I0(countR[4]),
        .I1(ARLEN[4]),
        .I2(ARLEN[5]),
        .I3(countR[5]),
        .O(\state_read[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \state_read[2]_i_8 
       (.I0(countR[2]),
        .I1(ARLEN[2]),
        .I2(ARLEN[3]),
        .I3(countR[3]),
        .O(\state_read[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \state_read[2]_i_9 
       (.I0(countR[0]),
        .I1(ARLEN[0]),
        .I2(ARLEN[1]),
        .I3(countR[1]),
        .O(\state_read[2]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_read_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_read[0]_i_1_n_0 ),
        .Q(state_read[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_read_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_read[1]_i_1_n_0 ),
        .Q(state_read[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_read_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_read[2]_i_1_n_0 ),
        .Q(state_read[2]));
  CARRY4 \state_read_reg[2]_i_3 
       (.CI(\state_read_reg[2]_i_4_n_0 ),
        .CO({\NLW_state_read_reg[2]_i_3_CO_UNCONNECTED [3:1],\state_read_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countR[8]}),
        .O(\NLW_state_read_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\state_read[2]_i_5_n_0 }));
  CARRY4 \state_read_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\state_read_reg[2]_i_4_n_0 ,\state_read_reg[2]_i_4_n_1 ,\state_read_reg[2]_i_4_n_2 ,\state_read_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\state_read[2]_i_6_n_0 ,\state_read[2]_i_7_n_0 ,\state_read[2]_i_8_n_0 ,\state_read[2]_i_9_n_0 }),
        .O(\NLW_state_read_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\state_read[2]_i_10_n_0 ,\state_read[2]_i_11_n_0 ,\state_read[2]_i_12_n_0 ,\state_read[2]_i_13_n_0 }));
  LUT6 #(
    .INIT(64'h3A3A3A0A0A0A3A0A)) 
    \state_write[0]_i_1 
       (.I0(\state_write[0]_i_2_n_0 ),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(BVALID),
        .I4(state_write[0]),
        .I5(write_go),
        .O(\state_write[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \state_write[0]_i_2 
       (.I0(\state_write[0]_i_3_n_0 ),
        .I1(u2f_fifo_fullN),
        .I2(state_write[0]),
        .I3(u2f_fifo_wr_vld0),
        .I4(u2f_fifo_wr_dat[40]),
        .I5(state_write[1]),
        .O(\state_write[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A03F30)) 
    \state_write[0]_i_3 
       (.I0(u2f_fifo_fullN),
        .I1(AWREADY),
        .I2(state_write[0]),
        .I3(write_go),
        .I4(state_write[1]),
        .O(\state_write[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00EC0020)) 
    \state_write[1]_i_1 
       (.I0(AWREADY),
        .I1(state_write[1]),
        .I2(state_write[0]),
        .I3(state_write[2]),
        .I4(\state_write[1]_i_2_n_0 ),
        .O(\state_write[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FF7F7F4000)) 
    \state_write[1]_i_2 
       (.I0(u2f_fifo_wr_dat[40]),
        .I1(u2f_ready),
        .I2(u2f_valid),
        .I3(u2f_fifo_fullN),
        .I4(state_write[1]),
        .I5(state_write[0]),
        .O(\state_write[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3A0A3A3A)) 
    \state_write[2]_i_1 
       (.I0(\state_write[2]_i_2_n_0 ),
        .I1(state_write[1]),
        .I2(state_write[2]),
        .I3(write_go),
        .I4(state_write[0]),
        .O(\state_write[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAEAAAAAAAAA)) 
    \state_write[2]_i_2 
       (.I0(\state_write[2]_i_3_n_0 ),
        .I1(u2f_fifo_wr_vld0),
        .I2(u2f_fifo_wr_dat[40]),
        .I3(u2f_fifo_fullN),
        .I4(state_write[2]),
        .I5(\state_write[2]_i_5_n_0 ),
        .O(\state_write[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA3000000A3000F00)) 
    \state_write[2]_i_3 
       (.I0(u2f_fifo_fullN),
        .I1(AWREADY),
        .I2(state_write[1]),
        .I3(state_write[2]),
        .I4(state_write[0]),
        .I5(write_go),
        .O(\state_write[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \state_write[2]_i_4 
       (.I0(u2f_ready),
        .I1(u2f_valid),
        .O(u2f_fifo_wr_vld0));
  LUT2 #(
    .INIT(4'h2)) 
    \state_write[2]_i_5 
       (.I0(state_write[1]),
        .I1(state_write[0]),
        .O(\state_write[2]_i_5_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_write_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_write[0]_i_1_n_0 ),
        .Q(state_write[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_write_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_write[1]_i_1_n_0 ),
        .Q(state_write[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_write_reg[2] 
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(\state_write[2]_i_1_n_0 ),
        .Q(state_write[2]));
  CARRY4 u2f_fifo_wr_dat_inferred_i_1
       (.CI(u2f_fifo_wr_dat_inferred_i_38_n_0),
        .CO({NLW_u2f_fifo_wr_dat_inferred_i_1_CO_UNCONNECTED[3:1],u2f_fifo_wr_dat[40]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countW[8]}),
        .O(NLW_u2f_fifo_wr_dat_inferred_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,u2f_fifo_wr_dat_inferred_i_39_n_0}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    u2f_fifo_wr_dat_inferred_i_10
       (.I0(CSIZE[1]),
        .I1(u2f_data[27]),
        .I2(u2f_fifo_wr_dat_inferred_i_40_n_0),
        .I3(u2f_data[11]),
        .I4(u2f_data[3]),
        .I5(u2f_fifo_wr_dat_inferred_i_41_n_0),
        .O(u2f_fifo_wr_dat[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    u2f_fifo_wr_dat_inferred_i_11
       (.I0(CSIZE[1]),
        .I1(u2f_data[26]),
        .I2(u2f_fifo_wr_dat_inferred_i_40_n_0),
        .I3(u2f_data[10]),
        .I4(u2f_data[2]),
        .I5(u2f_fifo_wr_dat_inferred_i_41_n_0),
        .O(u2f_fifo_wr_dat[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    u2f_fifo_wr_dat_inferred_i_12
       (.I0(CSIZE[1]),
        .I1(u2f_data[25]),
        .I2(u2f_fifo_wr_dat_inferred_i_40_n_0),
        .I3(u2f_data[9]),
        .I4(u2f_data[1]),
        .I5(u2f_fifo_wr_dat_inferred_i_41_n_0),
        .O(u2f_fifo_wr_dat[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    u2f_fifo_wr_dat_inferred_i_13
       (.I0(CSIZE[1]),
        .I1(u2f_data[24]),
        .I2(u2f_fifo_wr_dat_inferred_i_40_n_0),
        .I3(u2f_data[8]),
        .I4(u2f_data[0]),
        .I5(u2f_fifo_wr_dat_inferred_i_41_n_0),
        .O(u2f_fifo_wr_dat[24]));
  LUT6 #(
    .INIT(64'hFF00FF00A0A02020)) 
    u2f_fifo_wr_dat_inferred_i_14
       (.I0(u2f_data[7]),
        .I1(addrW_dly[0]),
        .I2(addrW_dly[1]),
        .I3(u2f_data[23]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(u2f_fifo_wr_dat[23]));
  LUT6 #(
    .INIT(64'hFF00FF00A0A02020)) 
    u2f_fifo_wr_dat_inferred_i_15
       (.I0(u2f_data[6]),
        .I1(addrW_dly[0]),
        .I2(addrW_dly[1]),
        .I3(u2f_data[22]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(u2f_fifo_wr_dat[22]));
  LUT6 #(
    .INIT(64'hFF00FF00A0A02020)) 
    u2f_fifo_wr_dat_inferred_i_16
       (.I0(u2f_data[5]),
        .I1(addrW_dly[0]),
        .I2(addrW_dly[1]),
        .I3(u2f_data[21]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(u2f_fifo_wr_dat[21]));
  LUT6 #(
    .INIT(64'hFF00FF00A0A02020)) 
    u2f_fifo_wr_dat_inferred_i_17
       (.I0(u2f_data[4]),
        .I1(addrW_dly[0]),
        .I2(addrW_dly[1]),
        .I3(u2f_data[20]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(u2f_fifo_wr_dat[20]));
  LUT6 #(
    .INIT(64'hFF00FF00A0A02020)) 
    u2f_fifo_wr_dat_inferred_i_18
       (.I0(u2f_data[3]),
        .I1(addrW_dly[0]),
        .I2(addrW_dly[1]),
        .I3(u2f_data[19]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(u2f_fifo_wr_dat[19]));
  LUT6 #(
    .INIT(64'hFF00FF00A0A02020)) 
    u2f_fifo_wr_dat_inferred_i_19
       (.I0(u2f_data[2]),
        .I1(addrW_dly[0]),
        .I2(addrW_dly[1]),
        .I3(u2f_data[18]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(u2f_fifo_wr_dat[18]));
  LUT4 #(
    .INIT(16'hFEEC)) 
    u2f_fifo_wr_dat_inferred_i_2
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(addrW_dly[0]),
        .I3(CSIZE[0]),
        .O(u2f_fifo_wr_dat[35]));
  LUT6 #(
    .INIT(64'hFF00FF00A0A02020)) 
    u2f_fifo_wr_dat_inferred_i_20
       (.I0(u2f_data[1]),
        .I1(addrW_dly[0]),
        .I2(addrW_dly[1]),
        .I3(u2f_data[17]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(u2f_fifo_wr_dat[17]));
  LUT6 #(
    .INIT(64'hFF00FF00A0A02020)) 
    u2f_fifo_wr_dat_inferred_i_21
       (.I0(u2f_data[0]),
        .I1(addrW_dly[0]),
        .I2(addrW_dly[1]),
        .I3(u2f_data[16]),
        .I4(CSIZE[0]),
        .I5(CSIZE[1]),
        .O(u2f_fifo_wr_dat[16]));
  LUT6 #(
    .INIT(64'hF0F000F0F0F00088)) 
    u2f_fifo_wr_dat_inferred_i_22
       (.I0(u2f_data[7]),
        .I1(addrW_dly[0]),
        .I2(u2f_data[15]),
        .I3(addrW_dly[1]),
        .I4(CSIZE[1]),
        .I5(CSIZE[0]),
        .O(u2f_fifo_wr_dat[15]));
  LUT6 #(
    .INIT(64'hF0F000F0F0F00088)) 
    u2f_fifo_wr_dat_inferred_i_23
       (.I0(u2f_data[6]),
        .I1(addrW_dly[0]),
        .I2(u2f_data[14]),
        .I3(addrW_dly[1]),
        .I4(CSIZE[1]),
        .I5(CSIZE[0]),
        .O(u2f_fifo_wr_dat[14]));
  LUT6 #(
    .INIT(64'hF0F000F0F0F00088)) 
    u2f_fifo_wr_dat_inferred_i_24
       (.I0(u2f_data[5]),
        .I1(addrW_dly[0]),
        .I2(u2f_data[13]),
        .I3(addrW_dly[1]),
        .I4(CSIZE[1]),
        .I5(CSIZE[0]),
        .O(u2f_fifo_wr_dat[13]));
  LUT6 #(
    .INIT(64'hF0F000F0F0F00088)) 
    u2f_fifo_wr_dat_inferred_i_25
       (.I0(u2f_data[4]),
        .I1(addrW_dly[0]),
        .I2(u2f_data[12]),
        .I3(addrW_dly[1]),
        .I4(CSIZE[1]),
        .I5(CSIZE[0]),
        .O(u2f_fifo_wr_dat[12]));
  LUT6 #(
    .INIT(64'hF0F000F0F0F00088)) 
    u2f_fifo_wr_dat_inferred_i_26
       (.I0(u2f_data[3]),
        .I1(addrW_dly[0]),
        .I2(u2f_data[11]),
        .I3(addrW_dly[1]),
        .I4(CSIZE[1]),
        .I5(CSIZE[0]),
        .O(u2f_fifo_wr_dat[11]));
  LUT6 #(
    .INIT(64'hF0F000F0F0F00088)) 
    u2f_fifo_wr_dat_inferred_i_27
       (.I0(u2f_data[2]),
        .I1(addrW_dly[0]),
        .I2(u2f_data[10]),
        .I3(addrW_dly[1]),
        .I4(CSIZE[1]),
        .I5(CSIZE[0]),
        .O(u2f_fifo_wr_dat[10]));
  LUT6 #(
    .INIT(64'hF0F000F0F0F00088)) 
    u2f_fifo_wr_dat_inferred_i_28
       (.I0(u2f_data[1]),
        .I1(addrW_dly[0]),
        .I2(u2f_data[9]),
        .I3(addrW_dly[1]),
        .I4(CSIZE[1]),
        .I5(CSIZE[0]),
        .O(u2f_fifo_wr_dat[9]));
  LUT6 #(
    .INIT(64'hF0F000F0F0F00088)) 
    u2f_fifo_wr_dat_inferred_i_29
       (.I0(u2f_data[0]),
        .I1(addrW_dly[0]),
        .I2(u2f_data[8]),
        .I3(addrW_dly[1]),
        .I4(CSIZE[1]),
        .I5(CSIZE[0]),
        .O(u2f_fifo_wr_dat[8]));
  LUT4 #(
    .INIT(16'hFECE)) 
    u2f_fifo_wr_dat_inferred_i_3
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(addrW_dly[0]),
        .I3(CSIZE[0]),
        .O(u2f_fifo_wr_dat[34]));
  LUT5 #(
    .INIT(32'hDCDD0000)) 
    u2f_fifo_wr_dat_inferred_i_30
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(addrW_dly[0]),
        .I4(u2f_data[7]),
        .O(u2f_fifo_wr_dat[7]));
  LUT5 #(
    .INIT(32'hDCDD0000)) 
    u2f_fifo_wr_dat_inferred_i_31
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(addrW_dly[0]),
        .I4(u2f_data[6]),
        .O(u2f_fifo_wr_dat[6]));
  LUT5 #(
    .INIT(32'hDCDD0000)) 
    u2f_fifo_wr_dat_inferred_i_32
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(addrW_dly[0]),
        .I4(u2f_data[5]),
        .O(u2f_fifo_wr_dat[5]));
  LUT5 #(
    .INIT(32'hDCDD0000)) 
    u2f_fifo_wr_dat_inferred_i_33
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(addrW_dly[0]),
        .I4(u2f_data[4]),
        .O(u2f_fifo_wr_dat[4]));
  LUT5 #(
    .INIT(32'hDCDD0000)) 
    u2f_fifo_wr_dat_inferred_i_34
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(addrW_dly[0]),
        .I4(u2f_data[3]),
        .O(u2f_fifo_wr_dat[3]));
  LUT5 #(
    .INIT(32'hDCDD0000)) 
    u2f_fifo_wr_dat_inferred_i_35
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(addrW_dly[0]),
        .I4(u2f_data[2]),
        .O(u2f_fifo_wr_dat[2]));
  LUT5 #(
    .INIT(32'hDCDD0000)) 
    u2f_fifo_wr_dat_inferred_i_36
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(addrW_dly[0]),
        .I4(u2f_data[1]),
        .O(u2f_fifo_wr_dat[1]));
  LUT5 #(
    .INIT(32'hDCDD0000)) 
    u2f_fifo_wr_dat_inferred_i_37
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(CSIZE[0]),
        .I3(addrW_dly[0]),
        .I4(u2f_data[0]),
        .O(u2f_fifo_wr_dat[0]));
  CARRY4 u2f_fifo_wr_dat_inferred_i_38
       (.CI(1'b0),
        .CO({u2f_fifo_wr_dat_inferred_i_38_n_0,u2f_fifo_wr_dat_inferred_i_38_n_1,u2f_fifo_wr_dat_inferred_i_38_n_2,u2f_fifo_wr_dat_inferred_i_38_n_3}),
        .CYINIT(1'b0),
        .DI({u2f_fifo_wr_dat_inferred_i_42_n_0,u2f_fifo_wr_dat_inferred_i_43_n_0,u2f_fifo_wr_dat_inferred_i_44_n_0,u2f_fifo_wr_dat_inferred_i_45_n_0}),
        .O(NLW_u2f_fifo_wr_dat_inferred_i_38_O_UNCONNECTED[3:0]),
        .S({u2f_fifo_wr_dat_inferred_i_46_n_0,u2f_fifo_wr_dat_inferred_i_47_n_0,u2f_fifo_wr_dat_inferred_i_48_n_0,u2f_fifo_wr_dat_inferred_i_49_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    u2f_fifo_wr_dat_inferred_i_39
       (.I0(countW[8]),
        .O(u2f_fifo_wr_dat_inferred_i_39_n_0));
  LUT4 #(
    .INIT(16'hFDDC)) 
    u2f_fifo_wr_dat_inferred_i_4
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(addrW_dly[0]),
        .I3(CSIZE[0]),
        .O(u2f_fifo_wr_dat[33]));
  LUT3 #(
    .INIT(8'h40)) 
    u2f_fifo_wr_dat_inferred_i_40
       (.I0(CSIZE[1]),
        .I1(CSIZE[0]),
        .I2(addrW_dly[1]),
        .O(u2f_fifo_wr_dat_inferred_i_40_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    u2f_fifo_wr_dat_inferred_i_41
       (.I0(CSIZE[1]),
        .I1(CSIZE[0]),
        .I2(addrW_dly[0]),
        .I3(addrW_dly[1]),
        .O(u2f_fifo_wr_dat_inferred_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    u2f_fifo_wr_dat_inferred_i_42
       (.I0(countW[6]),
        .I1(AWLEN[6]),
        .I2(AWLEN[7]),
        .I3(countW[7]),
        .O(u2f_fifo_wr_dat_inferred_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    u2f_fifo_wr_dat_inferred_i_43
       (.I0(countW[4]),
        .I1(AWLEN[4]),
        .I2(AWLEN[5]),
        .I3(countW[5]),
        .O(u2f_fifo_wr_dat_inferred_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    u2f_fifo_wr_dat_inferred_i_44
       (.I0(countW[2]),
        .I1(AWLEN[2]),
        .I2(AWLEN[3]),
        .I3(countW[3]),
        .O(u2f_fifo_wr_dat_inferred_i_44_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    u2f_fifo_wr_dat_inferred_i_45
       (.I0(countW[0]),
        .I1(AWLEN[0]),
        .I2(AWLEN[1]),
        .I3(countW[1]),
        .O(u2f_fifo_wr_dat_inferred_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    u2f_fifo_wr_dat_inferred_i_46
       (.I0(AWLEN[7]),
        .I1(countW[7]),
        .I2(AWLEN[6]),
        .I3(countW[6]),
        .O(u2f_fifo_wr_dat_inferred_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    u2f_fifo_wr_dat_inferred_i_47
       (.I0(AWLEN[5]),
        .I1(countW[5]),
        .I2(AWLEN[4]),
        .I3(countW[4]),
        .O(u2f_fifo_wr_dat_inferred_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    u2f_fifo_wr_dat_inferred_i_48
       (.I0(AWLEN[3]),
        .I1(countW[3]),
        .I2(AWLEN[2]),
        .I3(countW[2]),
        .O(u2f_fifo_wr_dat_inferred_i_48_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    u2f_fifo_wr_dat_inferred_i_49
       (.I0(AWLEN[1]),
        .I1(countW[1]),
        .I2(AWLEN[0]),
        .I3(countW[0]),
        .O(u2f_fifo_wr_dat_inferred_i_49_n_0));
  LUT4 #(
    .INIT(16'hFDCD)) 
    u2f_fifo_wr_dat_inferred_i_5
       (.I0(addrW_dly[1]),
        .I1(CSIZE[1]),
        .I2(addrW_dly[0]),
        .I3(CSIZE[0]),
        .O(u2f_fifo_wr_dat[32]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    u2f_fifo_wr_dat_inferred_i_6
       (.I0(CSIZE[1]),
        .I1(u2f_data[31]),
        .I2(u2f_fifo_wr_dat_inferred_i_40_n_0),
        .I3(u2f_data[15]),
        .I4(u2f_data[7]),
        .I5(u2f_fifo_wr_dat_inferred_i_41_n_0),
        .O(u2f_fifo_wr_dat[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    u2f_fifo_wr_dat_inferred_i_7
       (.I0(CSIZE[1]),
        .I1(u2f_data[30]),
        .I2(u2f_fifo_wr_dat_inferred_i_40_n_0),
        .I3(u2f_data[14]),
        .I4(u2f_data[6]),
        .I5(u2f_fifo_wr_dat_inferred_i_41_n_0),
        .O(u2f_fifo_wr_dat[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    u2f_fifo_wr_dat_inferred_i_8
       (.I0(CSIZE[1]),
        .I1(u2f_data[29]),
        .I2(u2f_fifo_wr_dat_inferred_i_40_n_0),
        .I3(u2f_data[13]),
        .I4(u2f_data[5]),
        .I5(u2f_fifo_wr_dat_inferred_i_41_n_0),
        .O(u2f_fifo_wr_dat[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    u2f_fifo_wr_dat_inferred_i_9
       (.I0(CSIZE[1]),
        .I1(u2f_data[28]),
        .I2(u2f_fifo_wr_dat_inferred_i_40_n_0),
        .I3(u2f_data[12]),
        .I4(u2f_data[4]),
        .I5(u2f_fifo_wr_dat_inferred_i_41_n_0),
        .O(u2f_fifo_wr_dat[28]));
  LUT5 #(
    .INIT(32'h00004000)) 
    u2f_fifo_wr_vld_inferred_i_1
       (.I0(state_write[2]),
        .I1(state_write[1]),
        .I2(u2f_ready),
        .I3(u2f_valid),
        .I4(state_write[0]),
        .O(u2f_fifo_wr_vld));
  LUT6 #(
    .INIT(64'h5D5D5D5D0D0C0C0C)) 
    u2f_ready_i_1
       (.I0(state_write[2]),
        .I1(u2f_ready),
        .I2(state_write[1]),
        .I3(state_write[0]),
        .I4(AWREADY),
        .I5(u2f_ready_i_2_n_0),
        .O(u2f_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAB22FF2200000000)) 
    u2f_ready_i_2
       (.I0(state_write[0]),
        .I1(u2f_fifo_fullN),
        .I2(u2f_fifo_wr_dat[40]),
        .I3(u2f_ready),
        .I4(u2f_valid),
        .I5(state_write[1]),
        .O(u2f_ready_i_2_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    u2f_ready_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(u2f_ready_i_1_n_0),
        .Q(u2f_ready));
  (* FAW = "4" *) 
  (* FDT = "16" *) 
  (* FDW = "32" *) 
  (* FULN = "4" *) 
  trx_fifo_sync_small__parameterized0 u_f2u_fifo
       (.clk(ACLK),
        .clr(1'b0),
        .empty(NLW_u_f2u_fifo_empty_UNCONNECTED),
        .emptyN(NLW_u_f2u_fifo_emptyN_UNCONNECTED),
        .full(NLW_u_f2u_fifo_full_UNCONNECTED),
        .fullN(NLW_u_f2u_fifo_fullN_UNCONNECTED),
        .rd_cnt(NLW_u_f2u_fifo_rd_cnt_UNCONNECTED[4:0]),
        .rd_dout(f2u_data[31:0]),
        .rd_rdy(f2u_ready),
        .rd_vld(f2u_valid),
        .rst(u_u2f_fifo_i_1_n_0),
        .wr_cnt(NLW_u_f2u_fifo_wr_cnt_UNCONNECTED[4:0]),
        .wr_din(f2u_fifo_wr_dat),
        .wr_rdy(f2u_fifo_wr_rdy),
        .wr_vld(u_f2u_fifo_i_1_n_0));
  LUT4 #(
    .INIT(16'h00E0)) 
    u_f2u_fifo_i_1
       (.I0(state_read[0]),
        .I1(RVALID),
        .I2(state_read[1]),
        .I3(state_read[2]),
        .O(u_f2u_fifo_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_10
       (.I0(f2u_int_data[23]),
        .I1(RDATA[23]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_11
       (.I0(f2u_int_data[22]),
        .I1(RDATA[22]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_12
       (.I0(f2u_int_data[21]),
        .I1(RDATA[21]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_13
       (.I0(f2u_int_data[20]),
        .I1(RDATA[20]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_14
       (.I0(f2u_int_data[19]),
        .I1(RDATA[19]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_15
       (.I0(f2u_int_data[18]),
        .I1(RDATA[18]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_16
       (.I0(f2u_int_data[17]),
        .I1(RDATA[17]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_17
       (.I0(f2u_int_data[16]),
        .I1(RDATA[16]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[16]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    u_f2u_fifo_i_18
       (.I0(f2u_int_data[15]),
        .I1(u_f2u_fifo_i_34_n_0),
        .I2(RDATA[31]),
        .I3(u_f2u_fifo_i_35_n_0),
        .I4(RDATA[15]),
        .I5(u_f2u_fifo_i_36_n_0),
        .O(f2u_fifo_wr_dat[15]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    u_f2u_fifo_i_19
       (.I0(f2u_int_data[14]),
        .I1(u_f2u_fifo_i_34_n_0),
        .I2(RDATA[30]),
        .I3(u_f2u_fifo_i_35_n_0),
        .I4(RDATA[14]),
        .I5(u_f2u_fifo_i_36_n_0),
        .O(f2u_fifo_wr_dat[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_2
       (.I0(f2u_int_data[31]),
        .I1(RDATA[31]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[31]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    u_f2u_fifo_i_20
       (.I0(f2u_int_data[13]),
        .I1(u_f2u_fifo_i_34_n_0),
        .I2(RDATA[29]),
        .I3(u_f2u_fifo_i_35_n_0),
        .I4(RDATA[13]),
        .I5(u_f2u_fifo_i_36_n_0),
        .O(f2u_fifo_wr_dat[13]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    u_f2u_fifo_i_21
       (.I0(f2u_int_data[12]),
        .I1(u_f2u_fifo_i_34_n_0),
        .I2(RDATA[28]),
        .I3(u_f2u_fifo_i_35_n_0),
        .I4(RDATA[12]),
        .I5(u_f2u_fifo_i_36_n_0),
        .O(f2u_fifo_wr_dat[12]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    u_f2u_fifo_i_22
       (.I0(f2u_int_data[11]),
        .I1(u_f2u_fifo_i_34_n_0),
        .I2(RDATA[27]),
        .I3(u_f2u_fifo_i_35_n_0),
        .I4(RDATA[11]),
        .I5(u_f2u_fifo_i_36_n_0),
        .O(f2u_fifo_wr_dat[11]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    u_f2u_fifo_i_23
       (.I0(f2u_int_data[10]),
        .I1(u_f2u_fifo_i_34_n_0),
        .I2(RDATA[26]),
        .I3(u_f2u_fifo_i_35_n_0),
        .I4(RDATA[10]),
        .I5(u_f2u_fifo_i_36_n_0),
        .O(f2u_fifo_wr_dat[10]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    u_f2u_fifo_i_24
       (.I0(f2u_int_data[9]),
        .I1(u_f2u_fifo_i_34_n_0),
        .I2(RDATA[25]),
        .I3(u_f2u_fifo_i_35_n_0),
        .I4(RDATA[9]),
        .I5(u_f2u_fifo_i_36_n_0),
        .O(f2u_fifo_wr_dat[9]));
  LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
    u_f2u_fifo_i_25
       (.I0(f2u_int_data[8]),
        .I1(u_f2u_fifo_i_34_n_0),
        .I2(RDATA[24]),
        .I3(u_f2u_fifo_i_35_n_0),
        .I4(RDATA[8]),
        .I5(u_f2u_fifo_i_36_n_0),
        .O(f2u_fifo_wr_dat[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    u_f2u_fifo_i_26
       (.I0(f2u_int_data[7]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(u_f2u_fifo_i_37_n_0),
        .O(f2u_fifo_wr_dat[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    u_f2u_fifo_i_27
       (.I0(f2u_int_data[6]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(u_f2u_fifo_i_38_n_0),
        .O(f2u_fifo_wr_dat[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    u_f2u_fifo_i_28
       (.I0(f2u_int_data[5]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(u_f2u_fifo_i_39_n_0),
        .O(f2u_fifo_wr_dat[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    u_f2u_fifo_i_29
       (.I0(f2u_int_data[4]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(u_f2u_fifo_i_40_n_0),
        .O(f2u_fifo_wr_dat[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_3
       (.I0(f2u_int_data[30]),
        .I1(RDATA[30]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[30]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    u_f2u_fifo_i_30
       (.I0(f2u_int_data[3]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(u_f2u_fifo_i_41_n_0),
        .O(f2u_fifo_wr_dat[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    u_f2u_fifo_i_31
       (.I0(f2u_int_data[2]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(u_f2u_fifo_i_42_n_0),
        .O(f2u_fifo_wr_dat[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    u_f2u_fifo_i_32
       (.I0(f2u_int_data[1]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(u_f2u_fifo_i_43_n_0),
        .O(f2u_fifo_wr_dat[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    u_f2u_fifo_i_33
       (.I0(f2u_int_data[0]),
        .I1(state_read[2]),
        .I2(state_read[1]),
        .I3(state_read[0]),
        .I4(u_f2u_fifo_i_44_n_0),
        .O(f2u_fifo_wr_dat[0]));
  LUT3 #(
    .INIT(8'h40)) 
    u_f2u_fifo_i_34
       (.I0(state_read[2]),
        .I1(state_read[1]),
        .I2(state_read[0]),
        .O(u_f2u_fifo_i_34_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    u_f2u_fifo_i_35
       (.I0(CSIZE[1]),
        .I1(CSIZE[0]),
        .I2(addrR[1]),
        .I3(addrR[0]),
        .O(u_f2u_fifo_i_35_n_0));
  LUT4 #(
    .INIT(16'hFF8A)) 
    u_f2u_fifo_i_36
       (.I0(CSIZE[0]),
        .I1(addrR[0]),
        .I2(addrR[1]),
        .I3(CSIZE[1]),
        .O(u_f2u_fifo_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    u_f2u_fifo_i_37
       (.I0(addrR[1]),
        .I1(CSIZE[1]),
        .I2(RDATA[7]),
        .I3(RDATA[23]),
        .I4(u_f2u_fifo_i_45_n_0),
        .I5(addrR[0]),
        .O(u_f2u_fifo_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    u_f2u_fifo_i_38
       (.I0(addrR[1]),
        .I1(CSIZE[1]),
        .I2(RDATA[6]),
        .I3(RDATA[22]),
        .I4(u_f2u_fifo_i_46_n_0),
        .I5(addrR[0]),
        .O(u_f2u_fifo_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    u_f2u_fifo_i_39
       (.I0(addrR[1]),
        .I1(CSIZE[1]),
        .I2(RDATA[5]),
        .I3(RDATA[21]),
        .I4(u_f2u_fifo_i_47_n_0),
        .I5(addrR[0]),
        .O(u_f2u_fifo_i_39_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_4
       (.I0(f2u_int_data[29]),
        .I1(RDATA[29]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[29]));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    u_f2u_fifo_i_40
       (.I0(addrR[1]),
        .I1(CSIZE[1]),
        .I2(RDATA[4]),
        .I3(RDATA[20]),
        .I4(u_f2u_fifo_i_48_n_0),
        .I5(addrR[0]),
        .O(u_f2u_fifo_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    u_f2u_fifo_i_41
       (.I0(addrR[1]),
        .I1(CSIZE[1]),
        .I2(RDATA[3]),
        .I3(RDATA[19]),
        .I4(u_f2u_fifo_i_49_n_0),
        .I5(addrR[0]),
        .O(u_f2u_fifo_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    u_f2u_fifo_i_42
       (.I0(addrR[1]),
        .I1(CSIZE[1]),
        .I2(RDATA[2]),
        .I3(RDATA[18]),
        .I4(u_f2u_fifo_i_50_n_0),
        .I5(addrR[0]),
        .O(u_f2u_fifo_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    u_f2u_fifo_i_43
       (.I0(addrR[1]),
        .I1(CSIZE[1]),
        .I2(RDATA[1]),
        .I3(RDATA[17]),
        .I4(u_f2u_fifo_i_51_n_0),
        .I5(addrR[0]),
        .O(u_f2u_fifo_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    u_f2u_fifo_i_44
       (.I0(addrR[1]),
        .I1(CSIZE[1]),
        .I2(RDATA[0]),
        .I3(RDATA[16]),
        .I4(u_f2u_fifo_i_52_n_0),
        .I5(addrR[0]),
        .O(u_f2u_fifo_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    u_f2u_fifo_i_45
       (.I0(addrR[1]),
        .I1(RDATA[15]),
        .I2(RDATA[31]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(RDATA[7]),
        .O(u_f2u_fifo_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    u_f2u_fifo_i_46
       (.I0(addrR[1]),
        .I1(RDATA[14]),
        .I2(RDATA[30]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(RDATA[6]),
        .O(u_f2u_fifo_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    u_f2u_fifo_i_47
       (.I0(addrR[1]),
        .I1(RDATA[13]),
        .I2(RDATA[29]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(RDATA[5]),
        .O(u_f2u_fifo_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    u_f2u_fifo_i_48
       (.I0(addrR[1]),
        .I1(RDATA[12]),
        .I2(RDATA[28]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(RDATA[4]),
        .O(u_f2u_fifo_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    u_f2u_fifo_i_49
       (.I0(addrR[1]),
        .I1(RDATA[11]),
        .I2(RDATA[27]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(RDATA[3]),
        .O(u_f2u_fifo_i_49_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_5
       (.I0(f2u_int_data[28]),
        .I1(RDATA[28]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[28]));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    u_f2u_fifo_i_50
       (.I0(addrR[1]),
        .I1(RDATA[10]),
        .I2(RDATA[26]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(RDATA[2]),
        .O(u_f2u_fifo_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    u_f2u_fifo_i_51
       (.I0(addrR[1]),
        .I1(RDATA[9]),
        .I2(RDATA[25]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(RDATA[1]),
        .O(u_f2u_fifo_i_51_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFE4000000E4)) 
    u_f2u_fifo_i_52
       (.I0(addrR[1]),
        .I1(RDATA[8]),
        .I2(RDATA[24]),
        .I3(CSIZE[1]),
        .I4(CSIZE[0]),
        .I5(RDATA[0]),
        .O(u_f2u_fifo_i_52_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_6
       (.I0(f2u_int_data[27]),
        .I1(RDATA[27]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_7
       (.I0(f2u_int_data[26]),
        .I1(RDATA[26]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[26]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_8
       (.I0(f2u_int_data[25]),
        .I1(RDATA[25]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCC0C0C0)) 
    u_f2u_fifo_i_9
       (.I0(f2u_int_data[24]),
        .I1(RDATA[24]),
        .I2(CSIZE[1]),
        .I3(addrR[0]),
        .I4(CSIZE[0]),
        .I5(u_f2u_fifo_i_34_n_0),
        .O(f2u_fifo_wr_dat[24]));
  (* FAW = "4" *) 
  (* FDT = "16" *) 
  (* FDW = "41" *) 
  (* FULN = "4" *) 
  trx_fifo_sync_small u_u2f_fifo
       (.clk(ACLK),
        .clr(1'b0),
        .empty(u2f_fifo_empty),
        .emptyN(u2f_fifo_emptyN),
        .full(u2f_fifo_full),
        .fullN(u2f_fifo_fullN),
        .rd_cnt(NLW_u_u2f_fifo_rd_cnt_UNCONNECTED[4:0]),
        .rd_dout(u2f_fifo_rd_dat),
        .rd_rdy(u2f_fifo_rd_rdy),
        .rd_vld(u2f_fifo_rd_vld),
        .rst(u_u2f_fifo_i_1_n_0),
        .wr_cnt(NLW_u_u2f_fifo_wr_cnt_UNCONNECTED[4:0]),
        .wr_din(u2f_fifo_wr_dat),
        .wr_rdy(u2f_fifo_wr_rdy),
        .wr_vld(u2f_fifo_wr_vld));
  LUT1 #(
    .INIT(2'h1)) 
    u_u2f_fifo_i_1
       (.I0(ARESETn),
        .O(u_u2f_fifo_i_1_n_0));
  LUT6 #(
    .INIT(64'h5511FFFF10100000)) 
    write_done_i_1
       (.I0(state_write[1]),
        .I1(state_write[0]),
        .I2(BVALID),
        .I3(write_go),
        .I4(state_write[2]),
        .I5(write_done),
        .O(write_done_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    write_done_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(write_done_i_1_n_0),
        .Q(write_done));
  LUT6 #(
    .INIT(64'hFF00AAAA0000BABA)) 
    write_go_i_1
       (.I0(write_go),
        .I1(write_done),
        .I2(CWRITE),
        .I3(write_go_i_2_n_0),
        .I4(read_go_i_3_n_0),
        .I5(read_go_i_4_n_0),
        .O(write_go_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0F000F0F4F4F0F0)) 
    write_go_i_2
       (.I0(\CLENG_reg[11]_i_5_n_0 ),
        .I1(CWRITE),
        .I2(write_go),
        .I3(write_done),
        .I4(state_cmd[0]),
        .I5(state_cmd[1]),
        .O(write_go_i_2_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    write_go_reg
       (.C(ACLK),
        .CE(1'b1),
        .CLR(u_u2f_fifo_i_1_n_0),
        .D(write_go_i_1_n_0),
        .Q(write_go));
endmodule

(* FAW = "4" *) (* FDT = "16" *) (* FDW = "41" *) 
(* FULN = "4" *) 
module trx_fifo_sync_small
   (rst,
    clr,
    clk,
    wr_rdy,
    wr_vld,
    wr_din,
    rd_rdy,
    rd_vld,
    rd_dout,
    full,
    empty,
    fullN,
    emptyN,
    rd_cnt,
    wr_cnt);
  input rst;
  input clr;
  input clk;
  output wr_rdy;
  input wr_vld;
  input [40:0]wr_din;
  input rd_rdy;
  output rd_vld;
  output [40:0]rd_dout;
  output full;
  output empty;
  output fullN;
  output emptyN;
  output [4:0]rd_cnt;
  output [4:0]wr_cnt;

  wire Mem_reg_0_15_36_40_i_1_n_0;
  wire clk;
  wire clr;
  wire empty;
  wire emptyN;
  wire empty_INST_0_i_1_n_0;
  wire [4:0]fifo_head;
  wire \fifo_head[0]_i_1_n_0 ;
  wire \fifo_head[1]_i_1_n_0 ;
  wire \fifo_head[2]_i_1_n_0 ;
  wire \fifo_head[3]_i_1_n_0 ;
  wire \fifo_head[4]_i_2_n_0 ;
  wire [3:0]fifo_head_reg_rep__0;
  wire [4:0]fifo_tail;
  wire \fifo_tail[0]_i_1_n_0 ;
  wire \fifo_tail[1]_i_1_n_0 ;
  wire \fifo_tail[2]_i_1_n_0 ;
  wire \fifo_tail[3]_i_1_n_0 ;
  wire \fifo_tail[4]_i_2_n_0 ;
  wire full;
  wire fullN;
  wire next_head;
  wire \next_head[0]_i_1_n_0 ;
  wire \next_head[1]_i_1_n_0 ;
  wire \next_head[2]_i_1_n_0 ;
  wire \next_head[3]_i_1_n_0 ;
  wire \next_head[4]_i_1_n_0 ;
  wire [4:0]next_head_reg__0;
  wire next_tail;
  wire \next_tail[0]_i_1_n_0 ;
  wire \next_tail[1]_i_1_n_0 ;
  wire \next_tail[2]_i_1_n_0 ;
  wire \next_tail[3]_i_1_n_0 ;
  wire \next_tail[4]_i_1_n_0 ;
  wire [4:0]next_tail_reg__0;
  wire [3:0]\^rd_cnt ;
  wire rd_cnt13_out;
  wire \rd_cnt[0]_i_1_n_0 ;
  wire \rd_cnt[1]_i_1_n_0 ;
  wire \rd_cnt[2]_i_1_n_0 ;
  wire \rd_cnt[3]_i_1_n_0 ;
  wire \rd_cnt[4]_i_1_n_0 ;
  wire \rd_cnt[4]_i_2_n_0 ;
  wire \rd_cnt[4]_i_3_n_0 ;
  wire \rd_cnt[4]_i_4_n_0 ;
  wire \rd_cnt[4]_i_5_n_0 ;
  wire \rd_cnt[4]_i_6_n_0 ;
  wire [40:0]rd_dout;
  wire rd_rdy;
  wire rd_vld;
  wire rst;
  wire [4:1]\^wr_cnt ;
  wire [40:0]wr_din;
  wire wr_rdy;
  wire wr_vld;
  wire [1:0]NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_Mem_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED;

  assign rd_cnt[4] = full;
  assign rd_cnt[3:0] = \^rd_cnt [3:0];
  assign wr_cnt[4:1] = \^wr_cnt [4:1];
  assign wr_cnt[0] = \^rd_cnt [0];
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_0_5
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[1:0]),
        .DIB(wr_din[3:2]),
        .DIC(wr_din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[1:0]),
        .DOB(rd_dout[3:2]),
        .DOC(rd_dout[5:4]),
        .DOD(NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_36_40_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_12_17
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[13:12]),
        .DIB(wr_din[15:14]),
        .DIC(wr_din[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[13:12]),
        .DOB(rd_dout[15:14]),
        .DOC(rd_dout[17:16]),
        .DOD(NLW_Mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_36_40_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_18_23
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[19:18]),
        .DIB(wr_din[21:20]),
        .DIC(wr_din[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[19:18]),
        .DOB(rd_dout[21:20]),
        .DOC(rd_dout[23:22]),
        .DOD(NLW_Mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_36_40_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_24_29
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[25:24]),
        .DIB(wr_din[27:26]),
        .DIC(wr_din[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[25:24]),
        .DOB(rd_dout[27:26]),
        .DOC(rd_dout[29:28]),
        .DOD(NLW_Mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_36_40_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_30_35
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[31:30]),
        .DIB(wr_din[33:32]),
        .DIC(wr_din[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[31:30]),
        .DOB(rd_dout[33:32]),
        .DOC(rd_dout[35:34]),
        .DOD(NLW_Mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_36_40_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_36_40
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[37:36]),
        .DIB(wr_din[39:38]),
        .DIC({1'b0,wr_din[40]}),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[37:36]),
        .DOB(rd_dout[39:38]),
        .DOC({NLW_Mem_reg_0_15_36_40_DOC_UNCONNECTED[1],rd_dout[40]}),
        .DOD(NLW_Mem_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_36_40_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    Mem_reg_0_15_36_40_i_1
       (.I0(wr_vld),
        .I1(full),
        .O(Mem_reg_0_15_36_40_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_6_11
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[7:6]),
        .DIB(wr_din[9:8]),
        .DIC(wr_din[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[7:6]),
        .DOB(rd_dout[9:8]),
        .DOC(rd_dout[11:10]),
        .DOD(NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_36_40_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0000001F)) 
    emptyN_INST_0
       (.I0(\^rd_cnt [1]),
        .I1(\^rd_cnt [0]),
        .I2(\^rd_cnt [2]),
        .I3(\^rd_cnt [3]),
        .I4(full),
        .O(emptyN));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    empty_INST_0
       (.I0(empty_INST_0_i_1_n_0),
        .I1(fifo_tail[0]),
        .I2(fifo_head[0]),
        .I3(fifo_tail[4]),
        .I4(fifo_head[4]),
        .O(empty));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_INST_0_i_1
       (.I0(fifo_tail[3]),
        .I1(fifo_head[3]),
        .I2(fifo_tail[1]),
        .I3(fifo_head[1]),
        .I4(fifo_head[2]),
        .I5(fifo_tail[2]),
        .O(empty_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \fifo_head[0]_i_1 
       (.I0(clr),
        .I1(next_head_reg__0[0]),
        .O(\fifo_head[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_head[1]_i_1 
       (.I0(next_head_reg__0[1]),
        .I1(clr),
        .O(\fifo_head[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \fifo_head[2]_i_1 
       (.I0(clr),
        .I1(next_head_reg__0[2]),
        .O(\fifo_head[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \fifo_head[3]_i_1 
       (.I0(clr),
        .I1(next_head_reg__0[3]),
        .O(\fifo_head[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_head[4]_i_1 
       (.I0(clr),
        .I1(\rd_cnt[4]_i_3_n_0 ),
        .O(next_head));
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_head[4]_i_2 
       (.I0(next_head_reg__0[4]),
        .I1(clr),
        .O(\fifo_head[4]_i_2_n_0 ));
  FDCE \fifo_head_reg[0] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[0]_i_1_n_0 ),
        .Q(fifo_head[0]));
  FDCE \fifo_head_reg[1] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[1]_i_1_n_0 ),
        .Q(fifo_head[1]));
  FDCE \fifo_head_reg[2] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[2]_i_1_n_0 ),
        .Q(fifo_head[2]));
  FDCE \fifo_head_reg[3] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[3]_i_1_n_0 ),
        .Q(fifo_head[3]));
  FDCE \fifo_head_reg[4] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[4]_i_2_n_0 ),
        .Q(fifo_head[4]));
  FDCE \fifo_head_reg_rep[0] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[0]_i_1_n_0 ),
        .Q(fifo_head_reg_rep__0[0]));
  FDCE \fifo_head_reg_rep[1] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[1]_i_1_n_0 ),
        .Q(fifo_head_reg_rep__0[1]));
  FDCE \fifo_head_reg_rep[2] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[2]_i_1_n_0 ),
        .Q(fifo_head_reg_rep__0[2]));
  FDCE \fifo_head_reg_rep[3] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[3]_i_1_n_0 ),
        .Q(fifo_head_reg_rep__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_tail[0]_i_1 
       (.I0(next_tail_reg__0[0]),
        .I1(clr),
        .O(\fifo_tail[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_tail[1]_i_1 
       (.I0(next_tail_reg__0[1]),
        .I1(clr),
        .O(\fifo_tail[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_tail[2]_i_1 
       (.I0(next_tail_reg__0[2]),
        .I1(clr),
        .O(\fifo_tail[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_tail[3]_i_1 
       (.I0(next_tail_reg__0[3]),
        .I1(clr),
        .O(\fifo_tail[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \fifo_tail[4]_i_1 
       (.I0(clr),
        .I1(wr_vld),
        .I2(full),
        .O(next_tail));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \fifo_tail[4]_i_2 
       (.I0(clr),
        .I1(next_tail_reg__0[4]),
        .O(\fifo_tail[4]_i_2_n_0 ));
  FDCE \fifo_tail_reg[0] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[0]_i_1_n_0 ),
        .Q(fifo_tail[0]));
  FDCE \fifo_tail_reg[1] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[1]_i_1_n_0 ),
        .Q(fifo_tail[1]));
  FDCE \fifo_tail_reg[2] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[2]_i_1_n_0 ),
        .Q(fifo_tail[2]));
  FDCE \fifo_tail_reg[3] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[3]_i_1_n_0 ),
        .Q(fifo_tail[3]));
  FDCE \fifo_tail_reg[4] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[4]_i_2_n_0 ),
        .Q(fifo_tail[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    fullN_INST_0
       (.I0(\^rd_cnt [3]),
        .I1(\^rd_cnt [2]),
        .I2(full),
        .O(fullN));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \next_head[0]_i_1 
       (.I0(clr),
        .I1(next_head_reg__0[0]),
        .O(\next_head[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \next_head[1]_i_1 
       (.I0(next_head_reg__0[1]),
        .I1(clr),
        .I2(next_head_reg__0[0]),
        .O(\next_head[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \next_head[2]_i_1 
       (.I0(next_head_reg__0[0]),
        .I1(next_head_reg__0[1]),
        .I2(next_head_reg__0[2]),
        .I3(clr),
        .O(\next_head[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \next_head[3]_i_1 
       (.I0(next_head_reg__0[0]),
        .I1(next_head_reg__0[1]),
        .I2(next_head_reg__0[2]),
        .I3(next_head_reg__0[3]),
        .I4(clr),
        .O(\next_head[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \next_head[4]_i_1 
       (.I0(next_head_reg__0[2]),
        .I1(next_head_reg__0[1]),
        .I2(next_head_reg__0[0]),
        .I3(next_head_reg__0[3]),
        .I4(next_head_reg__0[4]),
        .I5(clr),
        .O(\next_head[4]_i_1_n_0 ));
  FDPE \next_head_reg[0] 
       (.C(clk),
        .CE(next_head),
        .D(\next_head[0]_i_1_n_0 ),
        .PRE(rst),
        .Q(next_head_reg__0[0]));
  FDCE \next_head_reg[1] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\next_head[1]_i_1_n_0 ),
        .Q(next_head_reg__0[1]));
  FDCE \next_head_reg[2] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\next_head[2]_i_1_n_0 ),
        .Q(next_head_reg__0[2]));
  FDCE \next_head_reg[3] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\next_head[3]_i_1_n_0 ),
        .Q(next_head_reg__0[3]));
  FDCE \next_head_reg[4] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\next_head[4]_i_1_n_0 ),
        .Q(next_head_reg__0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \next_tail[0]_i_1 
       (.I0(clr),
        .I1(next_tail_reg__0[0]),
        .O(\next_tail[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \next_tail[1]_i_1 
       (.I0(next_tail_reg__0[1]),
        .I1(clr),
        .I2(next_tail_reg__0[0]),
        .O(\next_tail[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \next_tail[2]_i_1 
       (.I0(next_tail_reg__0[0]),
        .I1(next_tail_reg__0[1]),
        .I2(next_tail_reg__0[2]),
        .I3(clr),
        .O(\next_tail[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \next_tail[3]_i_1 
       (.I0(next_tail_reg__0[0]),
        .I1(next_tail_reg__0[1]),
        .I2(next_tail_reg__0[2]),
        .I3(next_tail_reg__0[3]),
        .I4(clr),
        .O(\next_tail[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \next_tail[4]_i_1 
       (.I0(next_tail_reg__0[2]),
        .I1(next_tail_reg__0[1]),
        .I2(next_tail_reg__0[0]),
        .I3(next_tail_reg__0[3]),
        .I4(next_tail_reg__0[4]),
        .I5(clr),
        .O(\next_tail[4]_i_1_n_0 ));
  FDPE \next_tail_reg[0] 
       (.C(clk),
        .CE(next_tail),
        .D(\next_tail[0]_i_1_n_0 ),
        .PRE(rst),
        .Q(next_tail_reg__0[0]));
  FDCE \next_tail_reg[1] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\next_tail[1]_i_1_n_0 ),
        .Q(next_tail_reg__0[1]));
  FDCE \next_tail_reg[2] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\next_tail[2]_i_1_n_0 ),
        .Q(next_tail_reg__0[2]));
  FDCE \next_tail_reg[3] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\next_tail[3]_i_1_n_0 ),
        .Q(next_tail_reg__0[3]));
  FDCE \next_tail_reg[4] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\next_tail[4]_i_1_n_0 ),
        .Q(next_tail_reg__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd_cnt[0]_i_1 
       (.I0(clr),
        .I1(\^rd_cnt [0]),
        .O(\rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F70808F7)) 
    \rd_cnt[1]_i_1 
       (.I0(\rd_cnt[4]_i_3_n_0 ),
        .I1(wr_vld),
        .I2(full),
        .I3(\^rd_cnt [0]),
        .I4(\^rd_cnt [1]),
        .I5(clr),
        .O(\rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00007E81)) 
    \rd_cnt[2]_i_1 
       (.I0(\^rd_cnt [0]),
        .I1(\^rd_cnt [1]),
        .I2(rd_cnt13_out),
        .I3(\^rd_cnt [2]),
        .I4(clr),
        .O(\rd_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444444444441)) 
    \rd_cnt[3]_i_1 
       (.I0(clr),
        .I1(\^rd_cnt [3]),
        .I2(\^rd_cnt [2]),
        .I3(\^rd_cnt [0]),
        .I4(\^rd_cnt [1]),
        .I5(rd_cnt13_out),
        .O(\rd_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000D500)) 
    \rd_cnt[3]_i_2 
       (.I0(rd_rdy),
        .I1(empty_INST_0_i_1_n_0),
        .I2(\rd_cnt[4]_i_5_n_0 ),
        .I3(wr_vld),
        .I4(full),
        .O(rd_cnt13_out));
  LUT4 #(
    .INIT(16'hBBEB)) 
    \rd_cnt[4]_i_1 
       (.I0(clr),
        .I1(\rd_cnt[4]_i_3_n_0 ),
        .I2(wr_vld),
        .I3(full),
        .O(\rd_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444444444441)) 
    \rd_cnt[4]_i_2 
       (.I0(clr),
        .I1(full),
        .I2(\^rd_cnt [2]),
        .I3(\rd_cnt[4]_i_4_n_0 ),
        .I4(\^rd_cnt [1]),
        .I5(\^rd_cnt [3]),
        .O(\rd_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h90090000FFFFFFFF)) 
    \rd_cnt[4]_i_3 
       (.I0(fifo_head[4]),
        .I1(fifo_tail[4]),
        .I2(fifo_head[0]),
        .I3(fifo_tail[0]),
        .I4(empty_INST_0_i_1_n_0),
        .I5(rd_rdy),
        .O(\rd_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BB2B2B2B)) 
    \rd_cnt[4]_i_4 
       (.I0(\^rd_cnt [0]),
        .I1(\^rd_cnt [1]),
        .I2(rd_rdy),
        .I3(empty_INST_0_i_1_n_0),
        .I4(\rd_cnt[4]_i_5_n_0 ),
        .I5(\rd_cnt[4]_i_6_n_0 ),
        .O(\rd_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \rd_cnt[4]_i_5 
       (.I0(fifo_tail[0]),
        .I1(fifo_head[0]),
        .I2(fifo_tail[4]),
        .I3(fifo_head[4]),
        .O(\rd_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \rd_cnt[4]_i_6 
       (.I0(wr_vld),
        .I1(full),
        .O(\rd_cnt[4]_i_6_n_0 ));
  FDCE \rd_cnt_reg[0] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[0]_i_1_n_0 ),
        .Q(\^rd_cnt [0]));
  FDCE \rd_cnt_reg[1] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[1]_i_1_n_0 ),
        .Q(\^rd_cnt [1]));
  FDCE \rd_cnt_reg[2] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[2]_i_1_n_0 ),
        .Q(\^rd_cnt [2]));
  FDCE \rd_cnt_reg[3] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[3]_i_1_n_0 ),
        .Q(\^rd_cnt [3]));
  FDCE \rd_cnt_reg[4] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[4]_i_2_n_0 ),
        .Q(full));
  LUT1 #(
    .INIT(2'h1)) 
    rd_vld_INST_0
       (.I0(empty),
        .O(rd_vld));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_cnt[1]_INST_0 
       (.I0(\^rd_cnt [1]),
        .I1(\^rd_cnt [0]),
        .O(\^wr_cnt [1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \wr_cnt[2]_INST_0 
       (.I0(\^rd_cnt [0]),
        .I1(\^rd_cnt [1]),
        .I2(\^rd_cnt [2]),
        .O(\^wr_cnt [2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \wr_cnt[3]_INST_0 
       (.I0(\^rd_cnt [2]),
        .I1(\^rd_cnt [1]),
        .I2(\^rd_cnt [0]),
        .I3(\^rd_cnt [3]),
        .O(\^wr_cnt [3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \wr_cnt[4]_INST_0 
       (.I0(\^rd_cnt [1]),
        .I1(\^rd_cnt [0]),
        .I2(\^rd_cnt [2]),
        .I3(\^rd_cnt [3]),
        .I4(full),
        .O(\^wr_cnt [4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    wr_rdy_INST_0
       (.I0(full),
        .O(wr_rdy));
endmodule

(* FAW = "4" *) (* FDT = "16" *) (* FDW = "32" *) 
(* FULN = "4" *) (* ORIG_REF_NAME = "trx_fifo_sync_small" *) 
module trx_fifo_sync_small__parameterized0
   (rst,
    clr,
    clk,
    wr_rdy,
    wr_vld,
    wr_din,
    rd_rdy,
    rd_vld,
    rd_dout,
    full,
    empty,
    fullN,
    emptyN,
    rd_cnt,
    wr_cnt);
  input rst;
  input clr;
  input clk;
  output wr_rdy;
  input wr_vld;
  input [31:0]wr_din;
  input rd_rdy;
  output rd_vld;
  output [31:0]rd_dout;
  output full;
  output empty;
  output fullN;
  output emptyN;
  output [4:0]rd_cnt;
  output [4:0]wr_cnt;

  wire Mem_reg_0_15_30_31_i_1_n_0;
  wire clk;
  wire clr;
  wire empty;
  wire emptyN;
  wire empty_INST_0_i_1_n_0;
  wire [4:0]fifo_head;
  wire \fifo_head[0]_i_1_n_0 ;
  wire \fifo_head[1]_i_1_n_0 ;
  wire \fifo_head[2]_i_1_n_0 ;
  wire \fifo_head[3]_i_1_n_0 ;
  wire \fifo_head[4]_i_2_n_0 ;
  wire [3:0]fifo_head_reg_rep__0;
  wire [4:0]fifo_tail;
  wire \fifo_tail[0]_i_1_n_0 ;
  wire \fifo_tail[1]_i_1_n_0 ;
  wire \fifo_tail[2]_i_1_n_0 ;
  wire \fifo_tail[3]_i_1_n_0 ;
  wire \fifo_tail[4]_i_2_n_0 ;
  wire full;
  wire fullN;
  wire next_head;
  wire \next_head[0]_i_1_n_0 ;
  wire \next_head[1]_i_1_n_0 ;
  wire \next_head[2]_i_1_n_0 ;
  wire \next_head[3]_i_1_n_0 ;
  wire \next_head[4]_i_1_n_0 ;
  wire [4:0]next_head_reg__0;
  wire next_tail;
  wire \next_tail[0]_i_1_n_0 ;
  wire \next_tail[1]_i_1_n_0 ;
  wire \next_tail[2]_i_1_n_0 ;
  wire \next_tail[3]_i_1_n_0 ;
  wire \next_tail[4]_i_1_n_0 ;
  wire [4:0]next_tail_reg__0;
  wire [3:0]\^rd_cnt ;
  wire rd_cnt13_out;
  wire \rd_cnt[0]_i_1_n_0 ;
  wire \rd_cnt[1]_i_1_n_0 ;
  wire \rd_cnt[2]_i_1_n_0 ;
  wire \rd_cnt[3]_i_1_n_0 ;
  wire \rd_cnt[4]_i_1_n_0 ;
  wire \rd_cnt[4]_i_2_n_0 ;
  wire \rd_cnt[4]_i_3_n_0 ;
  wire \rd_cnt[4]_i_4_n_0 ;
  wire \rd_cnt[4]_i_5_n_0 ;
  wire \rd_cnt[4]_i_6_n_0 ;
  wire [31:0]rd_dout;
  wire rd_rdy;
  wire rd_vld;
  wire rst;
  wire [4:1]\^wr_cnt ;
  wire [31:0]wr_din;
  wire wr_rdy;
  wire wr_vld;
  wire [1:0]NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED;

  assign rd_cnt[4] = full;
  assign rd_cnt[3:0] = \^rd_cnt [3:0];
  assign wr_cnt[4:1] = \^wr_cnt [4:1];
  assign wr_cnt[0] = \^rd_cnt [0];
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_0_5
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[1:0]),
        .DIB(wr_din[3:2]),
        .DIC(wr_din[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[1:0]),
        .DOB(rd_dout[3:2]),
        .DOC(rd_dout[5:4]),
        .DOD(NLW_Mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_30_31_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_12_17
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[13:12]),
        .DIB(wr_din[15:14]),
        .DIC(wr_din[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[13:12]),
        .DOB(rd_dout[15:14]),
        .DOC(rd_dout[17:16]),
        .DOD(NLW_Mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_30_31_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_18_23
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[19:18]),
        .DIB(wr_din[21:20]),
        .DIC(wr_din[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[19:18]),
        .DOB(rd_dout[21:20]),
        .DOC(rd_dout[23:22]),
        .DOD(NLW_Mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_30_31_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_24_29
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[25:24]),
        .DIB(wr_din[27:26]),
        .DIC(wr_din[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[25:24]),
        .DOB(rd_dout[27:26]),
        .DOC(rd_dout[29:28]),
        .DOD(NLW_Mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_30_31_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_30_31
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[31:30]),
        .DOB(NLW_Mem_reg_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_Mem_reg_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_Mem_reg_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_30_31_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    Mem_reg_0_15_30_31_i_1
       (.I0(wr_vld),
        .I1(full),
        .O(Mem_reg_0_15_30_31_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M Mem_reg_0_15_6_11
       (.ADDRA({1'b0,fifo_head_reg_rep__0}),
        .ADDRB({1'b0,fifo_head_reg_rep__0}),
        .ADDRC({1'b0,fifo_head_reg_rep__0}),
        .ADDRD({1'b0,fifo_tail[3:0]}),
        .DIA(wr_din[7:6]),
        .DIB(wr_din[9:8]),
        .DIC(wr_din[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rd_dout[7:6]),
        .DOB(rd_dout[9:8]),
        .DOC(rd_dout[11:10]),
        .DOD(NLW_Mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(Mem_reg_0_15_30_31_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0000001F)) 
    emptyN_INST_0
       (.I0(\^rd_cnt [1]),
        .I1(\^rd_cnt [0]),
        .I2(\^rd_cnt [2]),
        .I3(\^rd_cnt [3]),
        .I4(full),
        .O(emptyN));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    empty_INST_0
       (.I0(empty_INST_0_i_1_n_0),
        .I1(fifo_tail[0]),
        .I2(fifo_head[0]),
        .I3(fifo_tail[4]),
        .I4(fifo_head[4]),
        .O(empty));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_INST_0_i_1
       (.I0(fifo_tail[3]),
        .I1(fifo_head[3]),
        .I2(fifo_tail[1]),
        .I3(fifo_head[1]),
        .I4(fifo_head[2]),
        .I5(fifo_tail[2]),
        .O(empty_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \fifo_head[0]_i_1 
       (.I0(clr),
        .I1(next_head_reg__0[0]),
        .O(\fifo_head[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_head[1]_i_1 
       (.I0(next_head_reg__0[1]),
        .I1(clr),
        .O(\fifo_head[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \fifo_head[2]_i_1 
       (.I0(clr),
        .I1(next_head_reg__0[2]),
        .O(\fifo_head[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \fifo_head[3]_i_1 
       (.I0(clr),
        .I1(next_head_reg__0[3]),
        .O(\fifo_head[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_head[4]_i_1 
       (.I0(clr),
        .I1(\rd_cnt[4]_i_3_n_0 ),
        .O(next_head));
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_head[4]_i_2 
       (.I0(next_head_reg__0[4]),
        .I1(clr),
        .O(\fifo_head[4]_i_2_n_0 ));
  FDCE \fifo_head_reg[0] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[0]_i_1_n_0 ),
        .Q(fifo_head[0]));
  FDCE \fifo_head_reg[1] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[1]_i_1_n_0 ),
        .Q(fifo_head[1]));
  FDCE \fifo_head_reg[2] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[2]_i_1_n_0 ),
        .Q(fifo_head[2]));
  FDCE \fifo_head_reg[3] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[3]_i_1_n_0 ),
        .Q(fifo_head[3]));
  FDCE \fifo_head_reg[4] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[4]_i_2_n_0 ),
        .Q(fifo_head[4]));
  FDCE \fifo_head_reg_rep[0] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[0]_i_1_n_0 ),
        .Q(fifo_head_reg_rep__0[0]));
  FDCE \fifo_head_reg_rep[1] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[1]_i_1_n_0 ),
        .Q(fifo_head_reg_rep__0[1]));
  FDCE \fifo_head_reg_rep[2] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[2]_i_1_n_0 ),
        .Q(fifo_head_reg_rep__0[2]));
  FDCE \fifo_head_reg_rep[3] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\fifo_head[3]_i_1_n_0 ),
        .Q(fifo_head_reg_rep__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_tail[0]_i_1 
       (.I0(next_tail_reg__0[0]),
        .I1(clr),
        .O(\fifo_tail[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_tail[1]_i_1 
       (.I0(next_tail_reg__0[1]),
        .I1(clr),
        .O(\fifo_tail[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_tail[2]_i_1 
       (.I0(next_tail_reg__0[2]),
        .I1(clr),
        .O(\fifo_tail[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_tail[3]_i_1 
       (.I0(next_tail_reg__0[3]),
        .I1(clr),
        .O(\fifo_tail[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \fifo_tail[4]_i_1 
       (.I0(clr),
        .I1(wr_vld),
        .I2(full),
        .O(next_tail));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \fifo_tail[4]_i_2 
       (.I0(clr),
        .I1(next_tail_reg__0[4]),
        .O(\fifo_tail[4]_i_2_n_0 ));
  FDCE \fifo_tail_reg[0] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[0]_i_1_n_0 ),
        .Q(fifo_tail[0]));
  FDCE \fifo_tail_reg[1] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[1]_i_1_n_0 ),
        .Q(fifo_tail[1]));
  FDCE \fifo_tail_reg[2] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[2]_i_1_n_0 ),
        .Q(fifo_tail[2]));
  FDCE \fifo_tail_reg[3] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[3]_i_1_n_0 ),
        .Q(fifo_tail[3]));
  FDCE \fifo_tail_reg[4] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\fifo_tail[4]_i_2_n_0 ),
        .Q(fifo_tail[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    fullN_INST_0
       (.I0(\^rd_cnt [3]),
        .I1(\^rd_cnt [2]),
        .I2(full),
        .O(fullN));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \next_head[0]_i_1 
       (.I0(clr),
        .I1(next_head_reg__0[0]),
        .O(\next_head[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \next_head[1]_i_1 
       (.I0(next_head_reg__0[1]),
        .I1(clr),
        .I2(next_head_reg__0[0]),
        .O(\next_head[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \next_head[2]_i_1 
       (.I0(next_head_reg__0[0]),
        .I1(next_head_reg__0[1]),
        .I2(next_head_reg__0[2]),
        .I3(clr),
        .O(\next_head[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \next_head[3]_i_1 
       (.I0(next_head_reg__0[0]),
        .I1(next_head_reg__0[1]),
        .I2(next_head_reg__0[2]),
        .I3(next_head_reg__0[3]),
        .I4(clr),
        .O(\next_head[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \next_head[4]_i_1 
       (.I0(next_head_reg__0[2]),
        .I1(next_head_reg__0[1]),
        .I2(next_head_reg__0[0]),
        .I3(next_head_reg__0[3]),
        .I4(next_head_reg__0[4]),
        .I5(clr),
        .O(\next_head[4]_i_1_n_0 ));
  FDPE \next_head_reg[0] 
       (.C(clk),
        .CE(next_head),
        .D(\next_head[0]_i_1_n_0 ),
        .PRE(rst),
        .Q(next_head_reg__0[0]));
  FDCE \next_head_reg[1] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\next_head[1]_i_1_n_0 ),
        .Q(next_head_reg__0[1]));
  FDCE \next_head_reg[2] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\next_head[2]_i_1_n_0 ),
        .Q(next_head_reg__0[2]));
  FDCE \next_head_reg[3] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\next_head[3]_i_1_n_0 ),
        .Q(next_head_reg__0[3]));
  FDCE \next_head_reg[4] 
       (.C(clk),
        .CE(next_head),
        .CLR(rst),
        .D(\next_head[4]_i_1_n_0 ),
        .Q(next_head_reg__0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \next_tail[0]_i_1 
       (.I0(clr),
        .I1(next_tail_reg__0[0]),
        .O(\next_tail[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \next_tail[1]_i_1 
       (.I0(next_tail_reg__0[1]),
        .I1(clr),
        .I2(next_tail_reg__0[0]),
        .O(\next_tail[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \next_tail[2]_i_1 
       (.I0(next_tail_reg__0[0]),
        .I1(next_tail_reg__0[1]),
        .I2(next_tail_reg__0[2]),
        .I3(clr),
        .O(\next_tail[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \next_tail[3]_i_1 
       (.I0(next_tail_reg__0[0]),
        .I1(next_tail_reg__0[1]),
        .I2(next_tail_reg__0[2]),
        .I3(next_tail_reg__0[3]),
        .I4(clr),
        .O(\next_tail[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \next_tail[4]_i_1 
       (.I0(next_tail_reg__0[2]),
        .I1(next_tail_reg__0[1]),
        .I2(next_tail_reg__0[0]),
        .I3(next_tail_reg__0[3]),
        .I4(next_tail_reg__0[4]),
        .I5(clr),
        .O(\next_tail[4]_i_1_n_0 ));
  FDPE \next_tail_reg[0] 
       (.C(clk),
        .CE(next_tail),
        .D(\next_tail[0]_i_1_n_0 ),
        .PRE(rst),
        .Q(next_tail_reg__0[0]));
  FDCE \next_tail_reg[1] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\next_tail[1]_i_1_n_0 ),
        .Q(next_tail_reg__0[1]));
  FDCE \next_tail_reg[2] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\next_tail[2]_i_1_n_0 ),
        .Q(next_tail_reg__0[2]));
  FDCE \next_tail_reg[3] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\next_tail[3]_i_1_n_0 ),
        .Q(next_tail_reg__0[3]));
  FDCE \next_tail_reg[4] 
       (.C(clk),
        .CE(next_tail),
        .CLR(rst),
        .D(\next_tail[4]_i_1_n_0 ),
        .Q(next_tail_reg__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd_cnt[0]_i_1 
       (.I0(clr),
        .I1(\^rd_cnt [0]),
        .O(\rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F70808F7)) 
    \rd_cnt[1]_i_1 
       (.I0(\rd_cnt[4]_i_3_n_0 ),
        .I1(wr_vld),
        .I2(full),
        .I3(\^rd_cnt [0]),
        .I4(\^rd_cnt [1]),
        .I5(clr),
        .O(\rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00007E81)) 
    \rd_cnt[2]_i_1 
       (.I0(\^rd_cnt [0]),
        .I1(\^rd_cnt [1]),
        .I2(rd_cnt13_out),
        .I3(\^rd_cnt [2]),
        .I4(clr),
        .O(\rd_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444444444441)) 
    \rd_cnt[3]_i_1 
       (.I0(clr),
        .I1(\^rd_cnt [3]),
        .I2(\^rd_cnt [2]),
        .I3(\^rd_cnt [0]),
        .I4(\^rd_cnt [1]),
        .I5(rd_cnt13_out),
        .O(\rd_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0000D500)) 
    \rd_cnt[3]_i_2 
       (.I0(rd_rdy),
        .I1(empty_INST_0_i_1_n_0),
        .I2(\rd_cnt[4]_i_5_n_0 ),
        .I3(wr_vld),
        .I4(full),
        .O(rd_cnt13_out));
  LUT4 #(
    .INIT(16'hBBEB)) 
    \rd_cnt[4]_i_1 
       (.I0(clr),
        .I1(\rd_cnt[4]_i_3_n_0 ),
        .I2(wr_vld),
        .I3(full),
        .O(\rd_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444444444441)) 
    \rd_cnt[4]_i_2 
       (.I0(clr),
        .I1(full),
        .I2(\^rd_cnt [2]),
        .I3(\rd_cnt[4]_i_4_n_0 ),
        .I4(\^rd_cnt [1]),
        .I5(\^rd_cnt [3]),
        .O(\rd_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h90090000FFFFFFFF)) 
    \rd_cnt[4]_i_3 
       (.I0(fifo_head[4]),
        .I1(fifo_tail[4]),
        .I2(fifo_head[0]),
        .I3(fifo_tail[0]),
        .I4(empty_INST_0_i_1_n_0),
        .I5(rd_rdy),
        .O(\rd_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BB2B2B2B)) 
    \rd_cnt[4]_i_4 
       (.I0(\^rd_cnt [0]),
        .I1(\^rd_cnt [1]),
        .I2(rd_rdy),
        .I3(empty_INST_0_i_1_n_0),
        .I4(\rd_cnt[4]_i_5_n_0 ),
        .I5(\rd_cnt[4]_i_6_n_0 ),
        .O(\rd_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \rd_cnt[4]_i_5 
       (.I0(fifo_tail[0]),
        .I1(fifo_head[0]),
        .I2(fifo_tail[4]),
        .I3(fifo_head[4]),
        .O(\rd_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \rd_cnt[4]_i_6 
       (.I0(wr_vld),
        .I1(full),
        .O(\rd_cnt[4]_i_6_n_0 ));
  FDCE \rd_cnt_reg[0] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[0]_i_1_n_0 ),
        .Q(\^rd_cnt [0]));
  FDCE \rd_cnt_reg[1] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[1]_i_1_n_0 ),
        .Q(\^rd_cnt [1]));
  FDCE \rd_cnt_reg[2] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[2]_i_1_n_0 ),
        .Q(\^rd_cnt [2]));
  FDCE \rd_cnt_reg[3] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[3]_i_1_n_0 ),
        .Q(\^rd_cnt [3]));
  FDCE \rd_cnt_reg[4] 
       (.C(clk),
        .CE(\rd_cnt[4]_i_1_n_0 ),
        .CLR(rst),
        .D(\rd_cnt[4]_i_2_n_0 ),
        .Q(full));
  LUT1 #(
    .INIT(2'h1)) 
    rd_vld_INST_0
       (.I0(empty),
        .O(rd_vld));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_cnt[1]_INST_0 
       (.I0(\^rd_cnt [1]),
        .I1(\^rd_cnt [0]),
        .O(\^wr_cnt [1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \wr_cnt[2]_INST_0 
       (.I0(\^rd_cnt [0]),
        .I1(\^rd_cnt [1]),
        .I2(\^rd_cnt [2]),
        .O(\^wr_cnt [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \wr_cnt[3]_INST_0 
       (.I0(\^rd_cnt [2]),
        .I1(\^rd_cnt [1]),
        .I2(\^rd_cnt [0]),
        .I3(\^rd_cnt [3]),
        .O(\^wr_cnt [3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \wr_cnt[4]_INST_0 
       (.I0(\^rd_cnt [1]),
        .I1(\^rd_cnt [0]),
        .I2(\^rd_cnt [2]),
        .I3(\^rd_cnt [3]),
        .I4(full),
        .O(\^wr_cnt [4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    wr_rdy_INST_0
       (.I0(full),
        .O(wr_rdy));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl; //();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
