{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456496987608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456496987613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 14:29:47 2016 " "Processing started: Fri Feb 26 14:29:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456496987613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456496987613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456496987613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456496988506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496988659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456496988659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbitfulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tenbitfulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tenbitfulladder " "Found entity 1: tenbitfulladder" {  } { { "tenbitfulladder.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/tenbitfulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496988696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456496988696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/sum.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496988725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456496988725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496988752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456496988752 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/lastsum.bdf " "Can't analyze file -- file output_files/lastsum.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1456496988791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lastsum.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lastsum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lastsum " "Found entity 1: lastsum" {  } { { "lastsum.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/lastsum.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496988814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456496988814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registeredmultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registeredmultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registeredmultiplier " "Found entity 1: registeredmultiplier" {  } { { "registeredmultiplier.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/registeredmultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496988833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456496988833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl0_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl0_altclkctrl_uhi-RTL" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/altclkctrl0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496989452 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl0-RTL " "Found design unit 2: altclkctrl0-RTL" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/altclkctrl0.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496989452 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl0_altclkctrl_uhi " "Found entity 1: altclkctrl0_altclkctrl_uhi" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/altclkctrl0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496989452 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl0 " "Found entity 2: altclkctrl0" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/altclkctrl0.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496989452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456496989452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinedmultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelinedmultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipelinedmultiplier " "Found entity 1: pipelinedmultiplier" {  } { { "pipelinedmultiplier.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/pipelinedmultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456496989468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456496989468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registeredmultiplier " "Elaborating entity \"registeredmultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456496989584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0 altclkctrl0:inst2 " "Elaborating entity \"altclkctrl0\" for hierarchy \"altclkctrl0:inst2\"" {  } { { "registeredmultiplier.bdf" "inst2" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/registeredmultiplier.bdf" { { 416 592 752 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456496989669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0_altclkctrl_uhi altclkctrl0:inst2\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component " "Elaborating entity \"altclkctrl0_altclkctrl_uhi\" for hierarchy \"altclkctrl0:inst2\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\"" {  } { { "altclkctrl0.vhd" "altclkctrl0_altclkctrl_uhi_component" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/altclkctrl0.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456496989704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelinedmultiplier pipelinedmultiplier:inst " "Elaborating entity \"pipelinedmultiplier\" for hierarchy \"pipelinedmultiplier:inst\"" {  } { { "registeredmultiplier.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/registeredmultiplier.bdf" { { 208 672 880 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456496989725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lastsum pipelinedmultiplier:inst\|lastsum:inst2 " "Elaborating entity \"lastsum\" for hierarchy \"pipelinedmultiplier:inst\|lastsum:inst2\"" {  } { { "pipelinedmultiplier.bdf" "inst2" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/pipelinedmultiplier.bdf" { { 320 1584 1752 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456496989776 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "lastsum.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/lastsum.bdf" { { 296 168 200 328 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1456496989785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenbitfulladder pipelinedmultiplier:inst\|lastsum:inst2\|tenbitfulladder:inst " "Elaborating entity \"tenbitfulladder\" for hierarchy \"pipelinedmultiplier:inst\|lastsum:inst2\|tenbitfulladder:inst\"" {  } { { "lastsum.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/lastsum.bdf" { { 72 584 752 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456496989802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder pipelinedmultiplier:inst\|lastsum:inst2\|tenbitfulladder:inst\|fulladder:inst10 " "Elaborating entity \"fulladder\" for hierarchy \"pipelinedmultiplier:inst\|lastsum:inst2\|tenbitfulladder:inst\|fulladder:inst10\"" {  } { { "tenbitfulladder.bdf" "inst10" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/tenbitfulladder.bdf" { { 176 1704 1800 320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456496989822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum pipelinedmultiplier:inst\|sum:inst16 " "Elaborating entity \"sum\" for hierarchy \"pipelinedmultiplier:inst\|sum:inst16\"" {  } { { "pipelinedmultiplier.bdf" "inst16" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/pipelinedmultiplier.bdf" { { 320 1272 1440 416 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456496989935 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "sum.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/multiplier/sum.bdf" { { 376 136 168 408 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1456496989940 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "39 " "Ignored 39 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1456496990894 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1456496990894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1456496991382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456496993186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456496993186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456496993357 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456496993357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456496993357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456496993357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456496993472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 14:29:53 2016 " "Processing ended: Fri Feb 26 14:29:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456496993472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456496993472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456496993472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456496993472 ""}
