

================================================================
== Vivado HLS Report for 'feature_extractor'
================================================================
* Date:           Fri Nov 25 03:53:42 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        cnn_layer_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  91686|  91686|  91687|  91687|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+-------+-------+-------+-------+---------+
        |                                       |                            |    Latency    |    Interval   | Pipeline|
        |                Instance               |           Module           |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------------------+----------------------------+-------+-------+-------+-------+---------+
        |grp_feature_extractor_convolve_fu_155  |feature_extractor_convolve  |  29666|  29666|  29666|  29666|   none  |
        |grp_feature_extractor_maxpool_fu_168   |feature_extractor_maxpool   |    617|    617|    617|    617|   none  |
        +---------------------------------------+----------------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Convolve          |  89004|  89004|     29668|          -|          -|     3|    no    |
        |- Threshold         |    822|    822|       274|          -|          -|     3|    no    |
        | + Threshold.1      |    272|    272|        34|          -|          -|     8|    no    |
        |  ++ Threshold.1.1  |     32|     32|         4|          -|          -|     8|    no    |
        |- Pool              |   1857|   1857|       619|          -|          -|     3|    no    |
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    1689|   3182|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     43|
|Register         |        -|      -|     114|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      5|    1803|   3329|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |grp_feature_extractor_convolve_fu_155     |feature_extractor_convolve            |        0|      5|  1006|  1527|
    |feature_extractor_fcmp_32ns_32ns_1_1_U15  |feature_extractor_fcmp_32ns_32ns_1_1  |        0|      0|    66|   239|
    |grp_feature_extractor_maxpool_fu_168      |feature_extractor_maxpool             |        0|      0|   617|  1416|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                     |                                      |        0|      5|  1689|  3182|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+

    * Memory: 
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |C_U    |feature_extractor_C  |        1|  0|   0|   192|   32|     1|         6144|
    |S_U    |feature_extractor_C  |        1|  0|   0|   192|   32|     1|         6144|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                     |        2|  0|   0|   384|   64|     2|        12288|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_190_p2          |     +    |      0|  0|   2|           2|           1|
    |i_2_fu_226_p2          |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_202_p2          |     +    |      0|  0|   2|           2|           1|
    |j_2_fu_259_p2          |     +    |      0|  0|   4|           4|           1|
    |k_1_fu_333_p2          |     +    |      0|  0|   2|           2|           1|
    |p_addr1_fu_236_p2      |     +    |      0|  0|   6|           6|           6|
    |p_addr3_fu_269_p2      |     +    |      0|  0|  32|          32|          32|
    |S_d0                   |  Select  |      0|  0|  32|           1|           1|
    |tmp_6_fu_314_p2        |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_196_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond1_i_fu_220_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_184_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_327_p2     |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_i_fu_253_p2   |   icmp   |      0|  0|   2|           4|           5|
    |notlhs_fu_296_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_302_p2       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_4_fu_308_p2        |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 104|         100|          65|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |A_ce0        |   1|          2|    1|          2|
    |C_address0   |   8|          3|    8|         24|
    |C_ce0        |   1|          3|    1|          3|
    |C_we0        |   1|          2|    1|          2|
    |S_address0   |   8|          3|    8|         24|
    |S_ce0        |   1|          3|    1|          3|
    |W_ce0        |   1|          2|    1|          2|
    |ap_NS_fsm    |   6|         12|    1|         12|
    |feature_ce0  |   1|          2|    1|          2|
    |feature_we0  |   1|          2|    1|          2|
    |i_i_reg_121  |   4|          2|    4|          8|
    |i_reg_98     |   2|          2|    2|          4|
    |j_i_reg_132  |   4|          2|    4|          8|
    |j_reg_110    |   2|          2|    2|          4|
    |k_reg_143    |   2|          2|    2|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  43|         44|   38|        104|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |C_load_reg_391                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                    |  11|   0|   11|          0|
    |grp_feature_extractor_convolve_fu_155_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_feature_extractor_maxpool_fu_168_ap_start_ap_start_reg   |   1|   0|    1|          0|
    |i_1_reg_342                                                  |   2|   0|    2|          0|
    |i_2_reg_363                                                  |   4|   0|    4|          0|
    |i_i_reg_121                                                  |   4|   0|    4|          0|
    |i_reg_98                                                     |   2|   0|    2|          0|
    |j_1_reg_350                                                  |   2|   0|    2|          0|
    |j_2_reg_376                                                  |   4|   0|    4|          0|
    |j_i_reg_132                                                  |   4|   0|    4|          0|
    |j_reg_110                                                    |   2|   0|    2|          0|
    |k_1_reg_406                                                  |   2|   0|    2|          0|
    |k_reg_143                                                    |   2|   0|    2|          0|
    |p_addr2_reg_368                                              |   6|   0|   32|         26|
    |p_addr_cast_reg_355                                          |   2|   0|    6|          4|
    |tmp_6_reg_398                                                |   1|   0|    1|          0|
    |tmp_8_reg_381                                                |  32|   0|   64|         32|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 114|   0|  176|         62|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | feature_extractor | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | feature_extractor | return value |
|ap_start          |  in |    1| ap_ctrl_hs | feature_extractor | return value |
|ap_done           | out |    1| ap_ctrl_hs | feature_extractor | return value |
|ap_idle           | out |    1| ap_ctrl_hs | feature_extractor | return value |
|ap_ready          | out |    1| ap_ctrl_hs | feature_extractor | return value |
|A_address0        | out |    8|  ap_memory |         A         |     array    |
|A_ce0             | out |    1|  ap_memory |         A         |     array    |
|A_q0              |  in |   32|  ap_memory |         A         |     array    |
|W_address0        | out |    7|  ap_memory |         W         |     array    |
|W_ce0             | out |    1|  ap_memory |         W         |     array    |
|W_q0              |  in |   32|  ap_memory |         W         |     array    |
|feature_address0  | out |    6|  ap_memory |      feature      |     array    |
|feature_ce0       | out |    1|  ap_memory |      feature      |     array    |
|feature_we0       | out |    1|  ap_memory |      feature      |     array    |
|feature_d0        | out |   32|  ap_memory |      feature      |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	10  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond1_i)
	4  / (exitcond1_i)
6 --> 
	5  / (exitcond_i)
	7  / (!exitcond_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	11  / (!exitcond)
11 --> 
	10  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([144 x i32]* %A) nounwind, !map !7

ST_1: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([75 x float]* %W) nounwind, !map !13

ST_1: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([48 x i32]* %feature) nounwind, !map !20

ST_1: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @feature_extractor_str) nounwind

ST_1: C [1/1] 2.71ns
:4  %C = alloca [192 x float], align 4

ST_1: S [1/1] 2.71ns
:5  %S = alloca [192 x float], align 4

ST_1: stg_18 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.93ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond2 [1/1] 1.36ns
:1  %exitcond2 = icmp eq i2 %i, -1

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: i_1 [1/1] 0.80ns
:3  %i_1 = add i2 %i, 1

ST_2: stg_23 [1/1] 1.57ns
:4  br i1 %exitcond2, label %.preheader3, label %2

ST_2: stg_24 [2/2] 0.00ns
:1  call fastcc void @feature_extractor_convolve([144 x i32]* nocapture %A, [75 x float]* nocapture %W, i2 %i, [192 x float]* nocapture %C, i2 %i) nounwind


 <State 3>: 0.00ns
ST_3: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

ST_3: stg_26 [1/2] 0.00ns
:1  call fastcc void @feature_extractor_convolve([144 x i32]* nocapture %A, [75 x float]* nocapture %W, i2 %i, [192 x float]* nocapture %C, i2 %i) nounwind

ST_3: stg_27 [1/1] 0.00ns
:2  br label %1


 <State 4>: 2.93ns
ST_4: j [1/1] 0.00ns
.preheader3:0  %j = phi i2 [ %j_1, %relu.exit ], [ 0, %1 ]

ST_4: exitcond1 [1/1] 1.36ns
.preheader3:1  %exitcond1 = icmp eq i2 %j, -1

ST_4: empty_7 [1/1] 0.00ns
.preheader3:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: j_1 [1/1] 0.80ns
.preheader3:3  %j_1 = add i2 %j, 1

ST_4: stg_32 [1/1] 1.57ns
.preheader3:4  br i1 %exitcond1, label %.preheader, label %3

ST_4: stg_33 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind

ST_4: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1) nounwind

ST_4: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %j, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
:3  %p_addr_cast = zext i5 %tmp_2 to i6

ST_4: stg_37 [1/1] 1.57ns
:4  br label %.loopexit


 <State 5>: 1.88ns
ST_5: i_i [1/1] 0.00ns
.loopexit:0  %i_i = phi i4 [ 0, %3 ], [ %i_2, %.preheader.i ]

ST_5: exitcond1_i [1/1] 1.88ns
.loopexit:1  %exitcond1_i = icmp eq i4 %i_i, -8

ST_5: empty_8 [1/1] 0.00ns
.loopexit:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_5: i_2 [1/1] 0.80ns
.loopexit:3  %i_2 = add i4 %i_i, 1

ST_5: stg_42 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1_i, label %relu.exit, label %.preheader.i.preheader

ST_5: tmp_i_trn_cast [1/1] 0.00ns
.preheader.i.preheader:0  %tmp_i_trn_cast = zext i4 %i_i to i6

ST_5: p_addr1 [1/1] 1.72ns
.preheader.i.preheader:1  %p_addr1 = add i6 %tmp_i_trn_cast, %p_addr_cast

ST_5: tmp_1 [1/1] 0.00ns
.preheader.i.preheader:2  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %p_addr1, i3 0)

ST_5: p_addr2 [1/1] 0.00ns
.preheader.i.preheader:3  %p_addr2 = zext i9 %tmp_1 to i32

ST_5: stg_47 [1/1] 1.57ns
.preheader.i.preheader:4  br label %.preheader.i

ST_5: empty_10 [1/1] 0.00ns
relu.exit:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_5: stg_49 [1/1] 0.00ns
relu.exit:1  br label %.preheader3


 <State 6>: 4.55ns
ST_6: j_i [1/1] 0.00ns
.preheader.i:0  %j_i = phi i4 [ %j_2, %4 ], [ 0, %.preheader.i.preheader ]

ST_6: exitcond_i [1/1] 1.88ns
.preheader.i:1  %exitcond_i = icmp eq i4 %j_i, -8

ST_6: empty_9 [1/1] 0.00ns
.preheader.i:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_6: j_2 [1/1] 0.80ns
.preheader.i:3  %j_2 = add i4 %j_i, 1

ST_6: stg_54 [1/1] 0.00ns
.preheader.i:4  br i1 %exitcond_i, label %.loopexit, label %4

ST_6: tmp_i_trn [1/1] 0.00ns
:0  %tmp_i_trn = zext i4 %j_i to i32

ST_6: p_addr3 [1/1] 1.84ns
:1  %p_addr3 = add i32 %tmp_i_trn, %p_addr2

ST_6: tmp_8 [1/1] 0.00ns
:2  %tmp_8 = zext i32 %p_addr3 to i64

ST_6: C_addr [1/1] 0.00ns
:3  %C_addr = getelementptr [192 x float]* %C, i64 0, i64 %tmp_8

ST_6: C_load [2/2] 2.71ns
:4  %C_load = load float* %C_addr, align 4


 <State 7>: 2.71ns
ST_7: C_load [1/2] 2.71ns
:4  %C_load = load float* %C_addr, align 4


 <State 8>: 8.16ns
ST_8: b_assign_to_int [1/1] 0.00ns
:5  %b_assign_to_int = bitcast float %C_load to i32

ST_8: tmp [1/1] 0.00ns
:6  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_assign_to_int, i32 23, i32 30)

ST_8: tmp_7 [1/1] 0.00ns
:7  %tmp_7 = trunc i32 %b_assign_to_int to i23

ST_8: notlhs [1/1] 2.00ns
:8  %notlhs = icmp ne i8 %tmp, -1

ST_8: notrhs [1/1] 2.39ns
:9  %notrhs = icmp eq i23 %tmp_7, 0

ST_8: tmp_4 [1/1] 1.37ns
:10  %tmp_4 = or i1 %notrhs, %notlhs

ST_8: tmp_5 [1/1] 6.79ns
:11  %tmp_5 = fcmp olt float %C_load, 0.000000e+00

ST_8: tmp_6 [1/1] 1.37ns
:12  %tmp_6 = and i1 %tmp_4, %tmp_5


 <State 9>: 4.08ns
ST_9: a_assign [1/1] 1.37ns
:13  %a_assign = select i1 %tmp_6, float 0.000000e+00, float %C_load

ST_9: S_addr [1/1] 0.00ns
:14  %S_addr = getelementptr [192 x float]* %S, i64 0, i64 %tmp_8

ST_9: stg_71 [1/1] 2.71ns
:15  store float %a_assign, float* %S_addr, align 4

ST_9: stg_72 [1/1] 0.00ns
:16  br label %.preheader.i


 <State 10>: 1.36ns
ST_10: k [1/1] 0.00ns
.preheader:0  %k = phi i2 [ %k_1, %5 ], [ 0, %.preheader3 ]

ST_10: exitcond [1/1] 1.36ns
.preheader:1  %exitcond = icmp eq i2 %k, -1

ST_10: empty_11 [1/1] 0.00ns
.preheader:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_10: k_1 [1/1] 0.80ns
.preheader:3  %k_1 = add i2 %k, 1

ST_10: stg_77 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %6, label %5

ST_10: stg_78 [2/2] 0.00ns
:1  call fastcc void @feature_extractor_maxpool([192 x float]* nocapture %S, i2 %k, [48 x i32]* nocapture %feature, i2 %k) nounwind

ST_10: stg_79 [1/1] 0.00ns
:0  ret void


 <State 11>: 0.00ns
ST_11: stg_80 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind

ST_11: stg_81 [1/2] 0.00ns
:1  call fastcc void @feature_extractor_maxpool([192 x float]* nocapture %S, i2 %k, [48 x i32]* nocapture %feature, i2 %k) nounwind

ST_11: stg_82 [1/1] 0.00ns
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f9b428e4730; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f9b4255dac0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f9b41caf4f0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_12          (specbitsmap      ) [ 000000000000]
stg_13          (specbitsmap      ) [ 000000000000]
stg_14          (specbitsmap      ) [ 000000000000]
stg_15          (spectopmodule    ) [ 000000000000]
C               (alloca           ) [ 001111111100]
S               (alloca           ) [ 001111111111]
stg_18          (br               ) [ 011100000000]
i               (phi              ) [ 001100000000]
exitcond2       (icmp             ) [ 001100000000]
empty           (speclooptripcount) [ 000000000000]
i_1             (add              ) [ 011100000000]
stg_23          (br               ) [ 001111111100]
stg_25          (specloopname     ) [ 000000000000]
stg_26          (call             ) [ 000000000000]
stg_27          (br               ) [ 011100000000]
j               (phi              ) [ 000010000000]
exitcond1       (icmp             ) [ 000011111100]
empty_7         (speclooptripcount) [ 000000000000]
j_1             (add              ) [ 001011111100]
stg_32          (br               ) [ 000011111111]
stg_33          (specloopname     ) [ 000000000000]
tmp_3           (specregionbegin  ) [ 000001111100]
tmp_2           (bitconcatenate   ) [ 000000000000]
p_addr_cast     (zext             ) [ 000001111100]
stg_37          (br               ) [ 000011111100]
i_i             (phi              ) [ 000001000000]
exitcond1_i     (icmp             ) [ 000011111100]
empty_8         (speclooptripcount) [ 000000000000]
i_2             (add              ) [ 000011111100]
stg_42          (br               ) [ 000000000000]
tmp_i_trn_cast  (zext             ) [ 000000000000]
p_addr1         (add              ) [ 000000000000]
tmp_1           (bitconcatenate   ) [ 000000000000]
p_addr2         (zext             ) [ 000000111100]
stg_47          (br               ) [ 000011111100]
empty_10        (specregionend    ) [ 000000000000]
stg_49          (br               ) [ 001011111100]
j_i             (phi              ) [ 000000100000]
exitcond_i      (icmp             ) [ 000011111100]
empty_9         (speclooptripcount) [ 000000000000]
j_2             (add              ) [ 000011111100]
stg_54          (br               ) [ 000011111100]
tmp_i_trn       (zext             ) [ 000000000000]
p_addr3         (add              ) [ 000000000000]
tmp_8           (zext             ) [ 000000011100]
C_addr          (getelementptr    ) [ 000000010000]
C_load          (load             ) [ 000000001100]
b_assign_to_int (bitcast          ) [ 000000000000]
tmp             (partselect       ) [ 000000000000]
tmp_7           (trunc            ) [ 000000000000]
notlhs          (icmp             ) [ 000000000000]
notrhs          (icmp             ) [ 000000000000]
tmp_4           (or               ) [ 000000000000]
tmp_5           (fcmp             ) [ 000000000000]
tmp_6           (and              ) [ 000000000100]
a_assign        (select           ) [ 000000000000]
S_addr          (getelementptr    ) [ 000000000000]
stg_71          (store            ) [ 000000000000]
stg_72          (br               ) [ 000011111100]
k               (phi              ) [ 000000000011]
exitcond        (icmp             ) [ 000000000011]
empty_11        (speclooptripcount) [ 000000000000]
k_1             (add              ) [ 000010000011]
stg_77          (br               ) [ 000000000000]
stg_79          (ret              ) [ 000000000000]
stg_80          (specloopname     ) [ 000000000000]
stg_81          (call             ) [ 000000000000]
stg_82          (br               ) [ 000010000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="feature">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_extractor_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_extractor_convolve"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_extractor_maxpool"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="C_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="S_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="S/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="C_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="S_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="10" slack="3"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="stg_71_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_71/9 "/>
</bind>
</comp>

<comp id="98" class="1005" name="i_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="1"/>
<pin id="100" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="2" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="j_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="j_i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_i_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/6 "/>
</bind>
</comp>

<comp id="143" class="1005" name="k_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="k_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/10 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_feature_extractor_convolve_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="2" slack="0"/>
<pin id="160" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="2" slack="0"/>
<pin id="162" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_24/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_feature_extractor_maxpool_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="2" slack="0"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="2" slack="0"/>
<pin id="174" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_78/10 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_5_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="exitcond1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_addr_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="exitcond1_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_i_trn_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_trn_cast/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_addr1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="1"/>
<pin id="239" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_addr2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="exitcond_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_i_trn_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_trn/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_addr3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="1"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_8_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="b_assign_to_int_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b_assign_to_int/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="0" index="3" bw="6" slack="0"/>
<pin id="287" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="notlhs_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="notrhs_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="23" slack="0"/>
<pin id="304" dir="0" index="1" bw="23" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_6_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="a_assign_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="2"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="k_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/10 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="j_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="p_addr_cast_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="1"/>
<pin id="357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_cast "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_addr2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_addr2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="j_2_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_8_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="3"/>
<pin id="383" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="386" class="1005" name="C_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="C_load_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_6_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="k_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="50" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="76" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="87" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="102" pin="4"/><net_sink comp="155" pin=3"/></net>

<net id="167"><net_src comp="102" pin="4"/><net_sink comp="155" pin=5"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="147" pin="4"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="178"><net_src comp="147" pin="4"/><net_sink comp="168" pin=4"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="102" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="102" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="114" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="114" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="114" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="125" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="125" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="125" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="136" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="136" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="136" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="279" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="282" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="292" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="296" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="179" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="331"><net_src comp="147" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="147" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="190" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="353"><net_src comp="202" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="358"><net_src comp="216" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="366"><net_src comp="226" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="371"><net_src comp="249" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="379"><net_src comp="259" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="384"><net_src comp="274" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="389"><net_src comp="76" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="394"><net_src comp="82" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="401"><net_src comp="314" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="409"><net_src comp="333" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		stg_23 : 2
		stg_24 : 1
	State 3
	State 4
		exitcond1 : 1
		j_1 : 1
		stg_32 : 2
		tmp_2 : 1
		p_addr_cast : 2
	State 5
		exitcond1_i : 1
		i_2 : 1
		stg_42 : 2
		tmp_i_trn_cast : 1
		p_addr1 : 2
		tmp_1 : 3
		p_addr2 : 4
	State 6
		exitcond_i : 1
		j_2 : 1
		stg_54 : 2
		tmp_i_trn : 1
		p_addr3 : 2
		tmp_8 : 3
		C_addr : 4
		C_load : 5
	State 7
	State 8
		tmp : 1
		tmp_7 : 1
		notlhs : 2
		notrhs : 2
		tmp_4 : 3
		tmp_6 : 3
	State 9
		stg_71 : 1
	State 10
		exitcond : 1
		k_1 : 1
		stg_77 : 2
		stg_78 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   | grp_feature_extractor_convolve_fu_155 |    5    |  10.997 |   1079  |   1461  |
|          |  grp_feature_extractor_maxpool_fu_168 |    0    |  4.713  |   679   |   1199  |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fcmp   |              tmp_5_fu_179             |    0    |    0    |    66   |   239   |
|----------|---------------------------------------|---------|---------|---------|---------|
|  select  |            a_assign_fu_320            |    0    |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |               i_1_fu_190              |    0    |    0    |    0    |    2    |
|          |               j_1_fu_202              |    0    |    0    |    0    |    2    |
|          |               i_2_fu_226              |    0    |    0    |    0    |    4    |
|    add   |             p_addr1_fu_236            |    0    |    0    |    0    |    5    |
|          |               j_2_fu_259              |    0    |    0    |    0    |    4    |
|          |             p_addr3_fu_269            |    0    |    0    |    0    |    9    |
|          |               k_1_fu_333              |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            exitcond2_fu_184           |    0    |    0    |    0    |    1    |
|          |            exitcond1_fu_196           |    0    |    0    |    0    |    1    |
|          |           exitcond1_i_fu_220          |    0    |    0    |    0    |    2    |
|   icmp   |           exitcond_i_fu_253           |    0    |    0    |    0    |    2    |
|          |             notlhs_fu_296             |    0    |    0    |    0    |    3    |
|          |             notrhs_fu_302             |    0    |    0    |    0    |    8    |
|          |            exitcond_fu_327            |    0    |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    or    |              tmp_4_fu_308             |    0    |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    and   |              tmp_6_fu_314             |    0    |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              tmp_2_fu_208             |    0    |    0    |    0    |    0    |
|          |              tmp_1_fu_241             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           p_addr_cast_fu_216          |    0    |    0    |    0    |    0    |
|          |         tmp_i_trn_cast_fu_232         |    0    |    0    |    0    |    0    |
|   zext   |             p_addr2_fu_249            |    0    |    0    |    0    |    0    |
|          |            tmp_i_trn_fu_265           |    0    |    0    |    0    |    0    |
|          |              tmp_8_fu_274             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|partselect|               tmp_fu_282              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   trunc  |              tmp_7_fu_292             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    5    |  15.71  |   1824  |   2979  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  C |    1   |    0   |    0   |
|  S |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   C_addr_reg_386  |    8   |
|   C_load_reg_391  |   32   |
|    i_1_reg_342    |    2   |
|    i_2_reg_363    |    4   |
|    i_i_reg_121    |    4   |
|      i_reg_98     |    2   |
|    j_1_reg_350    |    2   |
|    j_2_reg_376    |    4   |
|    j_i_reg_132    |    4   |
|     j_reg_110     |    2   |
|    k_1_reg_406    |    2   |
|     k_reg_143     |    2   |
|  p_addr2_reg_368  |   32   |
|p_addr_cast_reg_355|    6   |
|   tmp_6_reg_398   |    1   |
|   tmp_8_reg_381   |   64   |
+-------------------+--------+
|       Total       |   171  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |   8  |   16   ||    8    |
|     i_reg_98     |  p0  |   2  |   2  |    4   ||    2    |
|     k_reg_143    |  p0  |   2  |   2  |    4   ||    2    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  4.713  ||    12   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   15   |  1824  |  2979  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   12   |
|  Register |    -   |    -   |    -   |   171  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   20   |  1995  |  2991  |
+-----------+--------+--------+--------+--------+--------+
