dblpkey;tag;mdate;title;booktitle;year;journal;ee;contains
journals/tcad/ShimaTLD83;article;2017-05-20;"Table Look-Up MOSFET Modeling System Using a 2-D Device Simulator and Monotonic Piecewise Cubic Interpolation.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270029";0
journals/tcad/Ramnath03;article;2017-05-20;"New approximations for the rectilinear Steiner arborescence problem [VLSI layout].";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814249";0
journals/tcad/DiazKD94;article;2017-05-20;"Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275358";0
journals/tcad/IsmailA04;article;2017-05-20;"Computation of signal-threshold crossing times directly from higher order moments.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829795";0
journals/tcad/PengK94;article;2017-05-20;"Automated transformation of algorithms into register-transfer level implementations.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259939";0
journals/tcad/PomeranzR97;article;2017-05-20;"LOCSTEP: a logic-simulation-based test generation procedure.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631218";0
journals/tcad/PadmanabanT03;article;2017-05-20;"An implicit path-delay fault diagnosis methodology.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818132";0
journals/tcad/WangZXLCS16;article;2017-05-20;"On the Optimal Threshold Voltage Computation of On-Chip Noise Sensors.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2513007";0
journals/tcad/PetrovO04;article;2017-05-20;"Tag compression for low power in dynamically customizable embedded processors.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829823";0
journals/tcad/Law91;article;2017-05-20;"Parameters for point-defect diffusion and recombination.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85758";0
journals/tcad/WongDKSP06;article;2017-05-20;"A statistical methodology for wire-length prediction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855885";0
journals/tcad/BurnsF98;article;2017-05-20;"C5M-a control-logic layout synthesis system for high-performance microprocessors.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.673629";1
journals/tcad/Nicolaidis89;article;2017-05-20;"Self-exercising checkers for unified built-in self-test (UBIST).";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21840";0
journals/tcad/AgrawalC15;article;2017-05-20;"Test-Cost Modeling and Optimal Test-Flow Selection of 3-D-Stacked ICs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419227";0
journals/tcad/Douglas85;article;2017-05-20;"A Multilevel Solver for Boundary Value Problems.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270141";0
journals/tcad/WasshuberKS97;article;2017-05-20;"SIMON-A simulator for single-electron tunnel devices and circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658562";0
journals/tcad/MalikBNS91;article;2017-06-08;"Reduced offsets for minimization of binary-valued functions.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75625";0
journals/tcad/ChoC07;article;2017-05-20;"Energy-Aware Clock-Frequency Assignment in Microprocessors and Memory Devices for Dynamic Voltage Scaling.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885835";0
journals/tcad/BrandBS98;article;2017-05-20;"Don't cares in synthesis: theoretical pitfalls and practical solutions.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703819";0
journals/tcad/LiS90;article;2017-05-20;"Pull up transistor folding.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55181";0
journals/tcad/MehtaPPP13;article;2017-06-14;"Data-Driven Mapping Using Local Patterns.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2272541";0
journals/tcad/Kaufmann90;article;2017-05-20;"A linear-time algorithm for routing in a convex grid.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46784";0
journals/tcad/JhaW93;article;2017-05-20;"Design and synthesis of self-checking VLSI circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229762";0
journals/tcad/HulgaardWA99;article;2017-05-20;"Equivalence checking of combinational circuits using Boolean expression diagrams.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771175";0
journals/tcad/Stein86;article;2017-05-20;"An Efficient Method of Sampling for Statistical Circuit Design.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270174";0
journals/tcad/GolshanKB11;article;2017-05-20;"SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2106851";0
journals/tcad/PalP17;article;2017-07-26;"The STREAM Mechanism for CPS Security The Case of the Smart Grid.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2565201";0
journals/tcad/Leon88;article;2017-05-20;"Numerical modeling of glass flow and spin-on planarization.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3146";0
journals/tcad/KrsticCC99;article;2017-05-20;"Primitive delay faults: identification, testing, and design for testability.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766720";0
journals/tcad/SinanogluA11;article;2017-05-20;"Unified 2-D X-Alignment for Improving the Observability of Response Compactors.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2160175";0
journals/tcad/PomeranzR06d;article;2017-05-20;"Improved n-Detection Test Sequences Under Transparent Scan.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.881334";0
journals/tcad/Goodwin-JohanssonSFM89;article;2017-05-20;"Two-dimensional impurity profiling with emission computed tomography techniques.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29587";0
journals/tcad/YuanLZ00;article;2017-05-20;"Computer-aided analysis of on-chip interconnects near semiconductorsubstrate for high-speed VLSI.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863639";0
journals/tcad/ChoCKHKH07;article;2017-05-20;"New Synthesis of One-Dimensional 90/150 Linear Hybrid Group Cellular Automata.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895784";0
journals/tcad/EickhoffE95;article;2017-05-20;"Levelized incomplete LU factorization and its application to large-scale circuit simulation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387732";0
journals/tcad/HuangWW16;article;2017-05-20;"Test-Suite-Based Analog/RF Test Time Reduction Using Canonical Correlation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2547904";0
journals/tcad/WuytackCM96;article;2017-05-20;"Transforming set data types to power optimal data structures.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503932";0
journals/tcad/LinMM11;article;2017-05-20;"On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097191";0
journals/tcad/LivramentoLCYXP17;article;2017-07-26;"Incremental Layer Assignment Driven by an External Signoff Timing Engine.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2638450";0
journals/tcad/LiFQTWCH06;article;2017-05-20;"Partitioning-Based Approach to Fast On-Chip Decoupling Capacitor Budgeting and Minimization.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870862";0
journals/tcad/ZhaoC12a;article;2017-05-20;"Cross-Contamination Avoidance for Droplet Routing in Digital Microfluidic Biochips.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2183369";0
journals/tcad/ChandraC01;article;2017-05-20;"System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913754";0
journals/tcad/CarragherCXFP96;article;2017-05-20;"Solving the net matching problem in high-performance chip design.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511570";0
journals/tcad/LingZB08;article;2017-05-20;"Scalable Synthesis and Clustering Techniques Using Decision Diagrams.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915545";0
journals/tcad/SeiculescuMBM10;article;2017-05-20;"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061610";0
journals/tcad/TanS03;article;2017-05-20;"Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807883";0
journals/tcad/MeyerC95;article;2017-07-18;"Active timing multilevel fault-simulation with switch-level accuracy.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466340";0
journals/tcad/Gonzalez-Echevarria17;article;2017-09-16;"An Automated Design Methodology of RF Circuits by Using Pareto-Optimal Fronts of EM-Simulated Inductors.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2564362";0
journals/tcad/SahooNMC15;article;2017-08-31;"A Case of Lightweight PUF Constructions: Cryptanalysis and Machine Learning Attacks.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2448677";0
journals/tcad/ParkDD00;article;2017-05-20;"Automatic checking of aggregation abstractions through stateenumeration.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875327";0
journals/tcad/TogawaYO98;article;2017-05-20;"Maple-opt: a performance-oriented simultaneous technology mapping, placement, and global routing algorithm for FPGAs.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720317";0
journals/tcad/YeLZPH10;article;2017-07-28;"Scalable Analysis of Mesh-Based Clock Distribution Networks Using Application-Specific Reduced Order Modeling.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2059090";0
journals/tcad/MeiR08;article;2017-05-20;"A Time-Domain Oscillator Envelope Tracking Algorithm Employing Dual Phase Conditions.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907259";0
journals/tcad/KumarT87;article;2017-05-20;"Modeling and Description of Processor-Based Systems with DTMSII.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270254";0
journals/tcad/Odanaka04;article;2017-05-20;"Multidimensional discretization of the stationary quantum drift-diffusion model for ultrasmall MOSFET structures.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828128";0
journals/tcad/GharaybehBA98;article;2017-05-20;"The path-status graph with application to delay fault simulation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703822";0
journals/tcad/HuM06;article;2017-05-20;"Comparison of Algorithms for Frequency Domain Coupled Device and Circuit Simulation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.871621";0
journals/tcad/KakizakiS85;article;2017-05-20;"A Modified Newton Method for the Steady-State Analysis.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270166";0
journals/tcad/ChanLLP87;article;2017-05-20;"A Subthreshold Conduction Model for Circuit Simulation of Submicron MOSFET.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270304";0
journals/tcad/Jha89;article;2017-05-20;"Separable codes for detecting unidirectional errors.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24885";0
journals/tcad/HrkicLB06;article;2017-05-20;"An Approach to Placement-Coupled Logic Replication.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.871624";0
journals/tcad/YangK07;article;2017-05-20;"Power Optimization for Universal Hash Function Data Path Using Divide-and-Concatenate Technique.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896308";0
journals/tcad/AcquavivaBR01;article;2017-05-20;"Software-controlled processor speed setting for low-power streamingmultimedia.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.959857";1
journals/tcad/BrambillaGG09;article;2017-06-08;"Determination of Floquet Exponents for Small-Signal Analysis of Nonlinear Periodic Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013285";0
journals/tcad/HuHZ16;article;2017-09-16;"Guest Editorial Leveraging Design Automation Techniques for Cyber-Physical System Design.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2548179";0
journals/tcad/HoV94;article;2017-05-20;"Interval graph algorithms for two-dimensional multiple folding of array-based VLSI layouts.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317463";0
journals/tcad/ShinKK10;article;2017-05-20;"Compact Models for Memristors Based on Charge-Flux Constitutive Relationships.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042891";0
journals/tcad/ShrivastavaIDPP09;article;2017-05-20;"Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013275";0
journals/tcad/SidorowiczB02;article;2017-05-20;"A framework for testing special-purpose memories.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804375";0
journals/tcad/PilarskiKK92;article;2017-05-20;"Estimating testing effectiveness of the circular self-test path technique.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170992";0
journals/tcad/SakallahMO92;article;2017-05-20;"Analysis and design of latch-controlled synchronous digital circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124419";1
journals/tcad/HinsbergerK92;article;2017-05-20;"A cell-based approach to performance optimization of fanout-free circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170993";0
journals/tcad/BrachtendorfB13;article;2017-05-20;"Grid Size Adapted Multistep Methods for High $Q$ Oscillators.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2269800";0
journals/tcad/JainPP92;article;2017-05-20;"Predicting system-level area and delay for pipelined and nonpipelined designs.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149767";0
journals/tcad/LelarasmeeRS82;article;2017-05-20;"The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270004";0
journals/tcad/DandaLMPST96;article;2017-05-20;"Optimal algorithms for planar over-the-cell routing problems.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543769";0
journals/tcad/RostamiM11;article;2017-05-20;"Dual-V";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097310";0
journals/tcad/NalamalpuSB02;article;2017-05-20;"Boosters for driving long onchip interconnects - design issues, interconnect synthesis, and comparison with repeaters.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974137";0
journals/tcad/EguroH05;article;2017-05-20;"Resource allocation for coarse-grain FPGA development.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852291";0
journals/tcad/VisweswariahR91;article;2017-05-20;"Piecewise approximate circuit simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87597";0
journals/tcad/SelvakkumaranK06;article;2017-05-20;"Multiobjective hypergraph-partitioning algorithms for cut and maximum subdomain-degree minimization.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854637";0
journals/tcad/UmbarkarSD14;article;2017-05-20;"Linear Programming-Based Optimization for Robust Data Modeling in a Distributed Sensing Platform.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2334295";0
journals/tcad/Zeng06;article;2017-05-20;"Modeling and Simulation of Electrified Droplets and Its Application to Computer-Aided Design of Digital Microfluidics.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857387";0
journals/tcad/JeongKPY10;article;2017-05-20;"Dose Map and Placement Co-Optimization for Improved Timing Yield and Leakage Power.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048397";0
journals/tcad/MukherjeeDM11;article;2017-05-20;"Auxiliary Specifications for Context-Sensitive Monitoring of AMS Assertions.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2155065";0
journals/tcad/HeraguSKB02;article;2017-05-20;"Test vector generation for charge sharing failures in dynamic logic.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804377";0
journals/tcad/YangC82;article;2017-05-20;"SPICE Modeling for Small Geometry MOSFET Circuits.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270008";0
journals/tcad/XuGFM08;article;2017-05-20;"Extraction of Parasitics in Inhomogeneous Substrates With a New Green Function-Based Method.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927766";0
journals/tcad/LaiPV94;article;2017-05-20;"EVBDD-based algorithms for integer linear programming, spectral transformation, and function decomposition.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298033";0
journals/tcad/LiuDC94;article;2017-05-20;"An efficient parallel critical path algorithm.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293948";0
journals/tcad/ReshadiGD06;article;2017-05-20;"Generic Processor Modeling for Automatically Generating Very Fast Cycle-Accurate Simulators.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882597";0
journals/tcad/Karri01;article;2017-05-20;"Guest editor's introduction to special section on high-level design validation and test.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2001.913753";0
journals/tcad/WakabayashiO00;article;2017-05-20;"C-based SoC design flow and EDA tools: an ASIC and system vendorperspective.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898829";0
journals/tcad/ZhaoXC11;article;2017-05-20;"Broadcast Electrode-Addressing and Scheduling Methods for Pin-Constrained Digital Microfluidic Biochips.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2116250";0
journals/tcad/BorahOI94;article;2017-05-20;"An edge-based heuristic for Steiner routing.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331412";0
journals/tcad/BrewerG90;article;2017-05-20;"Chippe: a system for constraint driven behavioral synthesis.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55208";0
journals/tcad/Sinanoglu08;article;2017-05-20;"Scan Architecture With Align-Encode.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2008926";0
journals/tcad/MilorV89;article;2017-05-20;"Detection of catastrophic faults in analog integrated circuits.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21830";0
journals/tcad/EbendtD06;article;2017-06-14;"Effect of improved lower bounds in dynamic BDD reordering.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854632";0
journals/tcad/WangSABKB06;article;2017-09-14;"Statistical Analysis and Design of HARP FPGAs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859485";0
journals/tcad/JimenezMZBA06;article;2017-06-14;"Comparison of two designs for the multifunction vehicle bus.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855925";0
journals/tcad/DingBM03;article;2017-05-20;"Accurate crosstalk noise modeling for early signal integrity analysis.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810741";0
journals/tcad/WolbertWKM94;article;2017-05-20;"Nonisothermal device simulation using the 2D numerical process/device simulator TRENDY and application to SOI-devices.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265671";0
journals/tcad/ChangTMC13;article;2017-05-20;"MANA: A Shortest Path Maze Algorithm Under Separation and Minimum Length NAnometer Rules.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2265878";0
journals/tcad/TsuiPD94;article;2017-06-14;"Power efficient technology decomposition and mapping under an extended power consumption model.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310900";0
journals/tcad/OrailogluP09;article;2017-05-20;"Guest Editorial Special Section on the IEEE Symposium on Application Specific Processors 2008.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035481";0
journals/tcad/FangC10;article;2017-06-08;"Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043586";0
journals/tcad/Madden02;article;2017-05-20;"Reporting of standard cell placement results.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980262";0
journals/tcad/ChenHC95;article;2017-05-20;"A preprocessor for improving channel routing hierarchical pin permutation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391738";0
journals/tcad/PasrichaD07;article;2017-05-20;"A Framework for Cosynthesis of Memory and Communication Architectures for MPSoC.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884487";0
journals/tcad/GuoK13;article;2017-05-20;"Recomputing with Permuted Operands: A Concurrent Error Detection Approach.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2263037";0
journals/tcad/YangSCZZ17;article;2017-10-19;"Improved Tangent Space-Based Distance Metric for Lithographic Hotspot Classification.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2638440";0
journals/tcad/LiP05;article;2017-07-27;"Compact reduced-order modeling of weakly nonlinear analog and RF circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837722";0
journals/tcad/HarrisHL99;article;2017-05-20;"Timing analysis including clock skew.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806806";0
journals/tcad/ShererSB90;article;2017-05-20;"SMALS: a novel database for two-dimensional object location.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45857";0
journals/tcad/YamagamiNUTO99;article;2017-05-20;"Analysis of communication circuits based on multidimensional Fourier transformation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775635";0
journals/tcad/DuttVS08;article;2017-05-20;"Built-in-Self-Test of FPGAs With Provable Diagnosabilities and High Diagnostic Coverage With Application to Online Testing.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906992";0
journals/tcad/XiangF02;article;2017-05-20;"Handling the pin overhead problem of DFTs for high-quality and at-speed tests.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801099";0
journals/tcad/SethA84;article;2017-05-20;"Characterizing the LSI Yield Equation from Wafer Test Data.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270065";0
journals/tcad/GnudiCGRB87;article;2017-06-14;"Sensitivity Analysis for Device Design.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270330";0
journals/tcad/Rose90;article;2017-05-20;"Parallel global routing for standard cells.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62733";0
journals/tcad/IonutiuRA08;article;2017-05-20;"Passivity-Preserving Model Reduction Using Dominant Spectral-Zero Interpolation.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006160";0
journals/tcad/ChenS93;article;2017-05-20;"A novel behavioral testability measure.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251159";0
journals/tcad/CongWL88;article;2017-05-20;"A new approach to three- or four-layer channel routing.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7808";0
journals/tcad/ForemanHCT11;article;2017-05-20;"Inclusion of Chemical-Mechanical Polishing Variation in Statistical Static Timing Analysis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2162066";0
journals/tcad/HuS00;article;2017-05-20;"Algorithms for non-Hanan-based optimization for VLSI interconnectunder a higher-order AWE model.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838994";0
journals/tcad/ShenQWPZL12;article;2017-05-20;"Inferring Assertion for Complementary Synthesis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2190735";0
journals/tcad/CasinoviS91;article;2017-06-08;"A macromodeling algorithm for analog circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68402";0
journals/tcad/McMackenC92;article;2017-05-20;"A numerical model for two-dimensional transient simulation of amorphous silicon thin-film transistors.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127624";0
journals/tcad/LinW00;article;2017-05-20;"Testing content-addressable memories using functional fault modelsand march-like algorithms.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845082";0
journals/tcad/StratigopoulosM05;article;2017-05-20;"Nonlinear decision boundaries for testing analog circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855835";0
journals/tcad/AinCD16;article;2017-05-20;"Feature Indented Assertions for Analog and Mixed-Signal Validation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2525798";0
journals/tcad/YeZCG15;article;2017-05-20;"Information-Theoretic Syndrome Evaluation, Statistical Root-Cause Analysis, and Correlation-Based Feature Selection for Guiding Board-Level Fault Diagnosis.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2399438";0
journals/tcad/Pinto-GuedesC88;article;2017-05-20;"A circuit simulation model for bipolar-induced breakdown in MOSFET.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3159";0
journals/tcad/LiuS95;article;2017-06-08;"Verification of Nyquist data converters using behavioral simulation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372375";0
journals/tcad/Marek-Sadowska87;article;2017-05-20;"Pad Assignment for Power Nets in VLSI Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270302";0
journals/tcad/JangKK10;article;2017-05-20;"Topology Synthesis for Low Power Cascaded Crossbar Switches.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2072730";0
journals/tcad/SkelinGCH17;article;2017-07-26;"Parameterized Dataflow Scenarios.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2597223";0
journals/tcad/NakatakeKK02;article;2017-05-20;"Consistent floorplanning with hierarchical superconstraints.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974136";0
journals/tcad/ItazakiK89;article;2017-05-20;"Test pattern generation for circuits with tri-state modules by Z-algorithm.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44513";0
journals/tcad/NagataNMI00;article;2017-05-20;"Measurements and analyses of substrate noise waveform inmixed-signal IC environment.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.848088";0
journals/tcad/LiuFC16;article;2017-05-20;"Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2513670";0
journals/tcad/Saab96;article;2017-05-20;"An improved linear placement algorithm using node compaction.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511574";0
journals/tcad/ChungA12;article;2017-06-08;"Refactoring of Timing Graphs and Its Use in Capturing Topological Correlation in SSTA.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2176731";0
journals/tcad/RaghunathanJ97;article;2017-05-20;"SCALP: an iterative-improvement-based low-power data path synthesis system.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663817";0
journals/tcad/Hayes86;article;2017-05-20;"Digital Simulation with Multiple Logic Values.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270196";0
journals/tcad/PomeranzRU95;article;2017-05-20;"NEST: a nonenumerative test generation method for path delay faults in combinational circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476581";0
journals/tcad/BadarogluWPDGM05;article;2017-05-20;"Digital ground bounce reduction by supply current shaping and clock frequency Modulation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839471";0
journals/tcad/DuttAT99;article;2017-05-20;"Partitioning using second-order information and stochastic-gainfunctions.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752926";0
journals/tcad/BuiHL92;article;2017-05-20;"A 2.5 approximation algorithm for the multi-via assignment problem.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177396";0
journals/tcad/Ye13;article;2017-05-20;"Noise Companion State-Space Passive Macromodeling for RF/mm-Wave Circuit Design.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2257925";0
journals/tcad/Chin92;article;2017-05-20;"Verified functions for generating signed-binary arithmetic hardware.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.180266";0
journals/tcad/FangCC12;article;2017-06-08;"Native-Conflict and Stitch-Aware Wire Perturbation for Double Patterning Technology.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2179039";0
journals/tcad/WilkenS90;article;2017-05-20;"Continuous signature monitoring: low-cost concurrent detection of processor control errors.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55193";1
journals/tcad/ShiF92;article;2017-05-20;"Probabilistic analysis and algorithms for reconfiguration of memory arrays.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.160001";0
journals/tcad/KurshanM91;article;2017-05-20;"Analysis of digital circuits through symbolic reduction.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97615";0
journals/tcad/Iosupovici86;article;2017-05-20;"A Class of Array Architectures for Hardware Grid Routers.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270193";0
journals/tcad/YinDL13;article;2017-05-20;"Simulation-Assisted Formal Verification of Nonlinear Mixed-Signal Circuits With Bayesian Inference Guidance.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2245941";0
journals/tcad/ChangJC13;article;2017-06-08;"ECO Optimization Using Metal-Configurable Gate-Array Spare Cells.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2272540";0
journals/tcad/NeumannK03;article;2017-05-20;"Layout driven retiming using the coupled edge timing model.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814253";0
journals/tcad/NaharS88;article;2017-05-20;"Fast algorithm for polygon decomposition.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3182";0
journals/tcad/FallahDK01;article;2017-05-20;"Functional vector generation for HDL models using linearprogramming and Boolean satisfiability.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936380";0
journals/tcad/YokoyamaTYS85;article;2017-05-20;"Semiconductor Device Simulation at NTT.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270143";0
journals/tcad/BernardiSSSR08;article;2017-06-14;"An Effective Technique for the Automatic Generation of Diagnosis-Oriented Programs for Processor Cores.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915541";0
journals/tcad/Tsur17;article;2017-06-14;"Computer Aided Design of a Microscale Digitally Controlled Hydraulic Resistor.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2584043";0
journals/tcad/YehM07;article;2017-05-20;"Timing-Aware Power-Noise Reduction in Placement.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883917";0
journals/tcad/SaxenaL00;article;2017-05-20;"A postprocessing algorithm for crosstalk-driven wire perturbation.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.848090";0
journals/tcad/LiberaliDCM93;article;2017-06-14;"TOSCA: a simulator for switched-capacitor noise-shaping A/D converters.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240085";0
journals/tcad/RofougaranA93;article;2017-05-20;"A table lookup FET model for accurate analog circuit simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205011";0
journals/tcad/PotkonjakR99;article;2017-05-20;"Algorithm selection: a quantitative optimization-intensive approach.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759065";0
journals/tcad/TsengHL10;article;2017-05-20;"DABISR: A Defect-Aware Built-In Self-Repair Scheme for Single/Multi-Port RAMs in SoCs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061570";0
journals/tcad/WongH00;article;2017-05-20;"Editorial.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2000.828545";0
journals/tcad/XieN93;article;2017-05-20;"Delay and crosstalk simulation of high-speed VLSI interconnects with nonlinear terminations.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248091";0
journals/tcad/RahmanTS13;article;2017-05-20;"Library-Based Cell-Size Selection Using Extended Logical Effort.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2247657";0
journals/tcad/VahidNG95;article;2017-05-20;"SpecCharts: a VHDL front-end for embedded systems.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387730";0
journals/tcad/OcahTA96;article;2017-05-20;"A new method for nonlinear circuit simulation in time domain: NOWE.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489108";0
journals/tcad/KnappP91;article;2017-05-20;"The ADAM design planning engine.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87595";0
journals/tcad/BondMLSMSAD10;article;2017-06-14;"Compact Modeling of Nonlinear Analog Circuits Using System Identification via Semidefinite Programming and Incremental Stability Certification.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049155";0
journals/tcad/Bergamaschi02;article;2017-05-20;"Bridging the domains of high-level and logic synthesis.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998629";0
journals/tcad/BiagettiOTCA04;article;2017-06-08;"SiSMA-a tool for efficient analysis of analog CMOS integrated circuits affected by device mismatch.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822131";0
journals/tcad/ObergMSK14;article;2017-05-20;"Leveraging Gate-Level Properties to Identify Hardware Timing Channels.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2331332";0
journals/tcad/YuhYC08;article;2017-06-08;"BioRoute: A Network-Flow-Based Routing Algorithm for the Synthesis of Digital Microfluidic Biochips.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006140";0
journals/tcad/LiXKCM07;article;2017-05-20;"Routability-Driven Placement and White Space Allocation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884575";0
journals/tcad/FeiRRJ04;article;2017-05-20;"A hybrid energy-estimation technique for extensible processors.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826546";0
journals/tcad/ChakravartyR90;article;2017-05-20;"Computing optimal test sequences from complete test sets for stuck-open faults in CMOS circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46808";0
journals/tcad/Stapper89;article;2017-05-20;"Simulation of spatial fault distributions for integrated circuit yield estimations.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44511";0
journals/tcad/CamposMNT16;article;2017-05-20;"USE: A Universal, Scalable, and Efficient Clocking Scheme for QCA.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2471996";0
journals/tcad/YilmazO12;article;2017-05-20;"Test Application for Analog/RF Circuits With Low Computational Burden.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181846";0
journals/tcad/ChangL04;article;2017-06-08;"MR: a new framework for multilevel full-chip routing.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826547";0
journals/tcad/GhiasiBHJS06;article;2017-05-20;"A Unified Theory of Timing Budget Management.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873901";0
journals/tcad/XieB98;article;2017-05-20;"Efficient state classification of finite-state Markov chains.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736573";0
journals/tcad/HuM04;article;2017-05-20;"Fine granularity clustering-based placement.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825868";0
journals/tcad/ChangW01;article;2017-05-20;"Theorems and extensions of single wire replacement.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945310";0
journals/tcad/JamaaMABILM08;article;2017-06-14;"Variability-Aware Design of Multilevel Logic Decoders for Nanoscale Crossbar Memories.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006076";0
journals/tcad/ZhengYB16;article;2017-05-20;"SeMIA: Self-Similarity-Based IC Integrity Analysis.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2449231";0
journals/tcad/WanSL88;article;2017-05-20;"Device and circuit simulation interface for an integrated VLSI design environment.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7798";0
journals/tcad/HuangLY11;article;2017-05-20;"On the Construction of Optimal Obstacle-Avoiding Rectilinear Steiner Minimum Trees.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2098930";0
journals/tcad/MukhopadhyayMR08;article;2017-05-20;"Reduction of Parametric Failures in Sub-100-nm SRAM Array Using Body Bias.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906995";0
journals/tcad/WeiCH11;article;2017-05-20;"Reliability-Driven Energy-Efficient Task Scheduling for Multiprocessor Real-Time Systems.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2160178";0
journals/tcad/ChenTHWL95;article;2017-05-20;"Combining technology mapping and placement for delay-minimization in FPGA designs.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406709";0
journals/tcad/SundbladS87;article;2017-05-20;"Fully Dynamic Switch-Level Simulation of CMOS Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270272";0
journals/tcad/KumS01;article;2017-05-20;"Combined word-length optimization and high-level synthesis ofdigital signal processing systems.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936374";0
journals/tcad/AgrawalRC14;article;2017-05-20;"Test-Delivery Optimization in Manycore SOCs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2311394";0
journals/tcad/ZhangYWS15;article;2017-05-20;"Fast Random Walk Based Capacitance Extraction for the 3-D IC Structures With Cylindrical Inter-Tier-Vias.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2440323";0
journals/tcad/LambidonisIA95;article;2017-05-20;"Fast signature computation for BIST linear compactors.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402503";0
journals/tcad/McMackenC89;article;2017-05-20;"CHORD: a modular semiconductor device simulation development tool incorporating external network models.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31543";0
journals/tcad/VerhaeghLAKMW95;article;2017-05-20;"Improved force-directed scheduling in high-throughput digital signal processing.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402495";0
journals/tcad/YuA05;article;2017-05-20;"Sequential circuit ATPG using combinational algorithms.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850835";0
journals/tcad/ChandrakasanPMRB95;article;2017-05-20;"Optimizing power using transformations.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363126";0
journals/tcad/HuangRRJ06;article;2017-05-20;"Use of Computation-Unit Integrated Memories in High-Level Synthesis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862749";0
journals/tcad/DasguptaSM14;article;2017-05-20;"Formal Hardware/Software Co-Verification of Embedded Power Controllers.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2354297";0
journals/tcad/ChenHBW04;article;2017-05-20;"Logic of constraints: a quantitative performance and functional constraint formalism.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831575";0
journals/tcad/ZhuoCSB11;article;2017-05-20;"Process Variation and Temperature-Aware Full Chip Oxide Breakdown Reliability Analysis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2142183";0
journals/tcad/KahngPX08;article;2017-05-20;"Fast Dual-Graph-Based Hotspot Filtering.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927765";0
journals/tcad/GhoshMPCM12;article;2017-05-20;"Estimation of dc Performance of a Lateral Power MOSFET Using Distributed Cell Model.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2193578";0
journals/tcad/LeeL05;article;2017-06-08;"An efficient 3-D spectral-element method for Schro/spl uml/dinger equation in nanodevice simulation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852675";0
journals/tcad/VankemmelSCM93;article;2017-05-20;"Scaling considerations of the constitutive equations in a 2-D finite element heterojunction simulator PRISM.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248090";0
journals/tcad/MelamedTHPFSD12;article;2017-06-14;"Junction-Level Thermal Analysis of 3-D Integrated Circuits Using High Definition Power Blurring.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2180384";0
journals/tcad/RubioIXK94;article;2017-05-20;"An approach to the analysis and detection of crosstalk faults in digital VLSI circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265680";0
journals/tcad/JiangV00;article;2017-05-20;"IC test using the energy consumption ratio.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822625";0
journals/tcad/HsuCC10;article;2017-06-08;"Multilayer Global Routing With Via and Wire Capacity Considerations.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043575";0
journals/tcad/ChiangKSXZ07;article;2017-10-07;"Fast and Efficient Bright-Field AAPSM Conflict Detection and Correction.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882642";1
journals/tcad/SenguptaBM17;article;2017-07-26;"TL-HLS: Methodology for Low Cost Hardware Trojan Security Aware Scheduling With Optimal Loop Unrolling Factor During High Level Synthesis.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2597232";0
journals/tcad/LiuO07;article;2017-05-20;"Statistical Test Development for Analog Circuits Under High Process Variations.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891373";0
journals/tcad/KrishnaACB95;article;2017-05-20;"Finite element analysis of SiGe heterojunction devices.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391728";0
journals/tcad/WalkerN90;article;2017-05-20;"DVLASIC: catastrophic fault yield simulation in a distributed processing environment.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55195";0
journals/tcad/DesoukiPM94;article;2017-05-20;"A CAD procedure for optimizing bipolar devices relative to BiCMOS circuit delays.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275357";0
journals/tcad/KadayifNKS07;article;2017-05-20;"Reducing Data TLB Power via Compiler-Directed Address Generation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882599";0
journals/tcad/Al-ArsHGA06;article;2017-05-20;"Influence of Bit-Line Coupling and Twisting on the Faulty Behavior of DRAMs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882492";0
journals/tcad/HagenK97;article;2017-05-20;"Combining problem reduction and adaptive multistart: a new technique for superior iterative partitioning.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644032";0
journals/tcad/ChenS87a;article;2017-05-20;"Realistic Yield Simulation for VLSIC Structural Failures.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270338";0
journals/tcad/ChoPR05;article;2017-05-20;"On reducing test application time for scan circuits using limited scan operations and transfer sequences.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852285";0
journals/tcad/MalburgFF14;article;2017-06-08;"A Simulation-Based Approach for Automated Feature Localization.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2360462";0
journals/tcad/HsiehCLH10;article;2017-05-20;"A Physical-Location-Aware X-Filling Method for IR-Drop Reduction in At-Speed Scan Test.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035584";0
journals/tcad/HillW93;article;2017-05-20;"The benefits of flexibility in lookup table-based FPGAs.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205013";0
journals/tcad/ZhongKAZ14;article;2017-05-20;"Efficient Variation-Aware Delay Fault Simulation Methodology for Resistive Open and Bridge Defects.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2295812";0
journals/tcad/SunS97a;article;2017-05-20;"A parallel standard cell placement algorithm.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663824";0
journals/tcad/PomeranzR10b;article;2017-05-20;"On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2046448";0
journals/tcad/HershensonBL01;article;2017-05-20;"Optimal design of a CMOS op-amp via geometric programming.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905671";0
journals/tcad/MishchenkoB06;article;2017-05-20;"A theory of nondeterministic networks.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855978";0
journals/tcad/SalekLP02;article;2017-05-20;"Hierarchical buffered routing tree generation.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998627";0
journals/tcad/ShahookarM90;article;2017-05-20;"A genetic approach to standard cell placement using meta-genetic parameter optimization.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55180";0
journals/tcad/AnagnostopoulosC84;article;2017-05-20;"Foreword.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270050";0
journals/tcad/IshiuraYY87;article;2017-05-20;"High-Speed Logic Simulation on Vector Processors.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270276";0
journals/tcad/ChenW12;article;2017-05-20;"Logic Restructuring Using Node Addition and Removal.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2167327";0
journals/tcad/ParkP98;article;2017-05-20;"Event suppression by optimizing VHDL programs.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.712100";0
journals/tcad/LiRS90;article;2017-05-20;"Long and short covering edges in combination logic circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62769";0
journals/tcad/ChenSMW11;article;2017-06-14;"An Effective Formulation of Coupled Electromagnetic-TCAD Simulation for Extremely High Frequency Onward.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2103270";0
journals/tcad/ChenH05;article;2017-05-20;"Piecewise linear model for transmission line with capacitive loading and ramp input.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847895";0
journals/tcad/Kajitani83;article;2017-05-20;"Order of Channels for Safe Routing and Optimal Compaction of Routing Area.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270047";0
journals/tcad/AlmukhaizimS09;article;2017-05-20;"Dynamic Scan Chain Partitioning for Reducing Peak Shift Power During Test.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009159";0
journals/tcad/Morin-AlloryBBZ10;article;2017-05-20;"Validating Assertion Language Rewrite Rules and Semantics With Automated Theorem Provers.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049150";0
journals/tcad/MayaramP92;article;2017-05-20;"Coupling algorithms for mixed-level circuit and device simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149771";0
journals/tcad/RuanVB90;article;2017-05-20;"Logic simulation with current-limited switches.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46779";0
journals/tcad/PantHGC01;article;2017-05-20;"Path delay fault diagnosis in combinational circuits with implicitfault enumeration.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.952739";0
journals/tcad/SongC88;article;2017-05-20;"Two-stage channel routing for CMOS gate arrays.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3179";0
journals/tcad/LeePHY15;article;2017-05-20;"LUTSim: A Look-Up Table-Based Thermal Simulator for 3-D ICs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2401578";0
journals/tcad/PomeranzR05a;article;2017-05-20;"On fault equivalence, fault dominance, and incompletely specified test sets.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850822";0
journals/tcad/LiM05;article;2017-05-20;"Diagnosis of resistive-open and stuck-open defects in digital CMOS ICs.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852457";0
journals/tcad/LeeS98;article;2017-06-08;"A framework for comparing models of computation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736561";0
journals/tcad/LiLLL14;article;2017-05-20;"Capture-Power-Safe Test Pattern Determination for At-Speed Scan-Based Testing.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2282281";0
journals/tcad/WeyC90;article;2017-05-20;"An efficient output phase assignment for PLA minimization.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45851";0
journals/tcad/MoretoTG17;article;2017-10-11;"Gaussian Fitness Functions for Optimizing Analog CMOS Integrated Circuits.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2661804";0
journals/tcad/LaiFW96;article;2017-05-20;"Hinted quad trees for VLSI geometry DRC based on efficient searching for neighbors.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489102";0
journals/tcad/LeeCHF95;article;2017-05-20;"Circuit-level dictionaries of CMOS bridging faults.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384422";0
journals/tcad/LiuHML00;article;2017-05-20;"Testing and testable designs for one-time programmable FPGAs.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892860";0
journals/tcad/GaoW99;article;2017-05-20;"Optimal shape function for a bidirectional wire under Elmore delay model.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771180";0
journals/tcad/KavousianosKN08;article;2017-05-20;"Test Data Compression Based on Variable-to-Variable Huffman Encoding With Codeword Reusability.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923100";0
journals/tcad/TamB15;article;2017-05-20;"LASIC: Layout Analysis for Systematic IC-Defect Identification Using Clustering.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2406854";0
journals/tcad/Cong91;article;2017-05-20;"Pin assignment with global routing for general cell designs.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97619";0
journals/tcad/FranklinS96;article;2017-05-20;"Testing reconfigured RAM's and scrambled address RAM's for pattern sensitive faults.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536714";0
journals/tcad/NurvitadhiHKL11;article;2017-05-20;"Automatic Pipelining From Transactional Datapath Specifications.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2088950";0
journals/tcad/MathonyB88;article;2017-05-20;"CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3168";0
journals/tcad/WangV02;article;2017-05-20;"Algorithms for minimizing standby power in deep submicrometer, dual-V";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986424";0
journals/tcad/GhioneF93;article;2017-06-08;"A computationally efficient unified approach to the numerical analysis of the sensitivity and noise of semiconductor devices.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.215004";0
journals/tcad/YangW97;article;2017-05-20;"Circuit clustering for delay minimization under area and pin constraints.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658566";0
journals/tcad/VanbekbergenGCM92;article;2017-05-20;"Optimized synthesis of asynchronous control circuits from graph-theoretic specifications.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177405";1
journals/tcad/BenkoskiS87;article;2017-05-20;"A New Approach to Hierarchical and Statistical Timing Simulations.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270345";0
journals/tcad/RoseKW90;article;2017-05-20;"Temperature measurement and equilibrium dynamics of simulated annealing placements.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46801";0
journals/tcad/LiXLXCJJ16;article;2017-07-27;"A Novel Test Method for Metallic CNTs in CNFET-Based SRAMs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512909";0
journals/tcad/PastorCKR98;article;2017-06-14;"Structural methods for the synthesis of speed-independent circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736185";0
journals/tcad/LinWG10;article;2017-05-20;"Exploring FPGA Routing Architecture Stochastically.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061530";0
journals/tcad/NiermannRPA92;article;2017-05-20;"Test compaction for sequential circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124404";0
journals/tcad/ZhouDP03;article;2017-05-20;"Lossy transmission line simulation based on closed-form triangle impulse responses.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811445";0
journals/tcad/LowD91;article;2017-05-20;"A new methodology for the design centering of IC fabrication processes.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87599";0
journals/tcad/RenovellC92;article;2017-05-20;"Electrical analysis and modeling of floating-gate fault.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177407";0
journals/tcad/SchaumontHV05;article;2017-05-20;"Platform-based design for an embedded-fingerprint-authentication device.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853709";0
journals/tcad/BerkelaarBJ96;article;2017-05-20;"Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543774";0
journals/tcad/Brand93;article;2017-05-20;"Exhaustive simulation need not require an exponential number of tests.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248074";0
journals/tcad/SylvesterK00;article;2017-05-20;"A global wiring paradigm for deep submicron design.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828553";0
journals/tcad/MoC01;article;2017-05-20;"Hybrid dynamic/quadratic programming algorithm for interconnecttree optimization.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920705";0
journals/tcad/PelkaMM88;article;2017-05-20;"Simulation of dry etch processes by COMPOSITE.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3144";0
journals/tcad/LiuP04;article;2017-05-20;"A Markov chain sequence generator for power macromodeling.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829819";0
journals/tcad/RaghunathanDJ99;article;2017-05-20;"Register transfer level power optimization with emphasis on glitch analysis and reduction.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775632";0
journals/tcad/MarculescuMP98;article;2017-09-16;"Probabilistic modeling of dependencies during switching activity analysis.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681258";0
journals/tcad/VaraprasadPJA04;article;2017-05-20;"A new ATPG technique (MultiDetect) for testing of analog macros in mixed-signal circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822110";0
journals/tcad/ChengCW08;article;2017-05-20;"DDBDD: Delay-Driven BDD Synthesis for FPGAs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923088";0
journals/tcad/FerrandiFMPS00;article;2017-06-08;"Symbolic optimization of interacting controllers based onredundancy identification and removal.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851991";1
journals/tcad/PhillipsDS03;article;2017-06-08;"Guaranteed passive balancing transformations for model order reduction.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814949";0
journals/tcad/PerkinsR88;article;2017-05-20;"An algorithm for identifying and selecting the primed implicants of a multiple-output Boolean function.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9191";0
journals/tcad/LiuS93;article;2017-05-20;"An efficient algorithm for bipartite PLA folding.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251147";0
journals/tcad/WangCT05;article;2017-06-08;"A new multilevel Green's function interpolation method for large-scale low-frequency EM simulations.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850804";0
journals/tcad/KrishnamoorthyT03;article;2017-05-20;"Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810743";0
journals/tcad/GrayLC94;article;2017-05-20;"Timing constraints for wave-pipelined systems.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298035";0
journals/tcad/LiLGP07;article;2017-05-20;"Asymptotic Probability Extraction for Nonnormal Performance Distributions.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882593";0
journals/tcad/YihM90;article;2017-05-20;"A neural network design for circuit partitioning.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62771";0
journals/tcad/KundarewichR04;article;2017-05-20;"Synthetic circuit generation using clustering and iteration.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828132";0
journals/tcad/PellegriniCVR96;article;2017-05-20;"AC analysis of amorphous silicon devices.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543765";0
journals/tcad/OlivierO89;article;2017-05-20;"Design of concurrent error-detecting systolic arrays using |g 3N|";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39070";0
journals/tcad/LombardiSS89;article;2017-05-20;"Reconfiguration of VLSI arrays by covering.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35547";0
journals/tcad/BallewS92;article;2017-05-20;"Board-level boundary scan: regaining observability with an additional IC.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108619";0
journals/tcad/CoxBYH89;article;2017-05-20;"New implicit integration method for efficient latency exploitation in circuit simulation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39067";0
journals/tcad/PotkonjakR00;article;2017-05-20;"Maximally and arbitrarily fast implementation of linear andfeedback linear computations.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822618";0
journals/tcad/ChenX10;article;2017-05-20;"A Novel Test Application Scheme for High Transition Fault Coverage and Low Test Cost.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048359";0
journals/tcad/SarbisheiTAF09;article;2017-05-20;"A Formal Approach for Debugging Arithmetic Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013998";0
journals/tcad/ChouC91;article;2017-05-20;"Tangential vector finite elements for semiconductor device simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85766";0
journals/tcad/TraversaB13;article;2017-06-08;"Selective Determination of Floquet Quantities for the Efficient Assessment of Limit Cycle Stability and Oscillator Noise.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2214480";0
journals/tcad/EnglLD82;article;2017-05-20;"MEDUSA - A Simulator for Modular Circuits.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269998";0
journals/tcad/ZhouYCZHCSCSC07;article;2017-05-20;"Efficient Timing Analysis With Known False Paths Using Biclique Covering.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885737";0
journals/tcad/Marek-SadowskaS95;article;2017-05-20;"The crossing distribution problem [IC layout].";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372368";0
journals/tcad/Brady84;article;2017-05-20;"An Approach to Topological Pin Assignment.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270082";0
journals/tcad/AgostaBS08;article;2017-06-08;"Static Analysis of Transaction-Level Communication Models.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925791";0
journals/tcad/SenguptaS09;article;2017-05-20;"Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013270";0
journals/tcad/KahngM97;article;2017-05-20;"An analytical delay model for RLC interconnects.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664231";0
journals/tcad/LiLCP08;article;2017-05-20;"Defining Statistical Timing Sensitivity for Logic Circuits With Large-Scale Process and Environmental Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923241";0
journals/tcad/HuDHC17;article;2017-07-27;"Control-Layer Routing and Control-Pin Minimization for Flow-Based Microfluidic Biochips.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2568198";0
journals/tcad/WelpKK12;article;2017-05-20;"Hardware Acceleration for Constraint Solving for Random Simulation.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2179037";0
journals/tcad/PomeranzR00a;article;2017-05-20;"A diagnostic test generation procedure based on test elimination byvector omission for synchronous sequential circuits.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845083";0
journals/tcad/WagnerBA07;article;2017-05-20;"Microprocessor Verification via Feedback-Adjusted Markov Models.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884494";0
journals/tcad/FangMS95;article;2017-05-20;"Robust VLSI circuit simulation techniques based on overlapped waveform relaxation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372377";0
journals/tcad/JunJP89;article;2017-05-20;"An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35557";0
journals/tcad/NiewczasMS99;article;2017-05-20;"An algorithm for determining repetitive patterns in very large IC layouts.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752932";0
journals/tcad/WuWLZLSS13;article;2017-05-20;"Large-Scale Energy Storage System Design and Optimization for Emerging Electric-Drive Vehicles.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228268";0
journals/tcad/Brenner13;article;2017-05-20;"BonnPlace Legalization: Minimizing Movement by Iterative Augmentation.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2253834";0
journals/tcad/FennibayY012;article;2017-05-20;"A Heterogeneous Simulation and Modeling Framework for Automation Systems.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2199116";0
journals/tcad/RajsumanMJ89;article;2017-05-20;"Limitations of switch level analysis for bridging faults.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31538";0
journals/tcad/Aoyama07;article;2017-05-20;"Design Methods for Symmetric Function Generators Based on Threshold Elements.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906472";0
journals/tcad/ChangCRX04;article;2017-05-20;"Optimality and scalability study of existing placement algorithms.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825870";0
journals/tcad/JungPL13;article;2017-05-20;"Chip/Package Mechanical Stress Impact on 3-D IC Reliability and Mobility Variations.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2265372";0
journals/tcad/HagenK92;article;2017-05-20;"New spectral methods for ratio cut partitioning and clustering.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159993";0
journals/tcad/AltmanBTW06;article;2017-05-20;"FFTSVD: A Fast Multiscale Boundary-Element Method Solver Suitable for Bio-MEMS and Biomolecule Simulation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855946";0
journals/tcad/Al-YamaniDCGG07;article;2017-05-20;"Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884582";0
journals/tcad/TzengH09;article;2017-05-20;"QC-Fill: Quick-and-Cool X-Filling for Multicasting-Based Scan Test.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030353";0
journals/tcad/MeiSWZCC16;article;2017-05-20;"An Efficient Transient Electro-Thermal Simulation Framework for Power Integrated Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488494";0
journals/tcad/SilgadoOF96;article;2017-06-08;"FASY: a fuzzy-logic based tool for analog synthesis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503939";0
journals/tcad/ChenJ09;article;2017-05-20;"Time-Domain Orthogonal Finite-Element Reduction-Recovery Method for Electromagnetics-Based Analysis of Large-Scale Integrated Circuit and Package Problems.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021010";0
journals/tcad/HameedBH16;article;2017-05-20;"Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488488";0
journals/tcad/ChoHMPS96;article;2017-05-20;"Automatic state space decomposition for approximate FSM traversal based on circuit analysis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552079";0
journals/tcad/Zhou03;article;2017-05-20;"Timing analysis with crosstalk is a fixpoint on a complete lattice.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816211";0
journals/tcad/LeeHL16;article;2017-05-20;"A Multicircuit Simulator Based on Inverse Jacobian Matrix Reuse.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501308";0
journals/tcad/KhlopotineJK13;article;2017-05-20;"A Variant of Parallel Plane Sweep Algorithm for Multicore Systems.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2245940";0
journals/tcad/AlpertDQ99;article;2017-05-20;"Buffer insertion for noise and delay optimization.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806808";0
journals/tcad/TarngMK84;article;2017-05-20;"An Efficient Single-Row Routing Algorithm.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270073";0
journals/tcad/TekumallaM01;article;2017-05-20;"Identification of primitive faults in combinational and sequentialcircuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969436";0
journals/tcad/DaiK09;article;2017-05-20;"Modeling and Experimental Measurement of Active Substrate-Noise Suppression in Mixed-Signal 0.18m BiCMOS Technology.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2016545";0
journals/tcad/LiZCL14;article;2017-05-20;"Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2323217";0
journals/tcad/ParkKH92;article;2017-05-20;"A non-quasi-static MOSFET model for SPICE-AC analysis.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170988";0
journals/tcad/ChangLMCTCC17;article;2017-09-21;"Generating Routing-Driven Power Distribution Networks With Machine-Learning Technique.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2648842";0
journals/tcad/MaddenP08;article;2017-05-20;"Guest Editorial.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.918108";0
journals/tcad/BrandoleseSFS02;article;2017-06-08;"Static power modeling of 32-bit microprocessors.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804104";0
journals/tcad/JiangLHL94;article;2017-05-20;"Performance-driven interconnection optimization for microarchitecture synthesis.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259938";0
journals/tcad/XiangCW06;article;2017-05-20;"An ECO routing algorithm for eliminating coupling-capacitance violations.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857396";0
journals/tcad/HuangKHSJI10;article;2017-05-20;"Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035539";0
journals/tcad/ZhangYWLX15;article;2017-05-20;"VeriTrust: Verification for Hardware Trust.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2422836";0
journals/tcad/KahngLMMMPTWW01;article;2017-05-20;"Constraint-based watermarking techniques for design IP protection.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.952740";0
journals/tcad/WangYS00;article;2017-05-20;"Congestion minimization during placement.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875296";0
journals/tcad/BayrakciDT10;article;2017-06-08;"Fast Monte Carlo Estimation of Timing Yield With Importance Sampling and Transistor-Level Circuit Simulation.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049042";0
journals/tcad/McFarlandK90;article;2017-05-20;"Incorporating bottom-up design into hardware synthesis.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59070";0
journals/tcad/WangK16;article;2017-05-20;"Reusing Hardware Performance Counters to Detect and Identify Kernel Control-Flow Modifying Rootkits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474374";0
journals/tcad/PichlerJSGP85;article;2017-05-20;"Simulation of Critical IC-Fabrication Steps.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270136";0
journals/tcad/RenD11;article;2017-05-20;"Effective Power Optimization Under Timing and Voltage-Island Constraints Via Simultaneous V";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097330";0
journals/tcad/NepalADBMG15;article;2017-05-20;"Repairing a 3-D Die-Stack Using Available Programmable Logic.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2399441";0
journals/tcad/KimC99;article;2017-05-20;"On comparing functional fault coverage and defect coverage for memory testing.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806812";0
journals/tcad/SpecksE93;article;2017-05-20;"Computer-aided design and scaling of deep submicron CMOS.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240083";0
journals/tcad/ChouHHTH11;article;2017-05-20;"An Effective and Efficient Framework for Clock Latency Range Aware Clock Network Synthesis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2110591";0
journals/tcad/YieZ93;article;2017-05-20;"Nonoscillatory streamline upwind formulations for drift-diffusion equation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256928";0
journals/tcad/ManichGF07;article;2017-05-20;"Minimizing Test Time in Arithmetic Test-Pattern Generators With Constrained Memory Resources.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906465";0
journals/tcad/SimLSL16;article;2017-05-20;"Mapping Imperfect Loops to Coarse-Grained Reconfigurable Architectures.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504918";0
journals/tcad/Cirit89;article;2017-05-20;"The Meyer model revisited: why is charge not conserved? [MOS transistor].";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39064";0
journals/tcad/LiangHT08;article;2017-05-20;"Testing Transition Delay Faults in Modified Booth Multipliers.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927761";0
journals/tcad/MayaramCY93;article;2017-05-20;"Algorithms for transient three-dimensional mixed-level circuit and device simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248083";0
journals/tcad/ChenL10;article;2017-05-20;"Performance-Driven Dual-Rail Routing Architecture for Structured ASIC Design Style.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2063111";0
journals/tcad/XuCYYP15;article;2017-05-20;"Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2399439";0
journals/tcad/AlpertNV03;article;2017-05-20;"Effective free space management for cut-based placement via analytical constraint generation.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818126";0
journals/tcad/PomeranzR01a;article;2017-05-20;"On diagnosis and diagnostic test generation for pattern-dependenttransition faults.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924832";0
journals/tcad/QianRKG12;article;2017-05-20;"Subtractive Router for Tree-Driven-Grid Clocks.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2182767";0
journals/tcad/XuRS03;article;2017-05-20;"sub-SAT: a formulation for relaxed Boolean satisfiability with applications in routing.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811450";0
journals/tcad/SingheeFMR08;article;2017-05-20;"Probabilistic Interval-Valued Computation: Toward a Practical Surrogate for Statistics Inside CAD Tools.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006142";0
journals/tcad/EdirisooriyaR93;article;2017-05-20;"Test generation to minimize error masking.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229737";0
journals/tcad/KashyapALD04;article;2017-05-20;"Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825861";0
journals/tcad/DevadasKMW94;article;2017-05-20;"Event suppression: improving the efficiency of timing simulation for synchronous digital circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285254";0
journals/tcad/LeeCH99;article;2017-05-20;"Broadcasting test patterns to multiple circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811328";0
journals/tcad/WangDZ09;article;2017-05-20;"Gate Sizing by Lagrangian Relaxation Revisited.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2018872";0
journals/tcad/BlantonDD06;article;2017-05-20;"Defect Modeling Using Fault Tuples.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870836";0
journals/tcad/Papadopoulou11;article;2017-05-20;"Net-Aware Critical Area Extraction for Opens in VLSI Circuits Via Higher-Order Voronoi Diagrams.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2100550";0
journals/tcad/BalefKAP16;article;2017-05-20;"All-Region Statistical Model for Delay Variation Based on Log-Skew-Normal Distribution.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2511148";0
journals/tcad/ZhouZSJCL16;article;2017-06-14;"Cost-efficient Acceleration of Hardware Trojan Detection Through Fan-Out Cone Analysis and Weighted Random Pattern Technique.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2460551";0
journals/tcad/Maurer03;article;2017-05-20;"Efficient event-driven simulation by exploiting the output observability of gate clusters.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818305";0
journals/tcad/JingFHHHY07;article;2017-05-20;"lambda-OAT: lambda-Geometry Obstacle-Avoiding Tree Construction With O(nlog n) Complexity.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896291";0
journals/tcad/BovaC95;article;2017-05-20;"A Taylor-Galerkin finite element method for the hydrodynamic semiconductor equations.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476574";0
journals/tcad/HeiserPWF91;article;2017-05-20;"Three-dimensional numerical semiconductor device simulation: algorithms, architectures, results.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88918";0
journals/tcad/ChangR01;article;2017-05-20;"A timing-driven pseudoexhaustive testing for VLSI circuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905682";0
journals/tcad/Chowdhury89;article;2017-05-20;"Analytical approaches to the combinatorial optimization in linear placement problems.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31519";0
journals/tcad/GhoneimaIKTD06;article;2017-05-20;"Formal derivation of optimal active shielding for low-power on-chip buses.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855974";0
journals/tcad/PomeranzR98a;article;2017-05-20;"Design-for-testability for path delay faults in large combinational circuits using test points.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703823";0
journals/tcad/XuRHFB15;article;2017-05-20;"Reliable Physical Unclonable Functions Using Data Retention Voltage of SRAM Cells.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2418288";0
journals/tcad/Shi96;article;2017-05-20;"A fast algorithm for area minimization of slicing floorplans.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552085";0
journals/tcad/Ayres90;article;2017-05-20;"Completely automatic completion of VLSI designs.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46786";0
journals/tcad/Ciriani03;article;2017-06-08;"Synthesis of SPP three-level logic networks using affine spaces.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818121";0
journals/tcad/AjamiBP05;article;2017-05-20;"Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847944";0
journals/tcad/Lugli90;article;2017-05-20;"The Monte Carlo method for semiconductor device and process modeling.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62753";0
journals/tcad/AgarwalZB03;article;2017-05-20;"Statistical timing analysis using bounds and selective enumeration.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816217";0
journals/tcad/HuangX10;article;2017-05-20;"Economic Analysis of Testing Homogeneous Manycore Chips.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049052";0
journals/tcad/LinWC09;article;2017-05-20;"Dependent-Latch Identification in Reachable State Space.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2020720";0
journals/tcad/XiongH07;article;2017-05-20;"Probabilistic Transitive-Closure Ordering and Its Application on Variational Buffer Insertion.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891360";0
journals/tcad/LongLLZZSS16;article;2017-09-16;"Morphable Resistive Memory Optimization for Mobile Virtualization.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2495264";0
journals/tcad/BraunNHSLM04;article;2017-05-20;"A universal technique for fast and flexible instruction-set architecture simulation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836734";0
journals/tcad/SenguptaS17;article;2017-10-11;"Estimating Circuit Aging Due to BTI and HCI Using Ring-Oscillator-Based Sensors.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2648840";0
journals/tcad/TsividisM84;article;2017-05-20;"Problems in Precision Modeling of the MOS Transistor for Analog Applications.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270059";0
journals/tcad/LiuLJ13;article;2017-05-20;"Software Workarounds for Hardware Errors: Instruction Patch Synthesis.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2276395";0
journals/tcad/JanickiKMMRT12;article;2017-05-20;"EDT Bandwidth Management in SoC Designs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2205385";0
journals/tcad/VerhaeghAGL01a;article;2017-05-20;"Correction to "a two-stage solution approach to multidimensional periodic scheduling".";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2001.969442";0
journals/tcad/VittalCMWY99;article;2017-05-20;"Crosstalk in VLSI interconnections.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811330";0
journals/tcad/DoboliV03a;article;2017-05-20;"Exploration-based high-level synthesis of linear analog systems operating at low/medium frequencies.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818374";0
journals/tcad/SoveikoNA10;article;2017-05-20;"Comparison Study of Performance of Parallel Steady State Solver on Different Computer Architectures.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034499";0
journals/tcad/PomeranzR03;article;2017-05-20;"Test enrichment for path delay faults using multiple sets of target faults.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805726";0
journals/tcad/ChanD85;article;2017-05-20;"Lump Partitioning of IC Bipolar Transistor Models for High-Frequency Applications.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270107";0
journals/tcad/PomeranzR06;article;2017-05-20;"Scan-BIST based on transition probabilities for circuits with single and multiple scan chains.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854634";0
journals/tcad/ChuangLLL08;article;2017-05-20;"Diagnosis of Multiple Scan Chain Timing Faults.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923258";0
journals/tcad/ZhuBWIG17;article;2017-07-26;"Assessing Benefits of a Buried Interconnect Layer in Digital Designs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2572144";0
journals/tcad/PedramNP94;article;2017-05-20;"Design and analysis of segmented routing channels for row-based FPGA's.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331404";0
journals/tcad/IsseninBDD08;article;2017-05-20;"Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925781";0
journals/tcad/WuW09;article;2017-05-20;"Incremental Improvement of Voltage Assignment.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009155";0
journals/tcad/DeySB10;article;2017-05-20;"A Tag Machine Based Performance Evaluation Method for Job-Shop Schedules.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049067";0
journals/tcad/HasanSAP00;article;2017-05-20;"A behavioral model of a 1.8-V flash A/D converter based on deviceparameters.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822621";0
journals/tcad/AlpertHSV03;article;2017-05-20;"A practical methodology for early buffer and wire resource allocation.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810749";0
journals/tcad/JabirPM08;article;2017-05-20;"GfXpress: A Technique for Synthesis and Optimization of GF(2";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917586";0
journals/tcad/WolfKKAW96;article;2017-05-20;"An analysis of fault partitioned parallel test generation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506139";0
journals/tcad/DiJ96;article;2017-05-20;"An efficient CMOS bridging fault simulator: with SPICE accuracy.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536713";0
journals/tcad/KempPS88;article;2017-05-20;"The generation of a mesh for resistance calculation in integrated circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7803";0
journals/tcad/HsiaoRP98;article;2017-05-20;"Application of genetically engineered finite-state-machine sequences to sequential circuit ATPG.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.700722";0
journals/tcad/DelvauxGSV15;article;2017-05-20;"Helper Data Algorithms for PUF-Based Key Generation: Overview and Analysis.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2370531";0
journals/tcad/ChakravartyHR91;article;2017-05-20;"Minimum area layout of series-parallel transistor networks is NP-hard.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87604";0
journals/tcad/KudlugiT02;article;2017-05-20;"Static scheduling of multidomain circuits for fast functional verification.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804086";0
journals/tcad/GurunathB89;article;2017-05-20;"An algorithm for multiple output minimization.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35553";0
journals/tcad/TosunAMO15;article;2017-08-31;"Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2413848";0
journals/tcad/LeeL11;article;2017-05-20;"Co-Optimization and Analysis of Signal, Power, and Thermal Interconnects in 3-D ICs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2157159";0
journals/tcad/HwangOI92;article;2017-05-20;"Efficiently computing communication complexity for multilevel logic synthesis.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127616";0
journals/tcad/HadleyMV92;article;2017-05-20;"An efficient eigenvector approach for finding netlist partitions.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144852";0
journals/tcad/ShiehL95;article;2017-05-20;"Modeling hysteretic current-voltage characteristics for resonant tunneling diodes.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406702";0
journals/tcad/OdawaraHN87;article;2017-05-20;"Partitioning and Placement Technique for CMOS Gate Arrays.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270280";0
journals/tcad/DeOrioFBSBHC12;article;2017-05-20;"A Reliable Routing Architecture and Algorithm for NoCs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181509";0
journals/tcad/KhatriSBS04;article;2017-06-08;"SPFD-based wire removal in standard-cell and network-of-PLA circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829821";0
journals/tcad/FujiwaraI90;article;2017-05-20;"Optimal granularity of test generation in a distributed system.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57783";0
journals/tcad/RaoDBS06;article;2017-05-20;"Analytical yield prediction considering leakage/performance correlation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858351";0
journals/tcad/Kuo93;article;2017-05-20;"YOR: a yield-optimizing routing algorithm by minimizing critical areas and vias.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240078";0
journals/tcad/HanZ13;article;2017-05-20;"Accurate Substrate Analysis Based on a Novel Finite Difference Method via Synchronization Method on Layered and Adaptive Meshing.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2261437";0
journals/tcad/CongP02;article;2017-05-20;"Wire width planning for interconnect performance optimization.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986425";0
journals/tcad/Damiani97;article;2017-05-20;"The state reduction of nondeterministic finite-state machines.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663818";0
journals/tcad/NicoliciABW00;article;2017-05-20;"BIST hardware synthesis for RTL data paths based on testcompatibility classes.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892861";0
journals/tcad/GielenS07;article;2017-06-08;"Guest Editorial [intro. to the special issue on the 2006 IEEE/ACM Design, Automation and Test in Europe Conference].";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.890147";0
journals/tcad/RafiqCYJS03;article;2017-05-20;"Integrated floorplanning with buffer/channel insertion for bus-based designs.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811443";0
journals/tcad/ChungLKKK08;article;2017-05-20;"A Delay Line Circuit Design for Crosstalk Minimization Using Genetic Algorithm.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915540";0
journals/tcad/GandikotaCBS10;article;2017-05-20;"Victim Alignment in Crosstalk-Aware Timing Analysis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035484";0
journals/tcad/SuC17;article;2017-07-26;"Nanowire-Aware Routing Considering High Cut Mask Complexity.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2614777";0
journals/tcad/DamianiM93;article;2017-05-20;"Don't care set specifications in combinational and synchronous logic circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.215001";0
journals/tcad/NeophytouMT06;article;2017-09-16;"Functions for Quality Transition-Fault Tests and Their Applications in Test-Set Enhancement.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882635";0
journals/tcad/RhoS94;article;2017-05-20;"Don't care sequences and the optimization of interacting finite state machines.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293943";0
journals/tcad/KvassayZLK17;article;2017-05-20;"Reliability Analysis of Multiple-Outputs Logic Circuits Based on Structure Function Approach.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2586444";0
journals/tcad/VecchiRS93;article;2017-05-20;"Numerical simulation of optical devices.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256931";0
journals/tcad/YangKAFI11;article;2017-05-20;"Reliable State Retention-Based Embedded Processors Through Monitoring and Recovery.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2166590";0
journals/tcad/StroobandtVC00;article;2017-06-08;"Generating synthetic benchmark circuits for evaluating CAD tools.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863641";0
journals/tcad/HassanASDVY09;article;2017-05-20;"Multiscale Thermal Analysis for Nanometer-Scale Integrated Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017428";0
journals/tcad/LiuX12a;article;2017-05-20;"On X-Variable Filling and Flipping for Capture-Power Reduction in Linear Decompressor-Based Test Compression Environment.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2201481";0
journals/tcad/HollandH07;article;2017-05-20;"Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.887926";0
journals/tcad/RizzoliMCM09;article;2017-05-20;"Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014004";0
journals/tcad/SalmanDTKF07;article;2017-05-20;"Exploiting Setup-Hold-Time Interdependence in Static Timing Analysis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885834";0
journals/tcad/LinC10;article;2017-06-08;"ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049157";0
journals/tcad/RangavajjhalaBK93;article;2017-05-20;"Statistical degradation analysis of digital CMOS IC's.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229759";0
journals/tcad/Rubanov03;article;2017-05-20;"SubIslands: the probabilistic match assignment algorithm for subcircuit recognition.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805722";0
journals/tcad/KahngW05;article;2017-05-20;"Implementation and extensibility of an analytic placer.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846366";0
journals/tcad/TaoLZ016;article;2017-07-20;"Harvesting Design Knowledge From the Internet: High-Dimensional Performance Tradeoff Modeling for Large-Scale Analog Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2449240";0
journals/tcad/XuFM05;article;2017-05-20;"On the numerical stability of Green's function for substrate coupling in integrated circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844114";0
journals/tcad/KimD89;article;2017-05-20;"Modeling of the distributed gate RC effect in MOSFET's.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44517";0
journals/tcad/NajmMF07;article;2017-05-20;"A Yield Model for Integrated Circuits and its Application to Statistical Timing Analysis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883924";0
journals/tcad/Hsu83;article;2017-05-20;"Minimum-Via Topological Routing.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270041";0
journals/tcad/MaddilaZ89;article;2017-05-20;"Routing in general junctions.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41503";0
journals/tcad/PengSPL14;article;2017-05-20;"Silicon Effect-Aware Full-Chip Extraction and Mitigation of TSV-to-TSV Coupling.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2359578";0
journals/tcad/CornoPRR96;article;2017-06-08;"GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511578";0
journals/tcad/CongFK01;article;2017-05-20;"DUNE-a multilayer gridless routing system.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920694";0
journals/tcad/ZhaoZTX91;article;2017-05-20;"A new preconditioner for CGS iteration in solving large sparse nonsymmetric linear equations in semiconductor device simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97622";0
journals/tcad/VillaS90;article;2017-06-08;"NOVA: state assignment of finite state machines for optimal two-level logic implementation.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59068";0
journals/tcad/KolsonND96;article;2017-05-20;"Elimination of redundant memory traffic in high-level synthesis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543768";0
journals/tcad/LuSYSLS17;article;2017-10-11;"TSV-Based 3-D ICs: Design Methods and Tools.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2666604";0
journals/tcad/ChenRC00;article;2017-06-08;"Estimation of power dissipation using a novel power macromodelingtechnique.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892859";0
journals/tcad/EnosHS99;article;2017-05-20;"Evaluation and optimization of replication algorithms for logic bipartitioning.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784117";0
journals/tcad/XiaoDZW13;article;2017-05-20;"A Polynomial Time Exact Algorithm for Overlay-Resistant Self-Aligned Double Patterning (SADP) Layout Decomposition.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2252054";0
journals/tcad/GreenW95;article;2017-05-20;"An algorithm for identifying unstable operating points using SPICE.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365126";0
journals/tcad/ShiN16;article;2017-05-20;"On-Chip Cube-Based Constrained-Random Stimuli Generation for Post-Silicon Validation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481874";0
journals/tcad/NamRAVK06;article;2017-05-20;"A Fast Hierarchical Quadratic Placement Algorithm.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870079";0
journals/tcad/TangZBM14;article;2017-05-20;"Considering Crosstalk Effects in Statistical Timing Analysis.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2279515";0
journals/tcad/KhursheedACH10;article;2017-05-20;"Gate-Sizing-Based Single V";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2059310";0
journals/tcad/JiangLJ07;article;2017-05-20;"Observability Analysis on HDL Descriptions for Effective Functional Validation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891366";0
journals/tcad/LiuLLCCKYC08;article;2017-06-08;"An Efficient Graph-Based Algorithm for ESD Current Path Analysis.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925779";0
journals/tcad/SilburtBD88;article;2017-05-20;"Automated parameter extraction and modeling of the MOSFET below threshold.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3183";0
journals/tcad/JiangG09;article;2017-05-20;"Threshold Testing: Improving Yield for Nanoscale VLSI.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2032375";0
journals/tcad/HoVW90;article;2017-05-20;"New algorithms for the rectilinear Steiner tree problem.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46785";0
journals/tcad/WangL01;article;2017-05-20;"Graph-theory-based simplex algorithm for VLSI layout spacingproblems with multiple variable constraints.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936378";0
journals/tcad/SenguptaSDKMC05;article;2017-05-20;"Application-specific worst case corners using response surfaces and statistical models.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852037";0
journals/tcad/ZhuoHZC08;article;2017-05-20;"Power Grid Analysis and Optimization Using Algebraic Multigrid.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917587";0
journals/tcad/Beyene07;article;2017-05-20;"Application of Artificial Neural Networks to Statistical Analysis and Nonlinear Modeling of High-Speed Interconnect Systems.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882518";0
journals/tcad/CiricS03;article;2017-05-20;"Efficient canonical form for Boolean matching of complex functions in large libraries.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810744";0
journals/tcad/IyengarRW90;article;2017-05-20;"On computing the sizes of detected delay faults.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46805";0
journals/tcad/CongGL10;article;2017-05-20;"Evaluating Statistical Power Optimization.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061390";0
journals/tcad/FanLWC03;article;2017-05-20;"On optimal hyperuniversal and rearrangeable switch box designs.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819430";0
journals/tcad/JungLK14a;article;2017-05-20;"Yield-Aware Pareto Front Extraction for Discrete Hierarchical Optimization of Analog Circuits.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2331563";0
journals/tcad/MinLR93;article;2017-05-20;"Hierarchical test pattern generation: a cost model and implementation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238039";0
journals/tcad/Gomez-PauBF16;article;2017-06-08;"Efficient Production Binning Using Octree Tessellation in the Alternate Measurements Space.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501309";0
journals/tcad/HerW97;article;2017-05-20;"Module implementation selection and its application to transistor placement.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640622";0
journals/tcad/BoeseKMR95;article;2017-05-20;"Near-optimal critical sink routing tree constructions.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476573";0
journals/tcad/XieSCP16;article;2017-05-20;"Joint Charge and Thermal Management for Batteries in Portable Systems With Hybrid Power Sources.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474410";0
journals/tcad/MukherjeeFBL12;article;2017-06-08;"Efficient Identification of Unstable Loops in Large Linear Analog Integrated Circuits.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2194492";0
journals/tcad/YoonCPC13;article;2017-05-20;"Virtual Channels and Multiple Physical Networks: Two Alternatives to Improve NoC Performance.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2276399";0
journals/tcad/EbendtGD05;article;2017-06-14;"Combining ordered best-first search with branch and bound for exact BDD minimization.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852053";0
journals/tcad/EggersgluBSKD16;article;2017-07-27;"On Optimization-Based ATPG and Its Application for Highly Compacted Test Sets.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2552822";0
journals/tcad/JavaidSHP14;article;2017-05-20;"Energy-Efficient Adaptive Pipelined MPSoCs for Multimedia Applications.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2298196";0
journals/tcad/KohS14;article;2017-05-20;"Guest Editorial Special Section on Contemporary and Emerging Issues in Physical Design.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2304991";0
journals/tcad/HanCOK16;article;2017-05-20;"Parallelized Network-on-Chip-Reused Test Access Mechanism for Multiple Identical Cores.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481872";0
journals/tcad/ChenY95;article;2017-05-20;"STYLE: a statistical design approach based on nonparametric performance macromodeling.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391727";0
journals/tcad/LittleWMTBY11;article;2017-06-14;"Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097450";0
journals/tcad/Kuzmicz86;article;2017-05-20;"Modeling of Minority Carrier Current in Heavily Doped Regions of Bipolar Regions.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270188";0
journals/tcad/KimZ00;article;2017-05-20;"Efficient implementation of a planar clock routing with thetreatment of obstacles.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875342";0
journals/tcad/TsuiPD98;article;2017-06-14;"Low-power state assignment targeting two- and multilevel logic implementations.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736568";0
journals/tcad/ZhangCMB06;article;2017-05-20;"Linear cofactor relationships in Boolean functions.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855951";0
journals/tcad/MacInnes91;article;2017-05-20;"The use of small pivot perturbation in circuit analysis.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97623";0
journals/tcad/ReevesI87;article;2017-05-20;"Fast Methods for Switch-Level Verification of MOS Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270320";0
journals/tcad/ChouW97;article;2017-05-20;"Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664228";0
journals/tcad/CiuprinaIJH15;article;2017-05-20;"MEEC Models for RFIC Design Based on Coupled Electric and Magnetic Circuits.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387863";0
journals/tcad/WangZKSPW12;article;2017-05-20;"Passivity Enforcement for Descriptor Systems Via Matrix Pencil Perturbation.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2174638";0
journals/tcad/MukherjeePRT10;article;2017-05-20;"High Volume Diagnosis in Memory BIST Based on Compressed Failure Data.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041852";0
journals/tcad/CoxBHYE91;article;2017-05-20;"Direct circuit simulation algorithms for parallel processing [VLSI].";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137500";0
journals/tcad/ZhangEED14;article;2017-06-14;"Calculation of Generalized Polynomial-Chaos Basis Functions and Gauss Quadrature Rules in Hierarchical Uncertainty Quantification.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2295818";0
journals/tcad/KumarA07;article;2017-05-20;"Dual-Threshold CAD Framework for Subthreshold Leakage Power Aware FPGAs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882595";0
journals/tcad/Pomeranz17;article;2017-07-26;"Sequential Test Generation Based on Preferred Primary Input Cubes.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2568210";0
journals/tcad/YangKS02;article;2017-05-20;"Congestion estimation during top-down placement.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974139";0
journals/tcad/LorenzPRSSS85;article;2017-05-20;"COMPOSITE -- A Complete Modeling Program of Silicon Technology.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270140";0
journals/tcad/ReynaertMS03;article;2017-05-20;"A state-space behavioral model for CMOS class E power amplifiers.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806602";0
journals/tcad/LenoxT14;article;2017-05-20;"Adapting an Implicit Path Delay Grading Method for Parallel Architectures.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2356438";0
journals/tcad/YangZCW00;article;2017-05-20;"Applying a robust heteroscedastic probabilistic neural network toanalog fault detection and classification.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822626";0
journals/tcad/CongL90;article;2017-05-20;"Over-the-cell channel routing.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45872";0
journals/tcad/PatilDLWM08;article;2017-06-08;"Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003278";0
journals/tcad/GuptaN00;article;2017-05-20;"Analytical models for RTL power estimation of combinational andsequential circuits.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851996";0
journals/tcad/MohanSMH95;article;2017-05-20;"Device and circuit simulation of quantum electronic devices.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387727";0
journals/tcad/AsharM95;article;2017-05-20;"Functional timing analysis using ATPG.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402501";0
journals/tcad/NguyenDNW00;article;2017-05-20;"Transient sensitivity computation in controlled explicit piecewiselinear simulation.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822623";1
journals/tcad/ChatterjeePK98;article;2017-05-20;"LOT: Logic Optimization with Testability. New transformations for logic synthesis.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703921";0
journals/tcad/TomizawaYY88;article;2017-05-20;"Nonstationary carrier dynamics in quarter-micron Si MOSFETs.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3156";0
journals/tcad/HwangS93;article;2017-05-20;"Restructuring and logic minimization for testable PLA.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229732";0
journals/tcad/TungA85;article;2017-05-20;"A Boundary Integral Equation Approach to Oxidation Modeling.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270137";0
journals/tcad/UmimotoONE89;article;2017-05-20;"Numerical modeling of nonplanar oxidation coupled with stress effects.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31516";0
journals/tcad/Chang93;article;2017-05-20;"Efficient algorithms of wiring channels with movable terminals.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238042";0
journals/tcad/CaiW93;article;2017-05-20;"On minimizing the number of L-shaped channels in building-block layout [VLSI].";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229750";0
journals/tcad/TannirK11;article;2017-05-20;"Adjoint Sensitivity Analysis of Nonlinear Distortion in Radio Frequency Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2108559";0
journals/tcad/DebnathV03;article;2017-05-20;"A fast algorithm for OR-AND-OR synthesis.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816216";0
journals/tcad/YuBLRC16;article;2017-06-14;"Formal Verification of Arithmetic Circuits by Function Extraction.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2547898";0
journals/tcad/ChuW99a;article;2017-05-20;"A quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766728";0
journals/tcad/Ferris-Prabhu92;article;2017-05-20;"On the assumptions contained in semiconductor yield models.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149768";0
journals/tcad/HongKQPS99;article;2017-05-20;"Power optimization of variable-voltage core-based systems.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811318";0
journals/tcad/RollinsC88;article;2017-05-20;"Mixed-mode PISCES-SPICE coupled circuit and device solver.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3217";0
journals/tcad/HoLC13;article;2017-06-08;"Escape Routing for Staggered-Pin-Array PCBs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2259539";0
journals/tcad/ParkPSWXPC13;article;2017-05-20;"Accurate Modeling of the Delay and Energy Overhead of Dynamic Voltage and Frequency Scaling in Modern Microprocessors.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2235126";0
journals/tcad/ShrivastavaPEDNP07;article;2017-05-20;"Automatic Design Space Exploration of Register Bypasses in Embedded Processors.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907066";0
journals/tcad/HatamiABMA04;article;2017-05-20;"Accurate and efficient modeling of SOI MOSFET with technology independent neural networks.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836725";0
journals/tcad/BachDME91;article;2017-05-20;"A new nonlinear relaxation scheme for solving semiconductor device equations.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85764";0
journals/tcad/MonteiroDG98;article;2017-06-08;"Sequential logic optimization for low power using input-disabling precomputation architectures.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.700725";0
journals/tcad/CamuratiGGP88;article;2017-05-20;"ESTA: an expert system for DFT rule verification.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9187";0
journals/tcad/BhattacharjeeCB17;article;2017-07-26;"Adaptation of Biochemical Protocols to Handle Technology-Change for Digital Microfluidics.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2585622";0
journals/tcad/YangW98;article;2017-05-20;"Optimal min-area min-cut replication in partitioned circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736190";0
journals/tcad/LahiriRD04a;article;2017-05-20;"Design space exploration for optimizing on-chip communication architectures.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828127";0
journals/tcad/DevadasKM93;article;2017-05-20;"Computation of floating mode delay in combinational circuits: theory and algorithms.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251155";0
journals/tcad/MeurisSM01;article;2017-05-20;"Strategy for electromagnetic interconnect modeling.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924828";0
journals/tcad/Nair87;article;2017-05-20;"A Simple Yet Effective Technique for Global Wiring.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270260";0
journals/tcad/LeblebiciK92;article;2017-05-20;"Modeling of nMOS transistors for simulation of hot-carrier-induced device and circuit degradation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124402";0
journals/tcad/NoiaC13;article;2017-05-20;"Pre-Bond Probing of Through-Silicon Vias in 3-D Stacked ICs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2226455";0
journals/tcad/YehCL95;article;2017-05-20;"Optimization by iterative improvement: an experimental evaluation on two-way partitioning.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370430";0
journals/tcad/ZhouSBC93;article;2017-05-20;"A 2-D boundary element method approach to the simulation of DMOS transistors.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229755";0
journals/tcad/PaleskoA83;article;2017-05-20;"Logic Partitioning for Minimizing Gate Arrays.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270028";0
journals/tcad/PalermoSZ09;article;2017-06-08;"ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2028681";0
journals/tcad/SuHSN04;article;2017-05-20;"A methodology for the simultaneous design of supply and signal networks.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837728";0
journals/tcad/LakN12;article;2017-05-20;"On Using On-Chip Clock Tuning Elements to Address Delay Degradation Due to Circuit Aging.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2209883";0
journals/tcad/WangXWCWWYD15;article;2017-06-14;"An Analytical Study of Power Delivery Systems for Many-Core Processors Using On-Chip and Off-Chip Voltage Regulators.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2413400";0
journals/tcad/HertzSV13;article;2017-05-20;"Mining Hardware Assertions With Guidance From Static Analysis.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2241176";0
journals/tcad/Pomeranz11b;article;2017-05-20;"Subsets of Primary Input Vectors in Sequential Test Generation for Single Stuck-at Faults.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2157158";0
journals/tcad/KeutzerLS95;article;2017-06-08;"Synthesis for testability techniques for asynchronous circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476586";0
journals/tcad/LiBGP14;article;2017-05-20;"LumiNOC: A Power-Efficient, High-Performance, Photonic Network-on-Chip.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2320510";0
journals/tcad/Miskov-ZivanovM10;article;2017-06-08;"Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061131";0
journals/tcad/Pomeranz13;article;2017-05-20;"Generation of Functional Broadside Tests for Logic Blocks With Constrained Primary Input Sequences.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2227258";0
journals/tcad/ZhuD96;article;2017-05-20;"High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536716";0
journals/tcad/TellezS97;article;2017-05-20;"Minimal buffer insertion in clock trees with skew and slew rate constraints.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602470";0
journals/tcad/LiJBR06;article;2017-05-20;"Compact modeling of on-chip ESD protection devices using Verilog-A.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855948";0
journals/tcad/BeattieP04;article;2017-05-20;"Parasitics extraction with multipole refinement.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822109";0
journals/tcad/CohoonRS90;article;2017-05-20;"An optimal Steiner tree algorithm for a net whose terminals lie on the perimeter of a rectangle.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45871";0
journals/tcad/MarculescuG08;article;2017-06-08;"Process-Driven Variability Analysis of Single and Multiple Voltage-Frequency Island Latency-Constrained Systems.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917969";0
journals/tcad/TunaliA17;article;2017-07-26;"Permanent and Transient Fault Tolerance for Reconfigurable Nano-Crossbar Arrays.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2602804";0
journals/tcad/LiuH10;article;2017-05-20;"A New Algorithm for Simultaneous Gate Sizing and Threshold Voltage Assignment.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035575";0
journals/tcad/OzdalH11;article;2017-05-20;"An Algorithmic Study of Exact Route Matching for Integrated Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2165068";0
journals/tcad/DraganKMMZ02;article;2017-06-08;"Provably good global buffering by generalized multiterminalmulticommodity flow approximation.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986421";0
journals/tcad/MyersRM99;article;2017-06-14;"POSET timing and its application to the synthesis and verification of gate-level timed circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766727";0
journals/tcad/DagenaisR89;article;2017-05-20;"On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latches.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21846";0
journals/tcad/HuSMH08;article;2017-05-20;"Exploiting Symmetries to Speed Up SAT-Based Boolean Matching for Logic Synthesis of FPGAs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003272";0
journals/tcad/QinM09;article;2017-05-20;"A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021730";0
journals/tcad/RadivojevicB96;article;2017-05-20;"A new symbolic technique for control-dependent scheduling.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486271";1
journals/tcad/HajraM15;article;2017-05-20;"Reaching the Limit of Nonprofiling DPA.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387830";0
journals/tcad/Miskov-ZivanovM06;article;2017-06-08;"Circuit Reliability Analysis Using Symbolic Techniques.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882592";0
journals/tcad/DeRB94;article;2017-05-20;"A portable parallel algorithm for logic synthesis using transduction.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277630";0
journals/tcad/ChuW99b;article;2017-05-20;"An efficient and optimal algorithm for simultaneous buffer and wire sizing.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784121";0
journals/tcad/RuanVB88;article;2017-05-20;"Current-limited switch-level timing simulator for MOS logic networks.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3205";0
journals/tcad/FuchsPR94;article;2017-05-20;"RESIST: a recursive test pattern generation algorithm for path delay faults considering various test classes.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331411";0
journals/tcad/ArslanO16a;article;2017-05-20;"Aggressive Test Cost Reductions Through Continuous Test Effectiveness Assessment.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2535902";0
journals/tcad/ParkKH91;article;2017-05-20;"A charge sheet capacitance model of short channel MOSFETs for SPICE.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67791";0
journals/tcad/WangCW09;article;2017-05-20;"Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021731";0
journals/tcad/MaffezzoniCD06;article;2017-05-20;"Event-Driven Time-Domain Simulation of Closed-Loop Switched Circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882121";0
journals/tcad/ZhuC05;article;2017-05-20;"Context sensitive symbolic pointer analysis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844092";0
journals/tcad/SureshOS17;article;2017-07-26;"Adaptive Reduction of the Frequency Search Space for Multi-V";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2613925";0
journals/tcad/ChengCDL94;article;2017-05-20;"The role of long and short paths in circuit performance optimization.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293942";0
journals/tcad/PadmanabanMT03;article;2017-05-20;"Exact path delay fault coverage with fundamental ZBDD operations.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807891";0
journals/tcad/KimS96;article;2017-05-20;"A performance-driven logic emulation system: FPGA network design and performance-driven partitioning.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506143";0
journals/tcad/DeschachtRAA93;article;2017-05-20;"Post-layout timing simulation of CMOS circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238609";0
journals/tcad/HuangCC99;article;2017-05-20;"AutoFix: a hybrid tool for automatic logic rectification.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784128";0
journals/tcad/Maurer91;article;2017-05-20;"Scheduling blocks of hierarchical compiled simulation of combinational circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68405";0
journals/tcad/WangJLQ17;article;2017-08-16;"Achieving Versatile and Simultaneous Cache Optimizations With Nonvolatile SRAM.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2582872";0
journals/tcad/LeeKPM01;article;2017-05-20;"Simple frequency-domain analysis of MOSFET-includingnonquasi-static effect.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.931011";0
journals/tcad/RoyM08;article;2017-05-20;"High-Performance Routing at the Nanometer Scale.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923255";0
journals/tcad/LeeW03;article;2017-05-20;"Timing-driven routing for FPGAs based on Lagrangian relaxation.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809645";0
journals/tcad/WangC08;article;2017-05-20;"Test-Quality/Cost Optimization Using Output-Deviation-Based Reordering of Test Patterns.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907228";0
journals/tcad/JiangV02;article;2017-05-20;"Statistical threshold formulation for dynamic I";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004313";0
journals/tcad/BiswasB11;article;2017-05-20;"Reducing Test Execution Cost of Integrated, Heterogeneous Systems Using Continuous Test Data.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2066630";0
journals/tcad/YanSS05;article;2017-05-20;"Sparse transformations and preconditioners for 3-D capacitance extraction.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850824";0
journals/tcad/FeldmannD93;article;2017-05-20;"Integrated circuit quality optimization using surface integrals.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251150";0
journals/tcad/LinC11;article;2017-06-08;"Cross-Contamination Aware Design Methodology for Pin-Constrained Digital Microfluidic Biochips.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2108010";0
journals/tcad/ChoudhuryS93a;article;2017-06-08;"Constraint-based channel routing for analog and mixed analog/digital circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229733";0
journals/tcad/YaoPAFH13;article;2017-06-08;"Modeling and Application of Multi-Port TSV Networks in 3-D IC.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228740";0
journals/tcad/GowdaVKB11;article;2017-05-20;"Identification of Threshold Functions and Synthesis of Threshold Networks.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2100232";0
journals/tcad/Zhang92;article;2017-05-20;"Dynamic and static load balancing for solving block bordered circuit equations on multiprocessors.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159994";0
journals/tcad/MarchokEMR96;article;2017-05-20;"A complexity analysis of sequential ATPG.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543773";0
journals/tcad/TouatiB93;article;2017-05-20;"Computing the initial states of retimed circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184852";0
journals/tcad/HolcombS14;article;2017-05-20;"Compositional Performance Verification of Network-on-Chip Designs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2331342";0
journals/tcad/LuoJ07;article;2017-05-20;"Power-Efficient Scheduling for Heterogeneous Distributed Real-Time Embedded Systems.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885736";0
journals/tcad/DiamantarasJ91;article;2017-06-14;"A new transition count method for testing of logic circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67794";0
journals/tcad/YuS97;article;2017-05-20;"Efficient approximation of symbolic network functions using matroid intersection algorithms.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662671";0
journals/tcad/CordoneFSC01;article;2017-06-08;"An efficient heuristic approach to solve the unate covering problem.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969431";0
journals/tcad/MeiRCHD05;article;2017-05-20;"Robust, stable time-domain methods for solving MPDEs of fast/slow systems.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.841073";0
journals/tcad/EldibWTS15;article;2017-05-20;"Quantitative Masking Strength: Quantifying the Power Side-Channel Resistance of Software Code.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2424951";0
journals/tcad/KuehlmannPKG02;article;2017-05-20;"Robust Boolean reasoning for equivalence checking and functional property verification.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804386";0
journals/tcad/SwinkelsH90;article;2017-05-20;"Schematic generation with an expert system.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62774";0
journals/tcad/ZweidingerLF93;article;2017-05-20;"Compact modeling of BJT self-heating in SPICE.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240084";0
journals/tcad/CongKL98;article;2017-05-20;"Efficient algorithms for the minimum shortest path Steiner arborescence problem with applications to VLSI physical design.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.673630";0
journals/tcad/AsharDN91a;article;2017-05-20;"Irredundant interacting sequential machines via optimal logic synthesis.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67785";0
journals/tcad/CzajkowskiB10;article;2017-05-20;"Decomposition-Based Vectorless Toggle Rate Computation for FPGA Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061250";0
journals/tcad/WangXC17;article;2017-07-26;"Efficient Memristor Model Implementation for Simulation and Application.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2648844";0
journals/tcad/McDonaldP92;article;2017-05-20;"Smallest paths in simple rectilinear polygons.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144850";0
journals/tcad/RebaudengoR96;article;2017-06-08;"GALLO: a genetic algorithm for floorplan area optimization.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511573";0
journals/tcad/PullelaMP96;article;2017-05-20;"Post-processing of clock trees via wiresizing and buffering for robust design.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503938";0
journals/tcad/Giles89;article;2017-05-20;"Defect-coupled diffusion at high concentrations.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24874";0
journals/tcad/YoshimuraK82;article;2017-05-20;"Efficient Algorithms for Channel Routing.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269993";0
journals/tcad/Lewis91;article;2017-05-20;"A hierarchical compiled code event-driven logic simulator.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137501";0
journals/tcad/Mowchenko89;article;2017-05-20;"A lower bound on channel density after global routing.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24886";0
journals/tcad/RinghoferS88;article;2017-06-08;"A modified Gummel method for the basic semiconductor device equations.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3155";0
journals/tcad/LakshminarayanaKJ99;article;2017-05-20;"Wavesched: a novel scheduling technique for control-flow intensive designs.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759064";1
journals/tcad/BernardoBLNSW92;article;2017-05-20;"Integrated circuit design optimization using a sequential strategy.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124423";0
journals/tcad/LintonB89;article;2017-05-20;"A fast, general three-dimensional device simulator and its application in a submicron EPROM design study.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24879";0
journals/tcad/CongW98;article;2017-05-20;"An efficient algorithm for performance-optimal FPGA technology mapping with retiming.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720312";0
journals/tcad/IyengarC02;article;2017-05-20;"System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801102";0
journals/tcad/Baeg07;article;2017-05-20;"Delay Fault Coverage Enhancement by Partial Clocking for Low-Power Designs With Heavily Gated Clocks.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907017";0
journals/tcad/Ciesielski85;article;2017-05-20;"Two-Dimensional Routing for the Silc Silicon Compiler.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270115";0
journals/tcad/MamidipakaKDA04;article;2017-05-20;"IDAP: a tool for high-level power estimation of custom array structures.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833609";0
journals/tcad/SarbisheiRZ12;article;2017-05-20;"Analytical Optimization of Bit-Widths in Fixed-Point LTI Systems.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170988";0
journals/tcad/ChangLY17;article;2017-06-08;"ROHOM: Requirement-Aware Online Hybrid On-Chip Memory Management for Multicore Systems.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2584048";0
journals/tcad/JangP11;article;2017-05-20;"Application-Aware NoC Design for Efficient SDRAM Access.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2160176";0
journals/tcad/HassounNS03;article;2017-05-20;"Guest Editorial.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.813395";0
journals/tcad/TessierBNEG07;article;2017-05-20;"Power-Efficient RAM Mapping Algorithms for FPGA Embedded Memory Blocks.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.887924";0
journals/tcad/Chakrabarty00;article;2017-05-20;"Test scheduling for core-based systems using mixed-integer linearprogramming.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875306";0
journals/tcad/BasithKRA13;article;2017-05-20;"Charge-Controlled Readout and BIST Circuit for MEMS Sensors.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2218602";0
journals/tcad/PrakashKMA03;article;2017-05-20;"A high-performance architecture and BDD-based synthesis methodology for packet classification.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811449";0
journals/tcad/SioziosS16;article;2017-05-20;"A Customizable Framework for Application Implementation onto 3-D FPGAs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2529421";0
journals/tcad/TanS04;article;2017-05-20;"Efficient approximation of symbolic expressions for analog behavioral modeling and analysis.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828135";0
journals/tcad/JacometG93;article;2017-05-20;"Layout-dependent fault analysis and test synthesis for CMOS circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229763";0
journals/tcad/SeoLK16;article;2017-05-20;"Tri-State Coding Using Reconfiguration of Twisted Ring Counter for Test Data Compression.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2413416";0
journals/tcad/JinPM91;article;2017-05-20;"Mixed particle Monte Carlo method for deep submicron semiconductor device simulator.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103503";0
journals/tcad/ZhouWLA00;article;2017-05-20;"Simultaneous routing and buffer insertion with restrictions onbuffer locations.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851998";0
journals/tcad/TakanoYD90;article;2017-05-20;"A nonequilibrium one-dimensional quantum-mechanical simulation for AlGaAs/GaAs HEMT structures.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62759";0
journals/tcad/MrugalskiRT00;article;2017-05-20;"Cellular automata-based test pattern generators with phase shifters.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856975";0
journals/tcad/WirthlinM03;article;2017-05-20;"Web-based IP evaluation and distribution using applets.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814946";0
journals/tcad/ChengJ92;article;2017-05-20;"A functional fault model for sequential machines.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159992";0
journals/tcad/ShinK06;article;2017-05-20;"Dynamic voltage scaling of mixed task sets in priority-driven systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853706";0
journals/tcad/Yeh95;article;2017-05-20;"On the acceleration of flow-oriented circuit clustering.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466346";0
journals/tcad/ContiOTSZ96;article;2017-06-08;"Analytical device modeling for MOS analog IC's based on regularization and Bayesian estimation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543764";0
journals/tcad/AlpertCGHHKQ04;article;2017-05-20;"Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819910";0
journals/tcad/ChenHCLD14;article;2017-05-20;"Out-of-Order Parallel Discrete Event Simulation for Transaction Level Models.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2356469";0
journals/tcad/WangWWFCSGJ10;article;2017-05-20;"Using Launch-on-Capture for Testing BIST Designs Containing Synchronous and Asynchronous Clock Domains.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035483";0
journals/tcad/HsiehBLS01;article;2017-06-08;"Synchronous approach to the functional equivalence of embeddedsystem implementations.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936382";0
journals/tcad/DongAL15;article;2017-05-20;"Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2404871";0
journals/tcad/ShinPMC15;article;2017-05-20;"A Statistical Model-Based Cell-to-Cell Variability Management of Li-ion Battery Pack.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2384506";0
journals/tcad/AntreichS87;article;2017-05-20;"Accelerated Fault Simulation and Fault Grading in Combinational Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270316";0
journals/tcad/LinR87;article;2017-05-20;"On Delay Fault Testing in Logic Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270315";0
journals/tcad/YoonBD06;article;2017-05-20;"A Pattern-Mining Method for High-Throughput Lab-on-a-Chip Data Analysis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855960";0
journals/tcad/RahimiS03;article;2017-05-20;"Layout driven synthesis of multiple scan chains.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807886";0
journals/tcad/VerhaeghAGL01;article;2017-05-20;"A two-stage solution approach to multidimensional periodicscheduling.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.952736";0
journals/tcad/PradhanC99;article;2017-05-20;"GLFSR-a new test pattern generator for built-in-self-test.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743744";0
journals/tcad/HongPK89;article;2017-05-20;"A heuristic algorithm for ordering the columns in one-dimensional logica arrays.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24883";0
journals/tcad/BhattacharyaH90;article;2017-05-20;"Designing for high-level test generation.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55212";0
journals/tcad/SegerJOMABS05;article;2017-05-20;"An industrially effective environment for formal hardware verification.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850814";0
journals/tcad/Sasao93;article;2017-05-20;"EXMIN2: a simplification algorithm for exclusive-OR-sum-of-products expressions for multiple-valued-input two-valued-output functions.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277608";0
journals/tcad/ChenZWJKZH17;article;2017-07-26;"Design Automation for Interwell Connectivity Estimation in Petroleum Cyber-Physical Systems.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2584065";0
journals/tcad/HsiehLB11;article;2017-05-20;"An Error-Tolerance-Based Test Methodology to Support Product Grading for Yield Enhancement.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2113690";0
journals/tcad/ZhouL04;article;2017-05-20;"Retiming for wire pipelining in system-on-chip.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833615";0
journals/tcad/SaxenaG03;article;2017-05-20;"On integrating power and signal routing for shield count minimization in congested regions.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809654";0
journals/tcad/ChenY08;article;2017-09-16;"Fixed-Outline Floorplanning: Block-Position Enumeration and a New Method for Calculating Area Costs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917968";0
journals/tcad/BalachandranB05;article;2017-05-20;"A priori wirelength and interconnect estimation based on circuit characteristic.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850868";0
journals/tcad/HungTL17;article;2017-07-26;"Transparent In-Circuit Assertions for FPGAs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2618862";0
journals/tcad/LinCLCY08;article;2017-06-08;"Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917583";0
journals/tcad/HuS08;article;2017-05-20;"Simulation of Closely Related Dynamic Nonlinear Systems With Application to Process-Voltage-Temperature Corner Analysis.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917593";0
journals/tcad/DingCF01;article;2017-05-20;"Scheduling of microfluidic operations for reconfigurabletwo-dimensional electrowetting arrays.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969439";0
journals/tcad/LinCM99;article;2017-05-20;"Logic synthesis for engineering change.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748158";0
journals/tcad/JiangB06;article;2017-05-20;"Inductive fault analysis of surface-micromachined MEMS.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855926";0
journals/tcad/DevadasMNS89;article;2017-06-08;"A synthesis and optimization procedure for fully and easily testable sequential machines.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39071";0
journals/tcad/VandenbergheBG98;article;2017-05-20;"Optimizing dominant time constant in RC circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681261";0
journals/tcad/RienteTVRZG17;article;2017-07-26;"ToPoliNano: A CAD Tool for Nano Magnetic Logic.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2650983";0
journals/tcad/YiannacourasSR07;article;2017-05-20;"Exploration and Customization of FPGA-Based Soft Processors.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.887921";0
journals/tcad/KimH01;article;2017-05-20;"Realization-independent ATPG for designs with unimplemented blocks.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908472";0
journals/tcad/TangTW06;article;2017-05-20;"Minimizing wire length in floorplanning.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858266";0
journals/tcad/LanLLHC11;article;2017-06-08;"A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2086930";0
journals/tcad/Shelar12;article;2017-05-20;"A Fast and Near-Optimal Clustering Algorithm for Low-Power Clock Tree Synthesis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2206592";0
journals/tcad/FavalliDO96;article;2017-06-08;"Modeling and simulation of broken connections in CMOS IC's.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503947";0
journals/tcad/SauerhoffW96;article;2017-05-20;"On the complexity of minimizing the OBDD size for incompletely specified functions.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543775";0
journals/tcad/HarutyunyanRMS09;article;2017-05-20;"Simulation of Mutually Coupled Oscillators Using Nonlinear Phase Macromodels.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2026359";0
journals/tcad/KumarA10;article;2017-05-20;"IR-Drop Management in FPGAs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043593";0
journals/tcad/PilarskiKI93;article;2017-05-20;"Sequential faults and aliasing.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238044";0
journals/tcad/EickG12;article;2017-05-20;"MARS: Matching-Driven Analog Sizing.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2190069";0
journals/tcad/McCluskeyMMW88;article;2017-05-20;"Probability models for pseudorandom test sequences.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3131";0
journals/tcad/GuoV06;article;2017-05-20;"An algorithmic technique for diagnosis of faulty scan chains.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858267";0
journals/tcad/WengYC87;article;2017-05-20;"A Predictor/CAD Model for Buried-Channel MOS Transistors.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270240";0
journals/tcad/TsengS99;article;2017-05-20;"A gridless multilayer router for standard cell circuits using CTMcells.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790623";0
journals/tcad/Cosentino88;article;2017-05-20;"Concurrent error correction in systolic architectures.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3139";0
journals/tcad/LiZMORC06;article;2017-05-20;"An automated and efficient substrate noise analysis tool.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854628";0
journals/tcad/CiesielskiAL02;article;2017-05-20;"Analytical approach to layout generation of datapath cells.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804376";0
journals/tcad/Li10;article;2017-05-20;"Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction Under Output Constraint.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042896";0
journals/tcad/DuttonS00;article;2017-05-20;"Perspectives on technology and technology-driven CAD.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898831";0
journals/tcad/JiaoMFDD15;article;2017-06-08;"Analog Circuit Design Knowledge Mining: Discovering Topological Similarities and Uncovering Design Reasoning Strategies.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2418287";0
journals/tcad/TaylorFS82;article;2017-05-20;"A Description of MOS Internodal Capacitances for Transient Simulations.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270005";0
journals/tcad/BurchCLMD94;article;2017-05-20;"Symbolic model checking for sequential circuit verification.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275352";0
journals/tcad/Tetelbaum95;article;2017-05-20;"Generalized optimum path search.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476588";0
journals/tcad/XavierAIA92;article;2017-05-20;"Using an asymmetric error model to study aliasing in signature analysis registers.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108615";0
journals/tcad/SrivastavaKS01;article;2017-05-20;"On the complexity of gate duplication.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945312";0
journals/tcad/MetraFOR97;article;2017-06-08;"On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644039";0
journals/tcad/ZhangYOKD15;article;2017-06-08;"Enabling High-Dimensional Hierarchical Uncertainty Quantification by ANOVA and Tensor-Train Decomposition.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2369505";0
journals/tcad/BrockmanD95;article;2017-05-20;"The schema-based approach to workflow management.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466341";0
journals/tcad/DingCM17;article;2017-09-21;"Self-Aligned Double Patterning Lithography Aware Detailed Routing With Color Preassignment.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2622625";0
journals/tcad/LinM84;article;2017-05-20;"Signal Delay in General RC Networks.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270090";0
journals/tcad/MarianiPZS12;article;2017-06-08;"OSCAR: An Optimization Methodology Exploiting Spatial Correlation in Multicore Design Spaces.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2177457";0
journals/tcad/Vahid99;article;2017-05-20;"Techniques for minimizing and balancing I/O during functional partitioning.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.739060";0
journals/tcad/HanP08;article;2017-05-20;"FIR Filter Synthesis Considering Multiple Adder Graphs for a Coefficient.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917581";0
journals/tcad/SinghK93;article;2017-05-20;"On optimizing VLSI testing for product quality using die-yield prediction.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277614";0
journals/tcad/ZhongRRJ06;article;2017-05-20;"RTL-Aware Cycle-Accurate Functional Power Estimation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859504";0
journals/tcad/JafarzadehPEHA15;article;2017-05-20;"Low Energy yet Reliable Data Communication Scheme for Network-on-Chip.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2440311";0
journals/tcad/SuarisK89;article;2017-05-20;"A quadrisection-based combined place and route scheme for standard cells.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21843";0
journals/tcad/TanRJ03;article;2017-05-20;"A simulation framework for energy-consumption analysis of OS-driven embedded applications.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816207";0
journals/tcad/KimL10;article;2017-05-20;"A Functional Unit and Register Binding Algorithm for Interconnect Reduction.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042903";0
journals/tcad/McAndrewBW93;article;2017-05-20;"A C";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229757";0
journals/tcad/KundertS86;article;2017-05-20;"Simulation of Nonlinear Circuits in the Frequency Domain.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270223";0
journals/tcad/CoughranPS88;article;2017-05-20;"Computation of steady-state CMOS latchup characteristics.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3162";0
journals/tcad/SunRRJ06;article;2017-05-20;"Application-specific heterogeneous multiprocessor synthesis using extensible processors.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858269";0
journals/tcad/LoHDW10;article;2017-05-20;"SOC Test Architecture and Method for 3-D ICs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2051732";0
journals/tcad/ForemanHCV12;article;2017-05-20;"A Novel Method for Reducing Metal Variation With Statistical Static Timing Analysis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2190068";0
journals/tcad/WimerKC89;article;2017-05-20;"Optimal aspect ratios of building blocks in VLSI.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21832";0
journals/tcad/KavousianosCJP12;article;2017-05-20;"Test Schedule Optimization for Multicore SoCs: Handling Dynamic Voltage Scaling and Multiple Voltage Islands.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2203600";0
journals/tcad/HuangW16;article;2017-05-20;"Layout-Based Soft Error Rate Estimation Framework Considering Multiple Transient Faults - From Device to Circuit Level.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474355";0
journals/tcad/CharbonMCFS99;article;2017-05-20;"Modeling digital substrate noise injection in mixed-signal IC's.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748160";0
journals/tcad/ManohararajahBV06;article;2017-05-20;"Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882119";0
journals/tcad/ZhanSOTN014;article;2017-05-20;"Optimizing the NoC Slack Through Voltage and Frequency Scaling in Hard Real-Time Embedded Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2347921";0
journals/tcad/MaffezzoniBZD15;article;2017-05-20;"Analysis and Design of Weakly Coupled LC Oscillator Arrays Based on Phase-Domain Macromodels.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2365360";0
journals/tcad/LoTRN92;article;2017-05-20;"An SFS Berger check prediction ALU and its application to self-checking processor designs.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125100";0
journals/tcad/AbramoviciMR92;article;2017-05-20;"Dynamic redundancy identification in automatic test generation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124427";0
journals/tcad/VeetilCBS11;article;2017-05-20;"Fast Statistical Static Timing Analysis Using Smart Monte Carlo Techniques.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2108030";0
journals/tcad/RamachandranJ05;article;2017-05-20;"Xtream-fit: an energy-delay efficient data memory subsystem for embedded media processing.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844081";0
journals/tcad/WeyL87;article;2017-05-20;"On the Repair of Redundant RAM's.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270266";0
journals/tcad/SongTZW00;article;2017-05-20;"Wire space estimation and routability analysis.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845089";0
journals/tcad/KayR01;article;2017-05-20;"Wire packing - a strong formulation of crosstalk-aware chip-leveltrack/layer assignment with an efficient integer programming solution.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920702";0
journals/tcad/LinZ06;article;2017-05-20;"Optimal wire retiming without binary search.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858268";0
journals/tcad/PitaksanonkulTL89;article;2017-05-20;"Comparisons of quad trees and 4-D trees: new results [VLSI layout].";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41501";0
journals/tcad/BhardwajV08;article;2017-05-20;"Leakage Minimization of Digital Circuits Using Gate Sizing in the Presence of Process Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.916341";0
journals/tcad/Chung89;article;2017-05-20;"A charge-based capacitance model of short-channel MOSFETs.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21813";0
journals/tcad/Castro-LopezGRF08;article;2017-06-14;"An Integrated Layout-Synthesis Approach for Analog ICs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923417";0
journals/tcad/HuYHC14;article;2017-05-20;"Testing of Flow-Based Microfluidic Biochips: Fault Modeling, Test Generation, and Experimental Demonstration.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2336215";0
journals/tcad/BrennerR03;article;2017-05-20;"An effective congestion-driven placement framework.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809662";0
journals/tcad/FallahDK01a;article;2017-05-20;"OCCOM-efficient computation of observability-based code coveragemetrics for functional verification.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936381";0
journals/tcad/ZhengDRZP16;article;2017-09-18;"Cross-Layer Codesign for Secure Cyber-Physical Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523937";0
journals/tcad/AgarwalSB04;article;2017-05-20;"A library compatible driver output model for on-chip RLC transmission lines.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819889";0
journals/tcad/MiettinenHRV11;article;2017-05-20;"PartMOR: Partitioning-Based Realizable Model-Order Reduction Method for RLC Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2090751";0
journals/tcad/RamkumarB97;article;2017-05-20;"ProperTEST: a portable parallel test generator for sequential circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631220";0
journals/tcad/OdentCM90;article;2017-05-20;"Acceleration of relaxation-based circuit simulation using a multiprocessor system.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62732";0
journals/tcad/ChengW06;article;2017-05-20;"Floorplan Design for Multimillion Gate FPGAs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882481";0
journals/tcad/ChenCC08;article;2017-06-08;"Effective Wire Models for X-Architecture Placement.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917959";0
journals/tcad/TheobaldN98;article;2017-05-20;"Fast heuristic and exact algorithms for two-level hazard-free logic minimization.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736186";0
journals/tcad/LaoP14;article;2017-05-20;"Statistical Analysis of MUX-Based Physical Unclonable Functions.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2296525";0
journals/tcad/MicheliS83;article;2017-05-20;"Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270033";0
journals/tcad/MaffezzoniD11;article;2017-05-20;"Analysis of Phase Diffusion Process in Oscillators Due to White and Colored-Noise Sources.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2157919";0
journals/tcad/ZhangPM09;article;2017-05-20;"Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2023197";0
journals/tcad/SameshimaKF94;article;2017-05-20;"Multiple signature analysis method using fault simulation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329274";0
journals/tcad/HuDTH09;article;2017-05-20;"Design and Synthesis of Programmable Logic Block With Mixed LUT and Macrogate.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014001";0
journals/tcad/AsharDM95;article;2017-05-20;"Exploiting multicycle false paths in the performance optimization of sequential logic circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406708";0
journals/tcad/DevadasKW92;article;2017-05-20;"Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124424";0
journals/tcad/YangGZDS07;article;2017-05-20;"ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882589";0
journals/tcad/RajskiT93;article;2017-05-20;"Test responses compaction in accumulators with rotate carry adders.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229736";0
journals/tcad/Chakrabarty98;article;2017-05-20;"Zero-aliasing space compaction using linear compactors with bounded overhead.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703941";0
journals/tcad/HongXHCK97;article;2017-05-20;"TIGER: an efficient timing-driven global router for gate array and standard cell layout design.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663822";0
journals/tcad/LeeH92;article;2017-05-20;"Comments on 'A method of fault simulation based on stem regions'.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124428";0
journals/tcad/HuangB93;article;2017-05-20;"Intractability in linear switch-level simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229758";0
journals/tcad/AgyekumN12;article;2017-05-20;"Error-Correcting Unordered Codes and Hardware Support for Robust Asynchronous Global Communication.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2165070";0
journals/tcad/CongKRSW92;article;2017-05-20;"Provably good performance-driven global routing.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137519";0
journals/tcad/LaiL88;article;2017-05-20;"Algorithms for floorplan design via rectangular dualization.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16806";0
journals/tcad/YeagerD89;article;2017-05-20;"Improvement in norm-reducing Newton methods for circuit simulation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24882";0
journals/tcad/TangRZBM14;article;2017-05-20;"Statistical Transistor-Level Timing Analysis Using a Direct Random Differential Equation Solver.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2287179";0
journals/tcad/ChoiKDR10;article;2017-05-20;"Timed Input Pattern Generation for an Accurate Delay Calculation Under Multiple Input Switching.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035482";0
journals/tcad/LinLL93;article;2017-05-20;"Automatic grid refinement and higher order flux discretization for diffusion modeling.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238613";0
journals/tcad/LeeTLC12;article;2017-05-20;"$2^{n}$ Pattern Run-Length for Test Data Compression.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2176733";0
journals/tcad/YunD99;article;2017-05-20;"Automatic synthesis of extended burst-mode circuits. I.(Specification and hazard-free implementations).";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743711";0
journals/tcad/Sapatnekar10;article;2017-05-20;"Editorial.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2037282";0
journals/tcad/AgarwalSB04a;article;2017-05-20;"A simple metric for slew rate of RC circuits based on two circuit moments.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833607";0
journals/tcad/AllegrettoSHLR94;article;2017-05-20;"Numerical modeling of a micromachined thermal conductivity gas pressure sensor.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317468";0
journals/tcad/QuanH03;article;2017-05-20;"Minimal energy fixed-priority scheduling for variable voltage processors.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814948";0
journals/tcad/JungLK14;article;2017-05-20;"Variability-Aware, Discrete Optimization for Analog Circuits.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2313452";0
journals/tcad/FangHL17;article;2017-07-27;"Simultaneous Guiding Template Optimization and Redundant via Insertion for Directed Self-Assembly.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2568204";0
journals/tcad/KahngT96;article;2017-05-20;"Planar-DME: a single-layer zero-skew clock tree router.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486268";0
journals/tcad/HurJL00;article;2017-05-20;"Timing-driven maze routing.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828552";0
journals/tcad/SuzukiMTO86;article;2017-05-20;"A Hardware Maze Router with Application to Interactive Rip-Up and Reroute.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270218";0
journals/tcad/KimD92;article;2017-05-20;"Multilevel logic synthesis with extended arrays.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";None;0
journals/tcad/DrusinskyH89;article;2017-05-20;"Using statecharts for hardware description and synthesis.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31537";0
journals/tcad/SrivastavaMCS05;article;2017-05-20;"On effective slack management in postscheduling phase.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844115";0
journals/tcad/LucasBT87;article;2017-05-20;"A Parallel Solution Method for Large Sparse Systems of Equations.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270339";0
journals/tcad/SavizW93;article;2017-05-20;"Circuit simulation by hierarchical waveform relaxation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229760";0
journals/tcad/CattellM96;article;2017-05-20;"Synthesis of one-dimensional linear hybrid cellular automata.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489103";0
journals/tcad/000210;article;2017-05-20;"Compositional Reachability Analysis for Efficient Modular Verification of Asynchronous Designs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035544";0
journals/tcad/RogersGA87;article;2017-05-20;"Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270328";0
journals/tcad/FaschingTS94;article;2017-05-20;"VISTA-the data level.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273748";0
journals/tcad/VitkovskiySN12;article;2017-06-08;"A Dynamically Adjusting Gracefully Degrading Link-Level Fault-Tolerant Mechanism for NoCs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2188801";0
journals/tcad/JeromeS95;article;2017-05-20;"Transport effects and characteristic modes in the modeling and simulation of submicron devices.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402490";0
journals/tcad/GrosseKD08;article;2017-06-14;"Analyzing Functional Coverage in Bounded Model Checking.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925790";0
journals/tcad/WangGYLXZ17;article;2017-10-19;"DLAU: A Scalable Deep Learning Accelerator Unit on FPGA.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2587683";0
journals/tcad/LeeW92;article;2017-05-20;"A performance-aimed cell compactor with automatic jogs.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.180263";0
journals/tcad/KoukabBD04;article;2017-05-20;"Modeling techniques and verification methodologies for substrate coupling effects in mixed-signal system-on-chip designs.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828117";0
journals/tcad/ZengRG06;article;2017-05-20;"Memory performance prediction for high-performance microprocessors at deep submicrometer technologies.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858346";0
journals/tcad/HwangLH91;article;2017-05-20;"A formal approach to the scheduling problem in high level synthesis.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75629";0
journals/tcad/ChenSYD93;article;2017-05-20;"Modeling of the charge balance condition on floating gates and simulation of EEPROMs.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256923";0
journals/tcad/ChinW92;article;2017-05-20;"A new methodology for two-dimensional numerical simulation of semiconductor devices.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.180264";0
journals/tcad/DongZC15;article;2017-05-20;"Online Algorithms for Automotive Idling Reduction With Effective Statistics.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2469779";0
journals/tcad/LiuM05;article;2017-05-20;"A study of netlist structure and placement efficiency.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846364";0
journals/tcad/WangLM06;article;2017-05-20;"Composable Behavioral Models and Schematic-Based Simulation of Electrokinetic Lab-on-a-Chip Systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855942";0
journals/tcad/QianRZB11;article;2017-05-20;"Transforming Probabilities With Combinational Logic.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2144630";0
journals/tcad/FangTW85;article;2017-05-20;"Time- and Frequency-Domain Analysis of Linear Switched-Capacitor Networks Using State Charge Variables.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270165";0
journals/tcad/SastryM91;article;2017-05-20;"Test efficiency analysis of random self-test of sequential circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67792";0
journals/tcad/ZhangW10;article;2017-05-20;"An Efficient Projector-Based Passivity Test for Descriptor Systems.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049048";0
journals/tcad/TanGQ05;article;2017-05-20;"Hierarchical approach to exact symbolic analysis of large analog circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850812";0
journals/tcad/WangYW96;article;2017-05-20;"A parallel multipole accelerated 3-D capacitance simulator based on an improved model.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552078";0
journals/tcad/WolfeWP02;article;2017-05-20;"Watermarking graph partitioning solutions.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802277";0
journals/tcad/SaxenaMCK04;article;2017-05-20;"Repeater scaling and its impact on CAD.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825841";0
journals/tcad/SuC07;article;2017-06-08;"An Optimal Jumper-Insertion Algorithm for Antenna Avoidance/Fixing.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896307";0
journals/tcad/TheWC91;article;2017-05-20;"A layout modification approach to via minimization.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75637";0
journals/tcad/SadiKWT17;article;2017-07-26;"SoC Speed Binning Using Machine Learning and On-Chip Slack Sensors.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2602806";0
journals/tcad/KamVBS97a;article;2017-06-08;"Theory and algorithms for state minimization of nondeterministic FSMs.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663820";0
journals/tcad/ShiLKY02;article;2017-05-20;"A fast hierarchical algorithm for three-dimensional capacitanceextraction.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986426";0
journals/tcad/LiuW98;article;2017-05-20;"Network-flow-based multiway partitioning with area and pin constraints.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.673632";0
journals/tcad/SchaferW10;article;2017-06-14;"Design Space Exploration Acceleration Through Operation Clustering.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035579";0
journals/tcad/AmelifardP09;article;2017-05-20;"Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017437";0
journals/tcad/YangC02;article;2017-05-20;"BDS: a BDD-based logic optimization system.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013899";0
journals/tcad/NeffN87;article;2017-05-20;"A Ranking Algorithm for MOS Circuit Layouts.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270241";0
journals/tcad/ShelarSSW05;article;2017-05-20;"A predictive distributed congestion metric with application to technology mapping.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846368";0
journals/tcad/KimKE12;article;2017-05-20;"Analytical Eye-Diagram Determination for the Efficient and Accurate Signal Integrity Verification of Single Interconnect Lines.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2196277";0
journals/tcad/ZemanianC99;article;2017-05-20;"Exterior templates for capacitance computations [interconnections].";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743747";0
journals/tcad/ChungLDLC02;article;2017-05-20;"Value-sensitive automatic code specialization for embedded software.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801096";0
journals/tcad/SmyTB91;article;2017-05-20;"Ballistic deposition simulation of via metallization using a quasi-three-dimensional model.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62798";0
journals/tcad/KalogeitonPLMSK17;article;2017-09-16;"Programmable Crossbar Quantum-Dot Cellular Automata Circuits.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2618869";0
journals/tcad/MichelP17;article;2017-05-20;"Dynamic Binary Translation of VLIW Codes on Scalar Architectures.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2604294";0
journals/tcad/YeZP09;article;2017-05-20;"Incremental Large-Scale Electrostatic Analysis.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030267";0
journals/tcad/YeapS93;article;2017-05-20;"A unified approach to floorplan sizing and enumeration.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251149";0
journals/tcad/SikdarGC05;article;2017-05-20;"Fault diagnosis of VLSI circuits with cellular automata based pattern classifier.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850902";0
journals/tcad/StrasserS95;article;2017-05-20;"Algorithms and models for cellular based topography simulation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406712";0
journals/tcad/HuangW89;article;2017-05-20;"Gate matrix partitioning.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31533";0
journals/tcad/ChanSZ96;article;2017-05-20;"Spectral-based multiway FPGA partitioning.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506142";0
journals/tcad/LiG92;article;2017-05-20;"SSCNAP: a program for symbolic analysis of switched capacitor circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124420";0
journals/tcad/GizdarskiF02;article;2017-05-20;"SPIRIT: a highly robust combinational test generation algorithm.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804387";0
journals/tcad/Dai89;article;2017-05-20;"Hierarchical placement and floorplanning in BEAR.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44514";0
journals/tcad/HuangL88;article;2017-05-20;"On an improved design approach for C-testable orthogonal iterative arrays.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3199";0
journals/tcad/ZhuangYWKLZCC16;article;2017-05-20;"Simulation Algorithms With Exponential Integration for Time-Domain Analysis of Large-Scale Power Delivery Networks.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523908";0
journals/tcad/LienemannGK06;article;2017-06-08;"Modeling, Simulation, and Optimization of Electrowetting.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855890";0
journals/tcad/Vogel85;article;2017-05-20;"Analytical MOSFET Model with Easily Extracted Parameters.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270105";0
journals/tcad/Andersson91;article;2017-05-20;"Design representation in Movie.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67787";0
journals/tcad/YingW89;article;2017-05-20;"An analytical approach to floorplanning for hierarchical building blocks layout [VLSI].";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29594";0
journals/tcad/HsiehZPY13;article;2017-05-20;"VAST: Virtually Associative Sector Translation for MLC Storage Systems.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2250582";0
journals/tcad/NishizekiSS85;article;2017-05-20;"A Linear-Time Routing Algorithm for Convex Grids.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270099";0
journals/tcad/XuSSB12;article;2017-05-20;"Fast High-Frequency Impedance Extraction of Horizontal Interconnects and Inductors in 3-D ICs With Multiple Substrates.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2203598";0
journals/tcad/TangL86;article;2017-05-20;"MONTE: A Program to Simulate the Heterojunction Devices in Two Dimensions.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270234";0
journals/tcad/IvanovA89;article;2017-05-20;"An analysis of the probabilistic behavior of linear feedback signature registers.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39069";0
journals/tcad/BhattacharyaJS06;article;2017-05-20;"Multilevel symmetry-constraint generation for retargeting large analog layouts.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855982";0
journals/tcad/ElhuniVK86;article;2017-05-20;"C-Testability of Two-Dimensional Iterative Arrays.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270228";0
journals/tcad/BadrTG17;article;2017-07-26;"Mask Assignment and DSA Grouping for DSA-MP Hybrid Lithography for Sub-7 nm Contact/Via Holes.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2614262";0
journals/tcad/XiangTW03;article;2017-05-20;"Min-cost flow-based algorithm for simultaneous pin assignment and routing.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814258";0
journals/tcad/BeerelHW96;article;2017-05-20;"Estimation of energy consumption in speed-independent control circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503936";1
journals/tcad/PandeyUW99;article;2017-05-20;"VHDL semantics and validating transformations.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771177";0
journals/tcad/MitraBDGK13;article;2017-05-20;"Formal Guarantees for Localized Bug Fixes.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2252055";0
journals/tcad/KarimiC13;article;2017-05-20;"Detection, Diagnosis, and Recovery From Clock-Domain Crossing Failures in Multiclock SoCs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2255127";0
journals/tcad/JinF92;article;2017-05-20;"Non-quasi-static modeling/implementation of BJT current crowding for seminumerical mixed-mode device/circuit simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137521";0
journals/tcad/FujiiHKY87;article;2017-05-20;"A Heuristic Algorithm for Gate Assignment in One-Dimensional Array Approach.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270259";0
journals/tcad/SuHTCB16;article;2017-06-08;"Fast Lithographic Mask Optimization Considering Process Variation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2514082";0
journals/tcad/GlezosR96;article;2017-05-20;"A fast electron beam lithography simulator based on the Boltzmann transport equation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486275";0
journals/tcad/ShenQWXZL10;article;2017-05-20;"Synthesizing Complementary Circuits Automatically.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049152";0
journals/tcad/BoubezariCKN99;article;2017-05-20;"Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784124";0
journals/tcad/PomeranzR94;article;2017-05-20;"An efficient nonenumerative method to estimate the path delay fault coverage in combinational circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259947";0
journals/tcad/SchecklerTPN93;article;2017-05-20;"An efficient volume-removal algorithm for practical three-dimensional lithography simulation with experimental verification.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240082";0
journals/tcad/YoungCS03;article;2017-05-20;"Twin binary sequences: a nonredundant representation for general nonslicing floorplan.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809651";0
journals/tcad/NingD88;article;2017-05-20;"SPIDER: capacitance modelling for VLSI interconnections.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16800";0
journals/tcad/KrishnaD95;article;2017-05-20;"The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476585";0
journals/tcad/ChowdharyKSSG99;article;2017-05-20;"Extraction of functional regularity in datapath circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784120";0
journals/tcad/HsuCHCLCC14;article;2017-06-08;"NTUplace4h: A Novel Routability-Driven Placement Algorithm for Hierarchical Mixed-Size Circuit Designs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2360453";0
journals/tcad/FernSKC17;article;2017-09-21;"Hiding Hardware Trojan Communication Channels in Partially Specified SoC Bus Functionality.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2638439";0
journals/tcad/SongNBG06;article;2017-05-20;"Timing analysis for full-custom circuits using symbolic DC formulations.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859510";0
journals/tcad/XiaBW10;article;2017-05-20;"Automated Model Generation Algorithm for High-Level Fault Modeling.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2045556";0
journals/tcad/GonciariAN03;article;2017-05-20;"Variable-length input Huffman coding for system-on-a-chip test.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811451";0
journals/tcad/ChenB85;article;2017-05-20;"Automatic Design for Testability Via Testability Measures.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270093";0
journals/tcad/SongPM93;article;2017-05-20;"Divergence and scheduling in functional level concurrent fault simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277619";0
journals/tcad/Rubanov06;article;2017-05-20;"A High-Performance Subcircuit Recognition Method Based on the Nonlinear Graph Optimization.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.881335";0
journals/tcad/SeomunSS12;article;2017-05-20;"Synthesis of Active-Mode Power-Gating Circuits.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2171963";0
journals/tcad/SuvakD10;article;2017-06-08;"Quadratic Approximations for the Isochrons of Oscillators: A General Theory, Advanced Numerical Methods, and Accurate Phase Computations.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049056";0
journals/tcad/PatelMBS06;article;2017-05-20;"CARH: service-oriented architecture for validating system-level designs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857315";0
journals/tcad/OgrasBM10;article;2017-09-16;"An Analytical Approach for Network-on-Chip Performance Analysis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061613";0
journals/tcad/ChuangKSC11;article;2017-06-08;"Pulsed-Latch Aware Placement for Timing-Integrity Optimization.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2165717";0
journals/tcad/BeniniC11;article;2017-05-20;"Guest Editorial: Special Section on the ACM/IEEE Symposium on Networks-on-Chip 2010.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2115270";0
journals/tcad/DongOYLG16;article;2017-06-08;"LSCD: A Low-Storage Clone Detection Protocol for Cyber-Physical Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2539327";0
journals/tcad/BhatiaJ96;article;2017-05-20;"Synthesis for parallel scan: applications to partial scan and robust path-delay fault testability.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486668";0
journals/tcad/XieF00;article;2017-05-20;"Phase noise on a 2-GHz CMOS LC oscillator.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851992";0
journals/tcad/BernasconiCDV08;article;2017-09-23;"Logic Minimization and Testability of 2-SPP Networks.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923072";0
journals/tcad/DevganR94;article;2017-05-20;"Adaptively controlled explicit simulation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285249";1
journals/tcad/ZhaoTML12;article;2017-05-20;"Variation-Aware Clock Network Design Methodology for Ultralow Voltage (ULV) Circuits.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2190825";0
journals/tcad/SagstetterLC17;article;2017-07-26;"Generalized Asynchronous Time-Triggered Scheduling for FlexRay.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2570421";0
journals/tcad/HassanANR92;article;2017-05-20;"BIST of PCB interconnects using boundary-scan architecture.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170990";0
journals/tcad/ChaudharyCHNRW07;article;2017-05-20;"Fabricatable Interconnect and Molecular QCA Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906467";0
journals/tcad/FujiwaraY93;article;2017-05-20;"Parity-scan design to reduce the cost of test application.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256936";0
journals/tcad/ZhaoC12;article;2017-05-20;"Simultaneous Optimization of Droplet Routing and Control-Pin Mapping to Electrodes in Digital Microfluidic Biochips.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2177836";0
journals/tcad/ChouHL13;article;2017-05-20;"A Built-In Self-Repair Scheme for 3-D RAMs With Interdie Redundancy.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2222882";0
journals/tcad/AbouzeidBPS93;article;2017-05-20;"Input-driven partitioning methods and application to synthesis on table-lookup-based FPGAs.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238028";0
journals/tcad/ChangHHWMCC04;article;2017-06-08;"Fast postplacement optimization using functional symmetries.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819904";0
journals/tcad/FukudaN98;article;2017-05-20;"An interpolated flux scheme for cellular automaton device simulation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709393";0
journals/tcad/MehlhornR90;article;2017-05-20;"Compaction on the torus [VLSI layout].";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45870";0
journals/tcad/NamS10;article;2017-05-20;"Guest Editorial.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2037283";0
journals/tcad/AloulSS03;article;2017-05-20;"Satometer: how much have we searched?";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814960";0
journals/tcad/ChanGHKK17;article;2017-07-27;"Benchmarking of Mask Fracturing Heuristics.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2620902";0
journals/tcad/MaHDCCG05;article;2017-09-16;"Buffer planning as an Integral part of floorplanning with consideration of routing congestion.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844103";0
journals/tcad/KunzPR96;article;2017-05-20;"A novel framework for logic verification in a synthesis environment.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486269";0
journals/tcad/DasS10;article;2017-05-20;"A Scalable Test Structure for Multicore Chip.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034349";0
journals/tcad/ChathakSK08;article;2017-05-20;"Automated Techniques for Synthesis of Application-Specific Network-on-Chip Architectures.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925775";0
journals/tcad/SharmaC13;article;2017-05-20;"Formulations for the Estimation of IMD Levels in an Envelope Feedback RFIC Amplifier: An Extension to Dynamic AM and PM Behavior.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2270284";0
journals/tcad/WangDJ17;article;2017-07-26;"TSF3D: MSV-Driven Power Optimization for Application-Specific 3D Network-on-Chip.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2650989";0
journals/tcad/Barke84;article;2017-05-20;"A Network Comparison Algorithm for Layout Verification of Integrated Circuits.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270067";0
journals/tcad/Micheli87;article;2017-05-20;"Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270319";0
journals/tcad/MalikLBS92;article;2017-06-08;"Symbolic minimization of multilevel logic and the input encoding problem.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144847";0
journals/tcad/ParkK15;article;2017-05-20;"Synthesis of TSV Fault-Tolerant 3-D Clock Trees.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2379645";0
journals/tcad/MacMillenCHW00;article;2017-05-20;"An industrial view of electronic design automation.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898825";0
journals/tcad/JoshiCSBA10;article;2017-05-20;"Mechanical Stress Aware Optimization for Leakage Power Reduction.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042893";0
journals/tcad/LinG88;article;2017-05-20;"LES: a layout expert system.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3218";0
journals/tcad/DickJ98;article;2017-05-20;"MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728914";0
journals/tcad/WangGS98;article;2017-05-20;"Probabilistic fault detection and the selection of measurements for analog integrated circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720321";0
journals/tcad/BriskDJS06;article;2017-05-20;"Optimal register sharing for high-level synthesis of SSA form programs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870409";0
journals/tcad/YuanYP10;article;2017-05-20;"Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035577";0
journals/tcad/LiuTCC10;article;2017-05-20;"Accurate and Analytical Statistical Spatial Correlation Modeling Based on Singular Value Decomposition for VLSI DFM Applications.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042890";0
journals/tcad/LarssonAFP04;article;2017-05-20;"Efficient test solutions for core-based designs.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826560";0
journals/tcad/OnozawaCK95;article;2017-05-20;"Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387731";0
journals/tcad/ChenCEH03;article;2017-05-20;"Performance-driven mapping for CPLD architectures.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818120";0
journals/tcad/RhyneSKS89;article;2017-05-20;"Comments on 'Simulation of nonlinear circuits in the frequency domain' [with reply].";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31553";0
journals/tcad/MukhopadhyayKCR06;article;2017-05-20;"Modeling and Analysis of Leakage Currents in Double-Gate Technologies.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873892";0
journals/tcad/VisweswariahHC00;article;2017-05-20;"Noise considerations in circuit optimization.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.848089";0
journals/tcad/JhaA85;article;2017-05-20;"Design of Testable CMOS Logic Circuits Under Arbitrary Delays.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270122";0
journals/tcad/LimTS97;article;2017-05-20;"Planar topological routing.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640623";0
journals/tcad/AlamNF15;article;2017-05-20;"Power Efficient High-Level Synthesis by Centralized and Fine-Grained Clock Gating.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2445734";0
journals/tcad/PaschalisG05;article;2017-05-20;"Effective software-based self-test strategies for on-line periodic testing of embedded processors.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839486";0
journals/tcad/WangW92;article;2017-05-20;"A two-dimensional resistance simulator using the boundary element method.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125097";0
journals/tcad/HuC90;article;2017-06-08;"GM Plan: a gate matrix layout algorithm based on artificial intelligence planning techniques.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57791";0
journals/tcad/Landis92;article;2017-05-20;"A test methodology for wafer scale system.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108620";0
journals/tcad/PatelSK85;article;2017-05-20;"Hierarchical VLSI Routing - An Approximate Routing Procedure.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270104";0
journals/tcad/JeongLHLK10;article;2017-05-20;"An Advanced BIRA for Memories With an Optimal Repair Rate and Fast Analysis Speed by Using a Branch Analyzer.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2062830";0
journals/tcad/YeZCG14;article;2017-05-20;"Board-Level Functional Fault Diagnosis Using Multikernel Support Vector Machines and Incremental Learning.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2287184";0
journals/tcad/PuriG93;article;2017-05-20;"An efficient algorithm to search for minimal closed covers in sequential machines.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229748";0
journals/tcad/JhaveriRLPSH10;article;2017-05-20;"Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042882";0
journals/tcad/ZhengLI96;article;2017-05-20;"Finding obstacle-avoiding shortest paths using implicit connection graphs.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486276";0
journals/tcad/ChowdhuryB90;article;2017-05-20;"Estimation of maximum currents in MOS IC logic circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55194";0
journals/tcad/PomeranzR03b;article;2017-05-20;"Test data compression based on input-output dependence.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818122";0
journals/tcad/BalarinP07;article;2017-06-08;"Specification, Synthesis, and Simulation of Transactor Processes.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895792";0
journals/tcad/0002W12;article;2017-05-20;"NP-Completeness and an Approximation Algorithm for Rectangle Escape Problem With Application to PCB Routing.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2193581";0
journals/tcad/MintarnoSZVCBDM11;article;2017-05-20;"Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2100531";0
journals/tcad/FilesP00;article;2017-05-20;"New multivalued functional decomposition algorithms based on MDDs.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863648";0
journals/tcad/Lin00;article;2017-05-20;"On the design of fast large fan-in CMOS multiplexers.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856981";0
journals/tcad/LeiM16;article;2017-05-20;"Optimizing Pin Assignment and Escape Routing for Blind-via-Based PCBs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2460458";0
journals/tcad/LiuCCH14;article;2017-05-20;"ACER: An Agglomerative Clustering Based Electrode Addressing and Routing Algorithm for Pin-Constrained EWOD Chips.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2329415";0
journals/tcad/ChessL99;article;2017-05-20;"Creating small fault dictionaries [logic circuit fault diagnosis].";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748164";0
journals/tcad/OkumuraST90;article;2017-05-20;"An efficient small signal frequency analysis method of nonlinear circuits with two frequency excitations.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46798";0
journals/tcad/AlpertHHKK95;article;2017-05-20;"Prim-Dijkstra tradeoffs for improved performance-driven routing tree design.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391737";0
journals/tcad/MarculescuJ10;article;2017-09-16;"Guest Editorial: Special Section on the ACM/IEEE Symposium on Networks-on-Chip 2009.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048595";0
journals/tcad/GilesBCDKLMNRWWW94;article;2017-05-20;"Semiconductor wafer representation for TCAD.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273747";0
journals/tcad/LouYM17;article;2017-07-26;"Lower Bound Analysis and Perturbation of Critical Path for Area-Time Efficient Multiple Constant Multiplications.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2584181";0
journals/tcad/Jones92;article;2017-05-20;"An incremental zero/integer delay switch-level simulation environment.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159999";0
journals/tcad/HuangLH10;article;2017-05-20;"A Contamination Aware Droplet Routing Algorithm for the Synthesis of Digital Microfluidic Biochips.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2062770";0
journals/tcad/SeoKL06;article;2017-05-20;"Optimal intratask dynamic voltage-scaling technique and its practical extensions.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853703";0
journals/tcad/FangLCW07;article;2017-06-08;"A Network-Flow-Based RDL Routing Algorithmz for Flip-Chip Design.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891364";0
journals/tcad/Wilton00;article;2017-05-20;"Heterogeneous technology mapping for area reduction in FPGAs withembedded memory arrays.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822620";0
journals/tcad/MicheliBS86;article;2017-05-20;"Correction to "Optimal State Assignment for Finite State Machines".";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270192";0
journals/tcad/KahngMRXZ06;article;2017-05-20;"Computer-Aided Optimization of DNA Array Design and Manufacturing.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855940";0
journals/tcad/YamaguchiSNHRI04;article;2017-05-20;"Skew measurements in clock distribution circuits using an analytic signal method.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829814";0
journals/tcad/Micheli09;article;2017-05-20;"An Outlook on Design Technologies for Future Integrated Systems.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021008";0
journals/tcad/KayssiS95;article;2017-05-20;"Timing models for gallium arsenide direct-coupled FET logic circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365129";0
journals/tcad/HamoudaAK16;article;2017-05-20;"Model-Based Initial Bias (MIB): Toward a Single-Iteration Optical Proximity Correction.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512908";0
journals/tcad/RhodesW01;article;2017-05-20;"RAGS-real-analysis ALAP-guided synthesis.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936375";0
journals/tcad/WangLCSC09;article;2017-05-20;"Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2015741";0
journals/tcad/PomeranzR02;article;2017-05-20;"Property-based test generation for scan designs and the effects ofthe test application scheme and scan selection on the number ofdetectable faults.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998633";0
journals/tcad/RajskiTMCMK08;article;2017-05-20;"X-Press: Two-Stage X-Tolerant Compactor With Programmable Selector.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907276";0
journals/tcad/GrayL85;article;2017-05-20;"A Numerical Solution of Poisson's Equation with Application to C-V Analysis of III-V Heterojunction Capacitors.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270156";0
journals/tcad/DickJ04;article;2017-05-20;"COWLS: hardware-software cosynthesis of wireless low-power distributed embedded client-server systems.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819884";0
journals/tcad/JeppsonCH93;article;2017-05-20;"Formal definitions of edge-based geometric design rules.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184843";0
journals/tcad/LinYP17;article;2017-09-21;"High Performance Dummy Fill Insertion With Coupling and Uniformity Constraints.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2638452";0
journals/tcad/NaneSPCFCCHBFAB16;article;2017-06-14;"A Survey and Evaluation of FPGA High-Level Synthesis Tools.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2513673";0
journals/tcad/KunikiyoMFUK94;article;2017-05-20;"Reverse short-channel effect due to lateral diffusion of point-defect induced by source/drain ion implantation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275360";0
journals/tcad/MolinaRGH09;article;2017-06-08;"Frequent-Pattern-Guided Multilevel Decomposition of Behavioral Specifications.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009140";0
journals/tcad/YuenY03;article;2017-05-20;"Slicing floorplan with clustering constraint.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810738";0
journals/tcad/Mishchenko03;article;2017-05-20;"Fast computation of symmetries in Boolean functions.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818371";0
journals/tcad/StankovicS01;article;2017-05-20;"A discussion on the history of research in arithmetic andReed-Muller expressions.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945313";0
journals/tcad/LeviLTR12;article;2017-06-14;"Application of IP-Based Analog Platforms in the Design of Neuromimetic Integrated Circuits.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2204992";0
journals/tcad/LillisC99;article;2017-05-20;"Timing optimization for multisource nets: characterization andoptimal repeater insertion.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748162";0
journals/tcad/WoolardTLK94;article;2017-05-20;"The implementation of physical boundary conditions in the Monte Carlo simulation of electron devices.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317467";0
journals/tcad/LiLH07;article;2017-05-20;"Field Programmability of Supply Voltages for FPGA Power Reduction.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884848";0
journals/tcad/LawGC08;article;2017-05-20;"Asynchronous Control Network Optimization Using Fast Minimum-Cycle-Time Analysis.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923238";0
journals/tcad/KanounMAS14;article;2017-05-20;"Online Energy-Efficient Task-Graph Scheduling for Multicore Platforms.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2316094";0
journals/tcad/TennakoonS08;article;2017-05-20;"Nonconvex Gate Delay Modeling and Delay Optimization.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927758";0
journals/tcad/SagstetterWSLC16;article;2017-06-14;"Multischedule Synthesis for Variant Management in Automotive Time-Triggered Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488480";0
journals/tcad/HerWW95;article;2017-05-20;"Performance-driven channel pin assignment algorithms.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391732";0
journals/tcad/ZhaoL15;article;2017-05-20;"Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2402176";0
journals/tcad/PomeranzR10;article;2017-05-20;"TOV: Sequential Test Generation by Ordering of Test Vectors.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041985";0
journals/tcad/TuanRDTK07;article;2017-05-20;"A 90-nm Low-Power FPGA for Battery-Powered Applications.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885731";0
journals/tcad/SerafyS15;article;2017-05-20;"TSV Replacement and Shield Insertion for TSV-TSV Coupling Reduction in 3-D Global Placement.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2385754";0
journals/tcad/Dierks99;article;2017-05-20;"Synthesizing controllers from real-time specifications.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.739057";1
journals/tcad/CaiW93a;article;2017-05-20;"Efficient via shifting algorithms in channel compaction.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251148";0
journals/tcad/WuZN06;article;2017-05-20;"Dynamic-range estimation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859507";0
journals/tcad/MartensG06;article;2017-05-20;"Analyzing continuous-time Delta-Sigma-Modulators with generic behavioral models.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855970";0
journals/tcad/EpsteinCM93;article;2017-05-20;"Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184847";0
journals/tcad/HoSVW90a;article;2017-05-20;"Layer assignment for multichip modules.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62772";0
journals/tcad/LatorreBN04;article;2017-05-20;"Design of CMOS MEMS based on mechanical resonators using a RF simulation approach.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828113";0
journals/tcad/JiangB06a;article;2017-05-20;"Retiming and Resynthesis: A Complexity Perspective.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882520";0
journals/tcad/FujiwaraIYO08;article;2017-05-20;"A Nonscan Design-for-Testability Method for Register-Transfer-Level Circuits to Guarantee Linear-Depth Time Expansion Models.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927757";0
journals/tcad/ShekharKE07;article;2017-06-08;"Equivalence Verification of Polynomial Datapaths Using Ideal Membership Testing.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888277";0
journals/tcad/WangG06;article;2017-05-20;"LT-RTPG: a new test-per-scan BIST TPG for low switching activity.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855927";0
journals/tcad/DeutschC14;article;2017-05-20;"Contactless Pre-Bond TSV Test and Diagnosis Using Ring Oscillators and Multiple Voltage Levels.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2298198";0
journals/tcad/BedekarWKSS06;article;2017-05-20;"System-Level Simulation of Flow-Induced Dispersion in Lab-on-a-Chip Systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858354";0
journals/tcad/Mitros93;article;2017-05-20;"Empirical model of MOSFET breakdown voltages.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229734";0
journals/tcad/Tan05;article;2017-05-20;"A general hierarchical circuit modeling and simulation algorithm.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842815";0
journals/tcad/Maffezzoni12;article;2017-05-20;"Stochastic Analysis of Switched-Capacitor Circuits for Sampled Data Converters.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170570";0
journals/tcad/CoelhoPS04;article;2017-06-08;"A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822107";0
journals/tcad/MaheshwariS99;article;2017-05-20;"Optimizing large multiphase level-clocked circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784118";0
journals/tcad/DinhYH15;article;2017-05-20;"An Optimal Pin-Count Design With Logic Optimization for Digital Microfluidic Biochips.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394502";0
journals/tcad/TamB14;article;2017-05-20;"Design-for-Manufacturability Assessment for Integrated Circuits Using RADAR.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2336216";0
journals/tcad/TurchettiPMPV86;article;2017-05-20;"A Meyer-Like Approach for the Transient Analysis of Digital MOS IC's.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270221";0
journals/tcad/RadeckaRT97;article;2017-05-20;"Arithmetic built-in self-test for DSP cores.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663825";0
journals/tcad/WinterM87;article;2017-05-20;"Hierarchical Loose Routing for Gate Arrays.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270324";0
journals/tcad/AagaardL94;article;2017-05-20;"PBS: proven Boolean simplification.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275356";0
journals/tcad/RobinsonS88;article;2017-05-20;"Simultaneous signature and syndrome compression.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3196";0
journals/tcad/SaxenaL01;article;2017-05-20;"Optimization of the maximum delay of global interconnects duringlayer assignment.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.918209";0
journals/tcad/MelstrandOSD84;article;2017-05-20;"A Data Base Driven Automated System for MOS Device Characterization, Parameter Optimization and Modeling.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270056";0
journals/tcad/HuTXZZS11;article;2017-06-08;"Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097307";0
journals/tcad/YuYDP15;article;2017-05-20;"Layout Decomposition for Triple Patterning Lithography.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387840";0
journals/tcad/DattaBMR06;article;2017-05-20;"Delay Modeling and Statistical Design of Pipelined Circuit Under Process Variation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873886";0
journals/tcad/SeidlKSOR88;article;2017-05-20;"CAPCAL-a 3-D capacitance solver for support of CAD systems.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3192";0
journals/tcad/HeKTX07;article;2017-05-20;"Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and Random L";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884869";0
journals/tcad/WuD09;article;2017-05-20;"PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2028682";0
journals/tcad/AmrouchEH14;article;2017-05-20;"RESI: Register-Embedded Self-Immunity for Reliability Enhancement.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2295799";0
journals/tcad/HowesRNMRB94;article;2017-05-20;"An SOS MOSFET model based on calculation of the surface potential.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275359";0
journals/tcad/DasguptaK98;article;2017-05-20;"High-reliability, low-energy microarchitecture synthesis.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736567";0
journals/tcad/SalehN89;article;2017-05-20;"The exploitation of latency and multirate behavior using nonlinear relaxation for circuit simulation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44509";0
journals/tcad/HeHXTY13;article;2017-05-20;"Ripple: A Robust and Effective Routability-Driven Placer.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2265371";0
journals/tcad/LasbouyguesWAM07;article;2017-05-20;"Temperature- and Voltage-Aware Timing Analysis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884860";0
journals/tcad/SathyamurthySF98;article;2017-05-20;"Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681267";0
journals/tcad/HabalG11;article;2017-05-20;"Constraint-Based Layout-Driven Sizing of Analog Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2158732";0
journals/tcad/ChenYS02;article;2017-05-20;"Predicting potential performance for digital circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986420";0
journals/tcad/LinB11;article;2017-05-20;"METER: Measuring Test Effectiveness Regionally.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2113670";0
journals/tcad/JenningsJ96;article;2017-05-20;"A discrete syntax for level-sensitive latched circuits having n clocks and m phases.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486277";0
journals/tcad/KannanB06;article;2017-05-20;"Interconnect estimation for FPGAs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857312";0
journals/tcad/CortadellaKLS06;article;2017-06-08;"Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.860958";0
journals/tcad/SongM93;article;2017-05-20;"Acceleration of trace-based fault simulation of combinational circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240089";0
journals/tcad/VinodL05;article;2017-05-20;"On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.840552";0
journals/tcad/TaskinK06;article;2017-05-20;"Delay Insertion Method in Clock Skew Scheduling.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870072";0
journals/tcad/ZhuWLLZF15;article;2017-07-20;"Efficient Transient Analysis of Power Delivery Network With Clock/Power Gating by Sparse Approximation.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2391256";0
journals/tcad/KimVY10;article;2017-05-20;"Convex Piecewise-Linear Modeling Method for Circuit Optimization via Geometric Programming.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2053151";0
journals/tcad/WangWD92;article;2017-05-20;"An approach to construct pre-conditioning matrices for block iteration of linear equations.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177397";0
journals/tcad/TuanT91;article;2017-05-20;"On river routing with minimum number of jogs.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68415";0
journals/tcad/HuangHSTC13;article;2017-05-20;"Oscillation-Based Prebond TSV Test.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2259626";0
journals/tcad/CordoneRRSS09;article;2017-06-08;"Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2015739";0
journals/tcad/AsharDN91;article;2017-05-20;"Optimum and heuristic algorithms for an approach to finite state machine decomposition.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67784";0
journals/tcad/LingB90;article;2017-05-20;"Systolic temporal arithmetic: a new formalism for specification and verification of systolic arrays.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57788";0
journals/tcad/VenturiSSPR89;article;2017-05-20;"A general purpose device simulator coupling Poisson and Monte Carlo transport with applications to deep submicron MOSFETs.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29590";0
journals/tcad/ThalhammerW04a;article;2017-05-20;"Corrections to "Physically Rigorous Modeling of Internal Laser-Probing Techniques for Microstructured Semiconductor Devices".";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825598";0
journals/tcad/ManneyNZ94;article;2017-05-20;"Analysis of nonuniform, frequency-dependent high-speed interconnects using numerical inversion of Laplace transform.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331408";0
journals/tcad/TeeneER82;article;2017-05-20;"WATPC: A Computer-Aided Design Package for Digital Bipolar Integrated Circuits.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270013";0
journals/tcad/LiuX13;article;2017-05-20;"On Multiplexed Signal Tracing for Post-Silicon Validation.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2232350";0
journals/tcad/WuLC01;article;2017-06-08;"Generic ILP-based approaches for time-multiplexed FPGA partitioning.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.952745";0
journals/tcad/OzturkKI09;article;2017-08-09;"Using Data Compression for Increasing Memory System Utilization.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017430";0
journals/tcad/ChenLS91;article;2017-05-20;"Single-fault fault-collapsing analysis in sequential logic circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103505";0
journals/tcad/QianNS05;article;2017-05-20;"Early-stage power grid analysis for uncertain working modes.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846370";0
journals/tcad/BrownBW97;article;2017-05-20;"On-line testing of statically and dynamically scheduled synthesized systems.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559331";0
journals/tcad/Mencer06;article;2017-05-20;"ASC: a stream compiler for computing with FPGAs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857377";0
journals/tcad/AgrawalCE16;article;2017-05-20;"A Distributed, Reconfigurable, and Reusable BIST Infrastructure for Test and Diagnosis of 3-D-Stacked ICs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459044";0
journals/tcad/SchlieckerRNRJE09;article;2017-05-20;"System Level Performance Analysis for Real-Time Automotive Multicore and Network Architectures.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013286";0
journals/tcad/KrishnanH88;article;2017-05-20;"A normalized-area measure for VLSI layouts.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3174";0
journals/tcad/FangW97;article;2017-05-20;"A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662680";0
journals/tcad/Huisman04;article;2017-05-20;"Diagnosing arbitrary defects in logic designs using single location at a time (SLAT).";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816206";0
journals/tcad/KinsmanN10;article;2017-05-20;"Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041839";0
journals/tcad/KnudsenM99;article;2017-05-20;"Integrating communication protocol selection with hardware/software codesign.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775629";0
journals/tcad/HedenstiernaJ93a;article;2017-05-20;"The halo algorithm-an algorithm for hierarchical design of rule checking of VLSI circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205006";0
journals/tcad/LungSHSC13;article;2017-05-20;"Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2245375";0
journals/tcad/CasinoviY94;article;2017-05-20;"Multi-level simulation of large analog systems containing behavioral models.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329267";0
journals/tcad/ShiB93;article;2017-05-20;"An efficient algorithm for constrained encoding and its applications.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251145";0
journals/tcad/AthikulwongseYPL13;article;2017-05-20;"Impact of Mechanical Stress on the Full Chip Timing for Through-Silicon-Via-based 3-D ICs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2237770";0
journals/tcad/PadmanabanT05;article;2017-05-20;"Efficient identification of (critical) testable path delay faults using decision diagrams.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839488";0
journals/tcad/CarmonaCCG06;article;2017-09-16;"Synthesis of asynchronous controllers using integer linear programming.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859516";1
journals/tcad/ShimS17;article;2017-09-21;"Fast Verification of Guide-Patterns for Directed Self-Assembly Lithography.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2629419";0
journals/tcad/LennardN96;article;2017-05-20;"On estimation accuracy for guiding low-power resynthesis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503934";0
journals/tcad/ZhouWS07;article;2017-05-20;"CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888266";0
journals/tcad/WunderlichH92;article;2017-05-20;"The pseudoexhaustive test of sequential circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108616";0
journals/tcad/GyvezJ89;article;2017-05-20;"On the design and implementation of a wafer yield editor.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31551";0
journals/tcad/ChenG96;article;2017-05-20;"Design of efficient BIST test pattern generators for delay testing.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552090";0
journals/tcad/SinghS05;article;2017-05-20;"Congestion-aware topology optimization of structured power/ground networks.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846369";0
journals/tcad/SrinivasaiahB03;article;2017-05-20;"Mixed-mode simulation approach to characterize the circuit delay sensitivity to implant dose variations.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811453";0
journals/tcad/WuHCW02;article;2017-05-20;"Fault simulation and test algorithm generation for random accessmemories.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992771";0
journals/tcad/ChuHT09;article;2017-05-20;"An Optimal Solution for the Heterogeneous Multiprocessor Single-Level Voltage-Setup Problem.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2028683";0
journals/tcad/LiuKLLWY12;article;2017-05-20;"Obstacle-Avoiding Rectilinear Steiner Tree Construction: A Steiner-Point-Based Algorithm.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2185050";0
journals/tcad/BraunBRSMDM88;article;2017-06-08;"Techniques for multilayer channel routing.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3209";0
journals/tcad/NahviNJ13;article;2017-05-20;"Piece-wise Quasi-linear Approximation for Nonlinear Model Reduction.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2275260";0
journals/tcad/ChenHLW05;article;2017-05-20;"Simultaneous power supply planning and noise avoidance in floorplan design.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844088";0
journals/tcad/VillaSBS97;article;2017-06-08;"Symbolic two-level minimization.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644031";0
journals/tcad/Berman91;article;2017-05-20;"Circuit width, register allocation, and ordered binary decision diagrams.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85742";0
journals/tcad/TamHHJZ08;article;2017-05-20;"Dual-V";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925784";0
journals/tcad/SadovnikovRC96;article;2017-05-20;"Extraction of SPICE BJT model parameters in BIPOLE3 using optimization methods.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543766";0
journals/tcad/JaffariA08;article;2017-05-20;"Variability-Aware Bulk-MOS Device Design.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907234";0
journals/tcad/JiangC12;article;2017-05-20;"Application of General Orthogonal Polynomials to Fast Simulation of Nonlinear Descriptor Systems Through Piecewise-Linear Approximation.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2179879";0
journals/tcad/ChoK88;article;2017-05-20;"A heuristic standard cell placement algorithm using constrained multistage graph model.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9190";0
journals/tcad/Marek-SadowskaT83;article;2017-05-20;"Single-Layer Routing for VLSI: Analysis and Algorithms.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270042";0
journals/tcad/KumpD88;article;2017-05-20;"The efficient simulation of coupled point defect and impurity diffusion.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/SrivastavaB95;article;2017-05-20;"SIERA: a unified framework for rapid-prototyping of system-level hardware and software.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387729";0
journals/tcad/Maly85;article;2017-05-20;"Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270112";0
journals/tcad/DeutschCM15;article;2017-05-20;"Robust Optimization of Test-Access Architectures Under Realistic Scenarios.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432139";0
journals/tcad/GiraultLL99;article;2017-06-08;"Hierarchical finite state machines with multiple concurrency models.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766725";0
journals/tcad/CiesielskiY92;article;2017-05-20;"PLADE: a two-stage PLA decomposition.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149766";0
journals/tcad/Marwedel01;article;2017-05-20;"Guest editorial.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2001.959856";0
journals/tcad/Biswas86;article;2017-05-20;"Computer-Aided Minimization Procedure for Boolean Functions.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270199";0
journals/tcad/NiDSGY16;article;2017-05-20;"A Zonotoped Macromodeling for Eye-Diagram Verification of High-Speed I/O Links With Jitter and Parameter Variations.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481873";0
journals/tcad/YuZZHL13;article;2017-05-20;"RWCap: A Floating Random Walk Solver for 3-D Capacitance Extraction of Very-Large-Scale Integration Interconnects.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2224346";0
journals/tcad/ZhongHFDP05;article;2017-05-20;"A study of a hybrid phase-pole macromodel for transient simulation of complex interconnects structures.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850817";0
journals/tcad/CornoGPRVV99;article;2017-06-08;"SymFony: a hybrid topological-symbolic ATPG exploiting RT-level information.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743731";0
journals/tcad/GhaidaG12;article;2017-05-20;"DRE: A Framework for Early Co-Evaluation of Design Rules, Technology Choices, and Layout Methodologies.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2192477";0
journals/tcad/SzaboLE87;article;2017-05-20;"Symbolic Layout for Bipolar and MOS VLSI.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270264";0
journals/tcad/KarfaSMK08;article;2017-05-20;"An Equivalence-Checking Method for Scheduling Verification in High-Level Synthesis.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.913390";0
journals/tcad/SavirP93;article;2017-05-20;"Scan-based transition test.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238615";0
journals/tcad/KobayashiD85;article;2017-05-20;"Efficient Algorithms for Routing Interchangeable Terminals.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270116";0
journals/tcad/Kovacs-VajnaR91;article;2017-05-20;"Boundary fitted coordinated generation for device analysis on composite and complicated geometries.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88920";0
journals/tcad/ChenY95a;article;2017-05-20;"A pin permutation algorithm for improving over-the-cell channel routing.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402506";0
journals/tcad/DharchoudhuryK95;article;2017-05-20;"Worst-case analysis and optimization of VLSI circuit performances.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372370";0
journals/tcad/HajjS87;article;2017-05-20;"Switch-Level Logic Simulation of Digital Bipolar Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270269";0
journals/tcad/Pedram12;article;2017-05-20;"Energy-Efficient Datacenters.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2212898";0
journals/tcad/KravitzR87;article;2017-05-20;"Placement by Simulated Annealing on a Multiprocessor.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270301";0
journals/tcad/DaiAK85;article;2017-05-20;"Routing Region Definition and Ordering Scheme for Building-Block Layout.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270114";0
journals/tcad/PomeranzR08;article;2017-05-20;"Unspecified Transition Faults: A Transition Fault Model for At-Speed Fault Simulation and Test Generation.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907000";0
journals/tcad/JanickiKMMRT14;article;2017-05-20;"Erratum to "Test Time Reduction in EDT Bandwidth Management for SoC Designs".";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2292631";0
journals/tcad/PeczalskiSHLV86;article;2017-05-20;"Design Analysis of GaAs Direct Coupled Field Effect Transistor Logic.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270195";0
journals/tcad/ValainisKLS90;article;2017-05-20;"Two-dimensional IC layout compaction based on topological design rule checking.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46802";0
journals/tcad/AnYH16;article;2017-05-20;"A Formal Approach to Power Optimization in CPSs With Delay-Workload Dependence Awareness.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2527702";0
journals/tcad/LiuOB06;article;2017-05-20;"Identifying the Source of BW Failures in High-Frequency Linear Analog Circuits Based on S-Parameter Measurements.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.871619";0
journals/tcad/LeeC03;article;2017-05-20;"The power grid transient simulation in linear time based on 3-D alternating-direction-implicit method.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818373";0
journals/tcad/PitchumaniZ87;article;2017-05-20;"A Mixed HVH-VHV Algorithm for Three-Layer Channel Routing.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270297";0
journals/tcad/MagerlCB16;article;2017-06-08;"Echo State Networks for Black-Box Modeling of Integrated Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501312";0
journals/tcad/YoderGKF97;article;2017-05-20;"Optimized terminal current calculation for Monte Carlo device simulation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662672";0
journals/tcad/VytyazLHMM08;article;2017-05-20;"Sensitivity Analysis for Oscillators.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927731";0
journals/tcad/SunRRJ07;article;2017-05-20;"A Synthesis Methodology for Hybrid Custom Instruction and Coprocessor Generation for Extensible Processors.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906457";0
journals/tcad/BeniniMPS00;article;2017-05-20;"Architectures and synthesis algorithms for power-efficient businterfaces.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863637";0
journals/tcad/CostaCS99;article;2017-06-08;"Efficient techniques for accurate modeling and simulation ofsubstrate coupling in mixed-signal IC's.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759076";0
journals/tcad/DasekingGW82;article;2017-05-20;"VISTA: A VLSI CAD System.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269994";0
journals/tcad/PathakL09;article;2017-05-20;"Performance and Thermal-Aware Steiner Routing for 3-D Stacked ICs.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2024707";0
journals/tcad/WenZC0014;article;2017-06-08;"PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability/Energy Analysis Method.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2351581";0
journals/tcad/RoyMMP15;article;2017-05-20;"Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394310";0
journals/tcad/WuWLW07;article;2017-05-20;"Placement-Proximity-Based Voltage Island Grouping Under Performance Requirement.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888270";0
journals/tcad/ChoiK03;article;2017-05-20;"Address assignment in DSP code generation - an integrated approach.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814955";0
journals/tcad/Weise90;article;2017-05-20;"Multilevel verification of MOS circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45866";0
journals/tcad/FergusonS88;article;2017-05-20;"A CMOS fault extractor for inductive fault analysis.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9188";0
journals/tcad/Schafer17;article;2017-06-14;"Enabling High-Level Synthesis Resource Sharing Design Space Exploration in FPGAs Through Automatic Internal Bitwidth Adjustments.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2550501";0
journals/tcad/ShepardK01;article;2017-05-20;"Body-voltage estimation in digital PD-SOI circuits and itsapplication to static timing analysis.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.931033";0
journals/tcad/WangJWH09;article;2017-05-20;"Modeling Approaches for Functional Verification of RF-SoCs: Limits and Future Requirements.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014533";0
journals/tcad/ZhangBLBSSR13;article;2017-05-20;"Efficient Spatial Pattern Analysis for Variation Decomposition Via Robust Sparse Regression.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2245942";0
journals/tcad/ChouLCDL95;article;2017-05-20;"Local ratio cut and set covering partitioning for huge logic emulation systems.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406710";0
journals/tcad/XueKW97;article;2017-05-20;"Post global routing crosstalk synthesis.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664224";0
journals/tcad/ChungXZA12a;article;2017-06-08;"Testability-Driven Statistical Path Selection.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2190067";0
journals/tcad/CasinoviS88;article;2017-06-08;"A new aggregation technique for the solution of large systems of algebraic equations [IC simulation].";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7795";0
journals/tcad/GuptaKKS07;article;2017-05-20;"Self-Compensating Design for Reduction of Timing and Leakage Sensitivity to Systematic Pattern-Dependent Variation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895759";0
journals/tcad/SunS95;article;2017-05-20;"Efficient and effective placement for very large circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365125";0
journals/tcad/IyerSEJ06;article;2017-05-20;"On partitioning and symbolic model checking.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870410";0
journals/tcad/FerzliCN10;article;2017-05-20;"Verification and Codesign of the Package and Die Power Delivery System Using Wavelets.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034563";0
journals/tcad/SarmadiKR14;article;2017-05-20;"Efficient and Concurrent Reliable Realization of the Secure Cryptographic SHA-3 Algorithm.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2307002";0
journals/tcad/ChoudhuryS95;article;2017-06-08;"Automatic generation of analytical models for interconnect capacitances.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372374";0
journals/tcad/BloughKO97;article;2017-05-20;"Optimal algorithms for recovery point insertion in recoverable microarchitectures.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658563";0
journals/tcad/Pomeranz17c;article;2017-07-26;"Clock Sequences for Increasing the Fault Coverage of Functional Test Sequences.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2622622";0
journals/tcad/SwaminathanC03;article;2017-05-20;"Energy-conscious, deterministic I/O device scheduling in hard real-time systems.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814245";0
journals/tcad/BrownRV93;article;2017-05-20;"A stochastic model to predict the routability of field-programmable gate arrays.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251146";0
journals/tcad/WuWLH14;article;2017-05-20;"A Counterexample-Guided Interpolant Generation Algorithm for SAT-Based Model Checking.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363395";0
journals/tcad/WuA99;article;2017-05-20;"Scan-based BIST fault diagnosis.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743733";0
journals/tcad/WangHC96;article;2017-05-20;"Exploiting communication complexity for Boolean matching.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541444";0
journals/tcad/PendurkarTC99;article;2017-09-16;"Single-probe traversal optimization for testing of MCM substrate interconnections.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775636";0
journals/tcad/MesmanTMJ99;article;2017-05-20;"Constraint analysis for DSP code generation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.739058";0
journals/tcad/BolandC11;article;2017-06-14;"Bounding Variable Values and Round-Off Effects Using Handelman Representations.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2161307";0
journals/tcad/KurdahiP89;article;2017-05-20;"Techniques for area estimation of VLSI layouts.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21821";0
journals/tcad/ZhengMM03;article;2017-06-14;"Modular verification of timed circuits using automatic abstraction.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816214";0
journals/tcad/MandalV01;article;2017-05-20;"CMOS op-amp sizing using a geometric programming formulation.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905672";0
journals/tcad/LiuC04;article;2017-05-20;"Identification of error-capturing scan cells in scan-BIST with applications to system-on-chip.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833620";0
journals/tcad/WongPD04;article;2017-05-20;"Optimizing designs using the addition of deflection operations.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819894";0
journals/tcad/SuC06;article;2017-05-20;"Defect Tolerance Based on Graceful Degradation and Dynamic Reconfiguration for Digital Microfluidics-Based Biochips.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882480";0
journals/tcad/ThaikLK92;article;2017-05-20;"A new global router using zero-one integer linear programming techniques for sea-of-gates and custom logic arrays.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.180262";0
journals/tcad/BounceurMS11;article;2017-05-20;"Estimation of Analog Parametric Test Metrics Using Copulas.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2149522";0
journals/tcad/Al-JaberyXYWXS17;article;2017-05-20;"Demand-Side Management of Domestic Electric Water Heaters Using Approximate Dynamic Programming.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2598563";0
journals/tcad/MaslovDM05;article;2017-05-20;"Toffoli network synthesis with templates.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847911";0
journals/tcad/YaoSR11;article;2017-05-20;"Power and Thermal Constrained Test Scheduling Under Deep Submicron Technologies.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2079350";0
journals/tcad/OrshanskyMCKH02;article;2017-05-20;"Impact of spatial intrachip gate length variability on theperformance of high-speed digital circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998626";0
journals/tcad/WongML07;article;2017-05-20;"Decoupling-Capacitor Planning and Sizing for Noise and Leakage Reduction.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906463";0
journals/tcad/BachtoldEKB97;article;2017-06-08;"An error indicator and automatic adaptive meshing for electrostatic boundary element simulations.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664226";0
journals/tcad/Maffezzoni08;article;2017-05-20;"Unified Computation of Parameter Sensitivity and Signal-Injection Sensitivity in Nonlinear Oscillators.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917596";0
journals/tcad/YuZYQ13;article;2017-05-20;"Fast 3-D Thermal Simulation for Integrated Circuits With Domain Decomposition Method.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2273987";0
journals/tcad/KocO89;article;2017-05-20;"Schwarz-Christoffel transformation for the simulation of two-dimensional capacitance [VLSI circuits].";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35556";0
journals/tcad/YasinRSK16;article;2017-06-08;"On Improving the Security of Logic Locking.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2511144";0
journals/tcad/KarriIK02;article;2017-05-20;"Phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800450";0
journals/tcad/HoppeNSS90;article;2017-05-20;"Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46799";0
journals/tcad/NewtonS84;article;2017-05-20;"Relaxation-Based Electrical Simulation.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270089";0
journals/tcad/GoldbergVBS98;article;2017-06-08;"Theory and algorithms for face hypercube embedding.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703829";0
journals/tcad/MaricauG10;article;2017-05-20;"Efficient Variability-Aware NBTI and Hot Carrier Circuit Reliability Analysis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2062870";0
journals/tcad/PetersonM93;article;2017-05-20;"The design and implementation of a concurrent circuit simulation program for multicomputers.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238037";0
journals/tcad/JingHZZ07;article;2017-07-20;"A Novel Optimization Method for Parametric Yield: Uniform Design Mapping Distance Algorithm.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885833";0
journals/tcad/HauckB97;article;2017-05-20;"An evaluation of bipartitioning techniques.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644609";0
journals/tcad/TuunaIT06;article;2017-05-20;"Analytical model for crosstalk and intersymbol interference in point-to-point buses.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855973";0
journals/tcad/HapkeRGRRHKSF14;article;2017-05-20;"Cell-Aware Test.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2323216";0
journals/tcad/SuCF06;article;2017-05-20;"Microfluidics-Based Biochips: Technology Issues, Implementation Platforms, and Design-Automation Challenges.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855956";0
journals/tcad/WalkerG97;article;2017-05-20;"On the nature and inadequacies of transport timing delay constructs in VHDL descriptions.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644615";0
journals/tcad/LeeWKC10;article;2017-05-20;"Optimal Double Via Insertion With On-Track Preference.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035581";0
journals/tcad/FujiyoschiKN97;article;2017-05-20;"Design of minimum and uniform bipartites for optimum connection blocks of FPGA.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663827";0
journals/tcad/ApteL92;article;2017-05-20;"Comparison of iterative methods for AC analysis in PISCES-IIB.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127627";0
journals/tcad/NajmHY91;article;2017-05-20;"An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97616";0
journals/tcad/YaoCDNL95;article;2017-05-20;"A cell-based hierarchical pitchmatching compaction using minimal LP.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372379";0
journals/tcad/ChenMS07;article;2017-05-20;"Fast Identification of Custom Instructions for Extensible Processors.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883915";0
journals/tcad/KernsY98;article;2017-05-20;"Preservation of passivity during RLC network reduction via split congruence transformations.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709396";0
journals/tcad/GhoshBR07;article;2017-05-20;"CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896305";0
journals/tcad/JacobsonM02;article;2017-06-14;"Efficient algorithms for exact two-level hazard-free logic minimization.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804103";0
journals/tcad/DingTP11;article;2017-05-20;"High Performance Lithography Hotspot Detection With Successively Refined Pattern Identifications and Machine Learning.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2164537";0
journals/tcad/NajmH90;article;2017-05-20;"The complexity of fault detection in MOS VLSI circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59075";0
journals/tcad/AhmadinejadZ17;article;2017-07-26;"Finding Maximum Disjoint Set of Boundary Rectangles With Application to PCB Routing.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2585761";0
journals/tcad/Sapatnekar13;article;2017-05-20;"Editorial.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2233032";0
journals/tcad/Yoeli91;article;2017-05-20;"A robust channel router.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68409";0
journals/tcad/NagayamaS05;article;2017-05-20;"On the optimization of heterogeneous MDDs.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852290";0
journals/tcad/KaoH94;article;2017-05-20;"Eliminating redundant DC equations for asymptotic waveform evaluation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265681";0
journals/tcad/BarrioMMMH11;article;2017-06-08;"A Distributed Controller for Managing Speculative Functional Units in High Level Synthesis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2089565";0
journals/tcad/BernasconiCLP03;article;2017-09-23;"Three-level logic minimization based on function regularities.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814950";0
journals/tcad/ParkYL12;article;2017-05-20;"A Multistep Tag Comparison Method for a Low-Power L2 Cache.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2177458";0
journals/tcad/HuangH11;article;2017-05-20;"A Two-Stage Integer Linear Programming-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097190";0
journals/tcad/LeeLSPM05;article;2017-05-20;"Efficient frequency-domain simulation technique for short-channel MOSFET.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847896";0
journals/tcad/MalavasiCFS96;article;2017-06-08;"Automation of IC layout with analog constraints.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511572";0
journals/tcad/ChenZ06;article;2017-05-20;"Statistical timing verification for transparently latched circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857395";0
journals/tcad/BeattieP99;article;2017-05-20;"Error bounds for capacitance extraction via window techniques.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748161";0
journals/tcad/Ghosh87;article;2017-05-20;"A Distributed Approach to Timing Verification of Synchronous and Asynchronous Digital Designs.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270312";0
journals/tcad/HoeA04;article;2017-05-20;"Operation-centric hardware description and synthesis.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833614";0
journals/tcad/KahngST08;article;2017-06-08;"Chip Optimization Through STI-Stress-Aware Placement Perturbations and Fill Insertion.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923083";0
journals/tcad/QiuZLFX14;article;2017-06-08;"Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2288692";0
journals/tcad/LowL96;article;2017-05-20;"Minimum fault coverage in memory arrays: a fast algorithm and probabilistic analysis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503937";0
journals/tcad/LeeB92;article;2017-05-20;"Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faults.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127626";0
journals/tcad/MrugalskiPRT07;article;2017-05-20;"Fault Diagnosis With Convolutional Compactors.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891361";0
journals/tcad/LiuSTCW14;article;2017-05-20;"Compact Lateral Thermal Resistance Model of TSVs for Fast Finite-Difference Based Thermal Analysis of 3-D Stacked ICs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2334321";0
journals/tcad/FarrahiS94;article;2017-05-20;"Complexity of the lookup-table minimization problem for FPGA technology mapping.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329262";0
journals/tcad/Simoudis89;article;2017-05-20;"A knowledge-based system for the evaluation and redesign of digital circuit networks.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21849";0
journals/tcad/YanC10;article;2017-05-20;"DeFer: Deferred Decision Making Enabled Fixed-Outline Floorplanning Algorithm.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041850";0
journals/tcad/YueAYT93;article;2017-05-20;"Improved universal MOSFET electron mobility degradation models for circuit simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256929";0
journals/tcad/RanKTWM05;article;2017-05-20;"Eliminating false positives in crosstalk noise analysis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850829";0
journals/tcad/HyunSC86;article;2017-05-20;"Simulation and Design Analysis of (A1Ga)As/GaAs MODFET Integrated Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270197";0
journals/tcad/ZhangYWC17;article;2017-07-26;"Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2619484";0
journals/tcad/TsaiWC98;article;2017-06-08;"NEWS: a net-even-wiring system for the routing on a multilayer PGA package.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681268";0
journals/tcad/RaffertyPD85;article;2017-05-20;"Iterative Methods in Semiconductor Device Simulation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270144";0
journals/tcad/TragoudasK99;article;2017-05-20;"A fast nonenumerative automatic test pattern generator for pathdelay faults.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771185";0
journals/tcad/RosingerAN02;article;2017-05-20;"Power profile manipulation: a new approach for reducing test application time under power constraints.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802256";0
journals/tcad/MarchiBFS07;article;2017-06-08;"Wavelet Adaptivity for 3-D Device Simulation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906474";0
journals/tcad/Ousterhout84;article;2017-05-20;"Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270061";0
journals/tcad/MakC14;article;2017-05-20;"E-Beam Lithography Character and Stencil Co-Optimization.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2296496";0
journals/tcad/LevitanMKDKBC03;article;2017-05-20;"System simulation of mixed-signal multi-domain microsystems with piecewise linear models.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806604";0
journals/tcad/Kagaris16;article;2017-05-20;"MOTO-X: A Multiple-Output Transistor-Level Synthesis CAD Tool.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2448675";0
journals/tcad/ChenWWLY17;article;2017-10-11;"A General Framework for Hardware Trojan Detection in Digital Circuits by Statistical Learning Algorithms.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2638442";0
journals/tcad/PandeyB99;article;2017-05-20;"Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771176";0
journals/tcad/FerzliN06;article;2017-05-20;"Analysis and verification of power grids considering process-induced leakage-current variations.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852665";0
journals/tcad/ChangC99a;article;2017-05-20;"Efficient Boolean division and substitution using redundancy addition and removing.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775630";0
journals/tcad/LiLC07;article;2017-05-20;"An Efficient Tile-Based ECO Router Using Routing Graph Reduction and Enhanced Global Routing Flow.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883923";0
journals/tcad/WanS89;article;2017-05-20;"Temperature dependence modeling for MOS VLSI circuit simulation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39068";0
journals/tcad/LopezCN07;article;2017-05-20;"Improved Interval-Based Characterization of Fixed-Point LTI Systems With Feedback Loops.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896306";0
journals/tcad/WangTJ02;article;2017-05-20;"On automatic-verification pattern generation for SoC withport-order fault model.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992770";0
journals/tcad/CortadellaKKLY97;article;2017-06-14;"A region-based theory for state assignment in speed-independent circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644602";0
journals/tcad/VintanCIC16;article;2017-05-20;"Improving Computing Systems Automatic Multiobjective Optimization Through Meta-Optimization.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501299";0
journals/tcad/ChuangLC11;article;2017-06-08;"Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2163071";0
journals/tcad/CuiM12;article;2017-05-20;"A Fast High-Level Event-Driven Thermal Estimator for Dynamic Thermal Aware Scheduling.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2183371";0
journals/tcad/KirchauerS97;article;2017-05-20;"Rigorous three-dimensional photoresist exposure and development simulation over nonplanar topography.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664225";0
journals/tcad/EschermannW92;article;2017-05-20;"Optimized synthesis techniques for testable sequential circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124417";0
journals/tcad/WebberTGTS91;article;2017-06-08;"A massively parallel algorithm for three-dimensional device simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85767";0
journals/tcad/MoctarLB15;article;2017-05-20;"Fast and Memory-Efficient Routing Algorithms for Field Programmable Gate Arrays With Sparse Intracluster Routing Crossbars.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2445739";0
journals/tcad/SalehAS96;article;2017-05-20;"Multilevel and mixed-domain simulation of analog circuits and systems.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486273";0
journals/tcad/TsukiyamaKS83;article;2017-05-20;"On the Layering Problem of Multilayer PWB Wiring.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270018";0
journals/tcad/ChangDS95;article;2017-05-20;"Maximum rate single-phase clocking of a closed pipeline including wave pipelining, stoppability, and startability.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476583";0
journals/tcad/LienLHA13;article;2017-05-20;"An Efficient On-Chip Test Generation Scheme Based on Programmable and Multiple Twisted-Ring Counters.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2253155";0
journals/tcad/Budde88;article;2017-05-20;"Modular testprocessor for VLSI chips and high-density PC boards.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7811";0
journals/tcad/EvenSS96;article;2017-05-20;"Retiming revisited and reversed.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489105";0
journals/tcad/KimAS05;article;2017-05-20;"Combinational automatic test pattern generation for acyclic sequential circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847894";0
journals/tcad/PomeranzR01b;article;2017-05-20;"Forward-looking fault simulation for improved static compaction.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.952743";0
journals/tcad/JenningsHM84;article;2017-05-20;"A Highly Routable ULM Gate Array and Its Automated Customizaton.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270054";0
journals/tcad/KeM95a;article;2017-05-20;"Delay-testable implementations of symmetric functions.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387738";0
journals/tcad/Elfadel09;article;2017-06-14;"Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021729";0
journals/tcad/ClementRCT99;article;2017-05-20;"Methodology for electromigration critical threshold design rule evaluation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759073";0
journals/tcad/AmyMM14;article;2017-05-20;"Polynomial-Time T-Depth Optimization of Clifford+T Circuits Via Matroid Partitioning.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2341953";0
journals/tcad/UshidaYNKI02;article;2017-05-20;"An efficient algorithm for finding multiple DC solutions based onthe SPICE-oriented Newton homotopy method.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986427";0
journals/tcad/SarrafzadehKT97;article;2017-05-20;"A delay budgeting algorithm ensuring maximum flexibility in placement.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663823";0
journals/tcad/Saint-Laurent07;article;2017-05-20;"A Model for Interlevel Coupling Noise in Multilevel Interconnect Structures.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884485";0
journals/tcad/SunLMW08;article;2017-05-20;"Chebyshev Affine-Arithmetic-Based Parametric Yield Prediction Under Limited Descriptions of Uncertainty.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003300";0
journals/tcad/TilleED10;article;2017-06-14;"Incremental Solving Techniques for SAT-based ATPG.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2044673";0
journals/tcad/BanerjeeSS11;article;2017-05-20;"Floorplanning for Partially Reconfigurable FPGAs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2079390";0
journals/tcad/TangI95;article;2017-05-20;"Discretization of flux densities in device simulations using optimum artificial diffusivity.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469658";0
journals/tcad/KakadeK07;article;2017-05-20;"Minimization of Linear Dependencies Through the Use of Phase Shifters.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896316";0
journals/tcad/HuAHKLSS07;article;2017-05-20;"Fast Algorithms for Slew-Constrained Minimum Cost Buffering.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906477";0
journals/tcad/MicheliBS85;article;2017-05-20;"Optimal State Assignment for Finite State Machines.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270123";0
journals/tcad/HossainZA96;article;2017-05-20;"Reducing power dissipation in CMOS circuits by signal probability based transistor reordering.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489107";0
journals/tcad/CernyG85;article;2017-05-20;"Simulation of MOS Circuits by Decision Diagrams.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270168";0
journals/tcad/LiCLSC07;article;2017-06-08;"Multilevel Full-Chip Routing With Testability and Yield Enhancement.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895587";0
journals/tcad/Allan00;article;2017-05-20;"Yield prediction by sampling IC layout.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833204";0
journals/tcad/LakshminarayanaRKJD04;article;2017-05-20;"Common-case computation: a high-level energy and performance optimization technique.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819893";0
journals/tcad/RohrerNH84;article;2017-05-20;"Quasi-Static Control of Explicit Algorithms for Transient Analysis.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270079";0
journals/tcad/SmedtG03;article;2017-05-20;"WATSON: design space boundary exploration and model generation for analog and RFIC design.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806598";0
journals/tcad/SmithPHB97;article;2017-05-20;"A smoothed boundary condition for reducing nonphysical field effects.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602478";0
journals/tcad/BergnerK90;article;2017-05-20;"SITAR-an efficient 3-D simulator for optimization of nonplanar trench structures.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62755";0
journals/tcad/KimK13;article;2017-05-20;"Resource Allocation and Design Techniques of Prebond Testable 3-D Clock Tree.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2212193";0
journals/tcad/FunabikiN96;article;2017-05-20;"A neural network model for multilayer topological via minimization in a switchbox.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511580";0
journals/tcad/MaslovS11;article;2017-05-20;"Reversible Circuit Optimization Via Leaving the Boolean Domain.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2105555";0
journals/tcad/XieWKPC13;article;2017-05-20;"Charge Allocation in Hybrid Electrical Energy Storage Systems.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2250583";0
journals/tcad/TakahashiNTS95;article;2017-05-20;"Min-cut placement with global objective functions for large scale sea-of-gates arrays.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372369";0
journals/tcad/LiuW13;article;2017-05-20;"Autonomous Volterra Algorithm for Steady-State Analysis of Nonlinear Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2232349";0
journals/tcad/AnisAE03;article;2017-05-20;"Design and optimization of multithreshold CMOS (MTCMOS) circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818127";0
journals/tcad/LiangL94;article;2017-05-20;"An object-oriented approach to device simulation-FLOODS.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317466";0
journals/tcad/ChakradharBA90;article;2017-05-20;"Toward massively parallel automatic test generation.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59074";0
journals/tcad/ChuW98;article;2017-05-20;"A matrix synthesis approach to thermal placement.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736189";0
journals/tcad/DhimanR09;article;2017-05-20;"System-Level Power Management Using Online Learning.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2015740";0
journals/tcad/BahukudumbiC09;article;2017-05-20;"Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009150";0
journals/tcad/TolC91;article;2017-05-20;"Buried-channel MOSFET model for SPICE.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85739";0
journals/tcad/AnholtS89;article;2017-05-20;"A process and device model for GaAs MESFET technology: GATES.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29589";0
journals/tcad/CarloniMS01;article;2017-06-08;"Theory of latency-insensitive design.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945302";0
journals/tcad/Wachutka90;article;2017-05-20;"Rigorous thermodynamic treatment of heat generation and conduction in semiconductor device modeling.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62751";0
journals/tcad/LiuYLZZXSCY17;article;2017-10-11;"Data Backup Optimization for Nonvolatile SRAM in Energy Harvesting Sensor Nodes.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2648841";0
journals/tcad/ChangWPTM15;article;2017-05-20;"Highly Efficient and Effective Approach for Synchronization-Function-Level Parallel Multicore Instruction-Set Simulations.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2434954";0
journals/tcad/TanPKS88;article;2017-05-20;"ADIC-2.C a general-purpose optimization program suitable for integrated circuit design applications using the pseudo objective function substitution method (POSM).";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9185";0
journals/tcad/Al-ArsG03;article;2017-05-20;"Test generation and optimization for DRAM cell defects using electrical simulation.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818125";0
journals/tcad/PomeranzR06a;article;2017-05-20;"Transparent DFT: a design for testability and test generation approach for synchronous sequential circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855947";0
journals/tcad/TzengH10;article;2017-05-20;"Split-Masking: An Output Masking Scheme for Effective Compound Defect Diagnosis in Scan Architecture With Test Compression.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043758";0
journals/tcad/MasudaMISA91;article;2017-05-20;"A submicrometer MOS transistor I-V model for circuit simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68403";0
journals/tcad/GonzalezK89;article;2017-05-20;"An approximation algorithm for the via placement problem.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21841";0
journals/tcad/HuangRRJ05;article;2017-05-20;"Generation of distributed logic-memory architectures through high-level synthesis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852276";0
journals/tcad/WiederholdBS82;article;2017-05-20;"A Database Approach to Communication in VLSI Design.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269995";0
journals/tcad/BiswasDPI07;article;2017-05-20;"Introduction of Architecturally Visible Storage in Instruction Set Extensions.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.890582";0
journals/tcad/HuAQG03;article;2017-05-20;"Buffer insertion with adaptive blockage avoidance.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809647";0
journals/tcad/CortadellaPGM14;article;2017-06-14;"A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2292514";0
journals/tcad/Diaz-OlavarrietaIZ93;article;2017-05-20;"Goal-oriented decomposition of switching functions.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277610";0
journals/tcad/Scheffer03;article;2017-05-20;"Some conditions under which hierarchical verification is O(N).";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810740";0
journals/tcad/ConcerBSLC10;article;2017-05-20;"The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048592";0
journals/tcad/ManquinhoM02;article;2017-06-08;"Search pruning techniques in SAT-based branch-and-bound algorithmsfor the binate covering problem.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998623";0
journals/tcad/LiuZRG14;article;2017-05-20;"GASPAD: A General and Efficient mm-Wave Integrated Circuit Synthesis Method Based on Surrogate Model Assisted Evolutionary Algorithm.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2284109";0
journals/tcad/SchulzTS88;article;2017-05-20;"SOCRATES: a highly efficient automatic test pattern generation system.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3140";0
journals/tcad/AlpertCKM00;article;2017-05-20;"Hypergraph partitioning with fixed vertices [VLSI CAD].";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828555";0
journals/tcad/KocanG05;article;2017-05-20;"On the ZBDD-based nonenumerative path delay fault coverage calculation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850851";0
journals/tcad/LahaKMRDK15;article;2017-05-20;"A New Frontier in Ultralow Power Wireless Links: Network-on-Chip and Chip-to-Chip Interconnects.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2379640";0
journals/tcad/Tarnick95;article;2017-05-20;"Controllable self-checking checkers for conditional concurrent checking.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384415";0
journals/tcad/AgrawalCW15;article;2017-05-20;"Reuse-Based Optimization for Prebond and Post-Bond Testing of 3-D-Stacked ICs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2369747";0
journals/tcad/PradhanS95;article;2017-05-20;"A novel scheme to reduce test application time in circuits with full scan.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476587";0
journals/tcad/YuJEB97;article;2017-05-20;"Diagnosis of CMOS op-amps with gate oxide short faults using multilayer perceptrons.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644623";0
journals/tcad/FangCWG12;article;2017-05-20;"Reproduction and Detection of Board-Level Functional Failure.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2175391";0
journals/tcad/KarandikarS08;article;2017-05-20;"Technology Mapping Using Logical Effort for Solving the Load-Distribution Problem.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907067";0
journals/tcad/KangIP07;article;2017-05-20;"A Synthesis Approach for Coarse-Grained Antifuse-Based FPGAs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895781";0
journals/tcad/TangGHRLD17;article;2017-09-21;"PFD - A Flexible Higher-Order Masking Scheme.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2629441";0
journals/tcad/SmithSMF91;article;2017-05-20;"Numerical modeling of two-dimensional device structures using Brandt's multilevel acceleration scheme: application to Poisson's equation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137510";0
journals/tcad/Kundu04;article;2017-05-20;"Pitfalls of hierarchical fault simulation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822099";0
journals/tcad/CasottoS93;article;2017-06-08;"Automated design management using traces.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238602";0
journals/tcad/Nicolaidis94;article;2017-05-20;"Fault secure property versus strongly code disjoint checkers.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277640";1
journals/tcad/EganL84;article;2017-05-20;"Bipartite Folding and Partitioning of a PLA.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270075";0
journals/tcad/LiangLC97;article;2017-05-20;"Identifying invalid states for sequential circuit test generation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658570";0
journals/tcad/KimD91;article;2017-05-20;"Multilevel logic synthesis of symmetric switching functions.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75627";0
journals/tcad/PatelHM04;article;2017-05-20;"Fault testing for reversible circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831576";0
journals/tcad/FengM06;article;2017-05-20;"Module relocation to obtain feasible constrained floorplans.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855981";0
journals/tcad/WingHW85;article;2017-05-20;"Gate Matrix Layout.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270118";0
journals/tcad/WangYW06;article;2017-05-20;"Efficient Direct Boundary Element Method for Resistance Extraction of Substrate With Arbitrary Doping Profile.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882487";0
journals/tcad/BaharCHMS97;article;2017-05-20;"Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662674";0
journals/tcad/LinW04;article;2017-05-20;"Second-order approximations for RLC trees.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829794";0
journals/tcad/ChangLHLR13;article;2017-05-20;"Compact Test Pattern Selection for Small Delay Defect.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2237946";0
journals/tcad/EmbabiD94;article;2017-05-20;"Delay models for CMOS, BiCMOS and BiNMOS circuits and their applications for timing simulations.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310902";0
journals/tcad/MohanM93a;article;2017-05-20;"Analytical and simulation studies of failure modes in SRAMs using high electron mobility transistors.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251152";0
journals/tcad/ParameswaranS94;article;2017-05-20;"Computer-aided selection of components for technology-independent specifications.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329263";0
journals/tcad/Dietmeyer93;article;2017-05-20;"Generating minimal covers of symmetric functions.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277615";0
journals/tcad/YeXHWZWNWLW13;article;2017-06-14;"3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228739";0
journals/tcad/BhattacharjeeP04;article;2017-06-08;"LPRAM: a novel low-power high-performance RAM design with testability and scalability.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826581";0
journals/tcad/GuptaK05;article;2017-05-20;"Intrabus crosstalk estimation using word-level statistics.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842799";0
journals/tcad/PintoCS09;article;2017-06-08;"A Methodology for Constraint-Driven Synthesis of On-Chip Communications.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013273";0
journals/tcad/TsengLYJTLS17;article;2017-09-28;"An Efficient Two-Phase ILP-Based Algorithm for Precise CMOS RFIC Layout Generation.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2629445";0
journals/tcad/KosikFHPS00;article;2017-06-08;"On the interplay between meshing and discretization inthree-dimensional diffusion simulation.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892848";0
journals/tcad/LeeGCMLC06;article;2017-06-08;"Accuracy-Guaranteed Bit-Width Optimization.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873887";0
journals/tcad/TiriV06;article;2017-05-20;"A digital design flow for secure integrated circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855939";1
journals/tcad/HwangHL93;article;2017-05-20;"PLS: a scheduler for pipeline synthesis.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240075";0
journals/tcad/LiuS0QZ17;article;2017-07-26;"Machine Learning for Noise Sensor Placement and Full-Chip Voltage Emergency Detection.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2611502";0
journals/tcad/EinspahrMS99;article;2017-05-20;"A synthesis for testability scheme for finite state machines using clock control.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811327";1
journals/tcad/HachtelMPS96;article;2017-06-08;"Markovian analysis of large finite state machines.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552081";0
journals/tcad/SubramanianKAN17;article;2017-10-11;"Reliable Hardware Architectures for Cryptographic Block Ciphers LED and HIGHT.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2661811";0
journals/tcad/Duvall88;article;2017-05-20;"An interchange format for process and device simulation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3945";0
journals/tcad/GopalakrishnanOPR02;article;2017-05-20;"An analysis of the wire-load model uncertainty problem.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974134";0
journals/tcad/RosaLP05;article;2017-05-20;"Implementation of a UMTS turbo decoder on a dynamically reconfigurable platform.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839466";0
journals/tcad/SokolovBY07;article;2017-06-14;"Direct Mapping of Low-Latency Asynchronous Controllers From STGs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884416";0
journals/tcad/HuangHDC17;article;2017-09-07;"Toward Robust Vehicle Platooning With Bounded Spacing Error.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2570431";0
journals/tcad/CamposanoP00;article;2017-05-20;"Electronic design automation at the turn of the century: accomplishments and vision of the future.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2000.898823";0
journals/tcad/BernMS96a;article;2017-05-20;"Global rebuilding of OBDD's avoiding memory requirement maxima.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486279";0
journals/tcad/MicheliS84;article;2017-05-20;"Correction to "Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications".";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270083";0
journals/tcad/SaabR91;article;2017-05-20;"Combinatorial optimization by stochastic evolution.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75636";0
journals/tcad/LiMS11;article;2017-05-20;"Transient Analysis of CMOS-Gate-Driven RLGC Interconnects Based on FDTD.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2095650";0
journals/tcad/NanyaG89;article;2017-05-20;"The Byzantine hardware fault model.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41508";0
journals/tcad/ChouL02;article;2017-05-20;"Effective enforcement of path-delay constraints inperformance-driven placement.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974133";0
journals/tcad/JiaHC16;article;2017-05-20;"Fast Thermal Simulation of FinFET Circuits Based on a Multiblock Reduced-Order Model.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501305";0
journals/tcad/NathanBA90;article;2017-05-20;"Review of physical models for numerical simulation of semiconductor microsensors.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62757";0
journals/tcad/DickJ99;article;2017-05-20;"Corrections to "mogac: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems".";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1999.790630";0
journals/tcad/PalusinskiLV93;article;2017-05-20;"Comments on 'Simulation of lossless symmetrical three conductor systems' by W. Guggenbuhl et al.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256942";0
journals/tcad/TaharSCZLM99;article;2017-05-20;"Modeling and formal verification of the Fairisle ATM switch fabricusing MDGs.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771178";0
journals/tcad/ShiT00;article;2017-05-20;"Canonical symbolic analysis of large analog circuits withdeterminant decision diagrams.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822616";0
journals/tcad/VenkateswaranMS92;article;2017-05-20;"Restructuring WSI hexagonal processor arrays.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.180268";0
journals/tcad/RavishankarAK12;article;2017-05-20;"FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2192478";0
journals/tcad/LiuHLM16;article;2017-06-08;"Fault-Tolerant Networks-on-Chip Routing With Coarse and Fine-Grained Look-Ahead.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459050";0
journals/tcad/KuI07;article;2017-05-20;"On the Scaling of Temperature-Dependent Effects.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895774";0
journals/tcad/NassifSD86;article;2017-05-20;"A Methodology for Worst-Case Analysis of Integrated Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270181";0
journals/tcad/ChakradharD99;article;2017-05-20;"Resynthesis and retiming for optimum partial scan.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759078";0
journals/tcad/OngLL04;article;2017-06-14;"A parallel fast Fourier transform on multipoles (FFTM) algorithm for electrostatics analysis of three-dimensional structures.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829798";0
journals/tcad/El-MalehA04;article;2017-05-20;"An efficient test relaxation technique for synchronous sequential circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828110";0
journals/tcad/ZhangMM96;article;2017-05-20;"Notes on "Complexity of the lookup-table minimization problem for FPGA technology mapping".";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552093";0
journals/tcad/LinHT89;article;2017-05-20;"SILK: a simulated evolution router.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39072";0
journals/tcad/SinghSKH16;article;2017-05-20;"Resource and Throughput Aware Execution Trace Analysis for Efficient Run-Time Mapping on MPSoCs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2446938";0
journals/tcad/TaniguchiSH90;article;2017-05-20;"Process modeling and simulation: boundary conditions for point defect-based impurity diffusion model.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62754";0
journals/tcad/RoyD11;article;2017-05-20;"Transient Simulation of Distributed Networks Using Delay Extraction Based Numerical Convolution.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2090065";0
journals/tcad/Styblinski86;article;2017-05-20;"Problems of Yield Gradient Estimation for Truncated Probability Density Functions.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270175";0
journals/tcad/DobrovolnyVWD03;article;2017-05-20;"Analysis and compact behavioral modeling of nonlinear distortion in analog communication circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816220";0
journals/tcad/CortadellaKLPW05;article;2017-06-08;"Quasi-static scheduling of independent tasks for reactive systems.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852038";0
journals/tcad/Adler91;article;2017-05-20;"Switch-level simulation using dynamic graph algorithms.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67788";0
journals/tcad/HwangDB86;article;2017-05-20;"A Best-First Search Algorithm for Optimal PLA Folding.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270213";0
journals/tcad/SmithCC10;article;2017-05-20;"FPGA Architecture Optimization Using Geometric Programming.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049046";0
journals/tcad/RamanathanIG02;article;2017-05-20;"An analysis of system level power management algorithms and theireffects on latency.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986423";0
journals/tcad/SarkarK01;article;2017-05-20;"Routability-driven repeater block planning for interconnect-centricfloorplanning.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920700";0
journals/tcad/WuK02;article;2017-05-20;"Algorithm level recomputing using allocation diversity: a registertransfer level approach to time redundancy-based concurrent errordetection.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801110";0
journals/tcad/PaikS93;article;2017-05-20;"Optimal folding of bit sliced stacks.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248078";0
journals/tcad/SiyoumGC16;article;2017-05-20;"End-to-End Latency Analysis of Dataflow Scenarios Mapped Onto Shared Heterogeneous Resources.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2472004";0
journals/tcad/ChandraP89;article;2017-05-20;"Experimental evaluation of testability measures for test generation (logic circuits).";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21822";0
journals/tcad/PrakashP13;article;2017-05-20;"An Instruction Scratchpad Memory Allocation for the Precision Timed Architecture.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2269768";0
journals/tcad/NarayananAD15;article;2017-05-20;"Editorial.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2380491";0
journals/tcad/SinhaRVBSA09;article;2017-05-20;"Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2018779";0
journals/tcad/KahngLM04;article;2017-06-08;"Nontree routing for reliability and yield improvement [IC layout].";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819426";0
journals/tcad/Simoudis90;article;2017-05-20;"Learning redesign knowledge circuit redesign.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62731";0
journals/tcad/ChenWH13;article;2017-05-20;"Verification of Reconfigurable Binary Decision Diagram-Based Single-Electron Transistor Arrays.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2267453";0
journals/tcad/VarmaT89;article;2017-05-20;"Design automation tools for efficient implementation of logic functions by decomposition.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31549";0
journals/tcad/MujumdarJS96;article;2017-05-20;"Incorporating performance and testability constraints during binding in high-level synthesis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541441";0
journals/tcad/BinderHS04;article;2017-05-20;"A study on global and local optimization techniques for TCAD analysis tasks.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828130";0
journals/tcad/LuLQWS05;article;2017-05-20;"Longest-path selection for delay test under process variation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852674";0
journals/tcad/YeDLN11;article;2017-07-28;"Hierarchical Multialgorithm Parallel Circuit Simulation.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2067870";0
journals/tcad/LehmanWGH97;article;2017-05-20;"Logic decomposition during technology mapping.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644605";0
journals/tcad/FuchsFS91;article;2017-05-20;"DYNAMITE: an efficient automatic test pattern generation system for path delay faults.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88928";0
journals/tcad/HeraguABP97;article;2017-05-20;"Improving a nonenumerative method to estimate path delay fault coverage.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644037";0
journals/tcad/RakaiFWB14;article;2017-05-20;"Variation-Aware Geometric Programming Models for the Clock Network Buffer Sizing Problem.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2293067";0
journals/tcad/GuptaM97;article;2017-05-20;"Specification and analysis of timing constraints for embedded systems.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594830";0
journals/tcad/CardenLC96;article;2017-05-20;"A global router with a theoretical bound on the optimal solution.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486666";0
journals/tcad/DalpassoF97;article;2017-06-08;"A method for increasing the I";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662679";0
journals/tcad/BurceaHG16;article;2017-05-20;"A New Chessboard Placement and Sizing Method for Capacitors in a Charge-Scaling DAC by Worst-Case Analysis of Nonlinearity.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2511146";0
journals/tcad/WuYH14;article;2017-05-20;"A High-Throughput and Arbitrary-Distribution Pattern Generator for the Constrained Random Verification.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2282776";0
journals/tcad/ThakkerSBP10;article;2017-05-20;"A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042899";0
journals/tcad/YangHZH08;article;2017-05-20;"Automatic Verification of External Interrupt Behaviors for Microprocessor Design.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927737";0
journals/tcad/DevadasKMW93;article;2017-05-20;"Computation of floating mode delay in combinational circuits: practice and implementation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251156";0
journals/tcad/MakY03;article;2017-05-20;"Temporal logic replication for dynamically reconfigurable FPGA partitioning.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814237";0
journals/tcad/StephanBS96;article;2017-06-08;"Combinational test generation using satisfiability.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536723";0
journals/tcad/PadmanabhanWH08;article;2017-05-20;"Robust Clock Tree Routing in the Presence of Process Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925776";0
journals/tcad/TragoudasN05;article;2017-05-20;"On-chip embedding mechanisms for large sets of vectors for delay test.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842800";0
journals/tcad/MaheshV08;article;2017-05-20;"A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907064";0
journals/tcad/NagR98;article;2017-05-20;"Performance-driven simultaneous placement and routing for FPGA's.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703831";0
journals/tcad/FengLZ09;article;2017-05-20;"An On-the-Fly Parameter Dimension Reduction Approach to Fast Second-Order Statistical Static Timing Analysis.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2009148";0
journals/tcad/BlaquiereDS96;article;2017-05-20;"Timing analysis speed-up using a hierarchical and a multimode approach.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486669";0
journals/tcad/SunDC98;article;2017-05-20;"Efficient timing analysis for CMOS circuits considering data dependent delays.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703835";0
journals/tcad/LarmoreGW92;article;2017-05-20;"Layout placement for sliced architecture.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108623";0
journals/tcad/KagarisKN06;article;2017-05-20;"On Obtaining Maximum-Length Sequences for Accumulator-Based Serial TPG.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870860";0
journals/tcad/ChuW99;article;2017-05-20;"Greedy wire-sizing is linear time.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752924";0
journals/tcad/LeckyMA89;article;2017-05-20;"Graph theoretic algorithms for the PLA folding problem.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35554";0
journals/tcad/KondoOT98;article;2017-05-20;"Model-adaptable MOSFET parameter-extraction method using an intermediate model.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703924";0
journals/tcad/GopalakrishnanBMN94;article;2017-05-20;"A correctness criterion for asynchronous circuit validation and optimization.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329261";0
journals/tcad/JoyC93;article;2017-05-20;"Clock period minimization with wave pipelining.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229730";0
journals/tcad/ChengC96;article;2017-05-20;"Classification and identification of nonrobust untestable path delay faults.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511566";0
journals/tcad/FarhatF93;article;2017-05-20;"A beta model for estimating the testability and coverage distributions of a VLSI circuit.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229738";0
journals/tcad/BolchiniCGQS15;article;2017-06-08;"An Expert CAD Flow for Incremental Functional Diagnosis of Complex Electronic Boards.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2396997";0
journals/tcad/LiJ96;article;2017-05-20;"Pseudorandom test-length analysis using differential solutions.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503948";0
journals/tcad/ChoPH94;article;2017-05-20;"PARALLEX: a parallel approach to switchbox routing.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285241";0
journals/tcad/SuissaRDHG10;article;2017-05-20;"Empirical Method Based on Neural Networks for Analog Power Modeling.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043759";0
journals/tcad/LeeC02;article;2017-05-20;"Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804082";0
journals/tcad/HuangCXY17;article;2017-07-26;"A Multiagent Minority-Game-Based Demand-Response Management of Smart Buildings Toward Peak Load Reduction.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2571847";0
journals/tcad/ChiouCL09;article;2017-05-20;"System-Level Bus-Based Communication Architecture Exploration Using a Pseudoparallel Algorithm.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021733";0
journals/tcad/ChatterjeeFN15;article;2017-06-08;"Redundancy-Aware Power Grid Electromigration Checking Under Workload Uncertainties.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419215";0
journals/tcad/LeeLH11;article;2017-05-20;"Test Response Compaction via Output Bit Selection.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2159116";0
journals/tcad/VecchiK83;article;2017-05-20;"Global Wiring by Simulated Annealing.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270039";0
journals/tcad/OhP01;article;2017-05-20;"Gated clock routing for low-power microprocessor design.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924825";0
journals/tcad/MarianiPZS15;article;2017-06-08;"DeSpErate++: An Enhanced Design Space Exploration Framework Using Predictive Simulation Scheduling.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2379634";0
journals/tcad/AmellalK94;article;2017-05-20;"Functional synthesis of digital systems with TASS.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277628";0
journals/tcad/XuFM06;article;2017-05-20;"An error control method for application of the discrete cosine transform to extraction of substrate parasitics in ICs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855959";1
journals/tcad/ChristenV88;article;2017-05-20;"NETOPT-a program for multiobjective design of linear networks.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3194";0
journals/tcad/TsengLLHS16;article;2017-09-28;"Reliability-Aware Synthesis With Dynamic Device Mapping and Fluid Routing for Flow-Based Microfluidic Biochips.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2547902";0
journals/tcad/ZhanFWXGCW04;article;2017-05-20;"ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833613";0
journals/tcad/HanS09;article;2017-06-14;"Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2016642";0
journals/tcad/SanchetiS96;article;2017-05-20;"Optimal design of macrocells for low power and high speed.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536722";0
journals/tcad/MiTCH08;article;2017-05-20;"Fast Variational Analysis of On-Chip Power Grids by Stochastic Extended Krylov Subspace Method.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006077";0
journals/tcad/Sheehan07;article;2017-05-20;"Realizable Reduction of RC Networks.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";None;0
journals/tcad/KrasniewskiP89;article;2017-05-20;"Circular self-test path: a low-cost BIST technique for VLSI circuits.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21818";0
journals/tcad/ChunKK09;article;2017-05-20;"ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2028165";0
journals/tcad/McAndrew17;article;2017-07-27;"Layout Symmetries: Quantification and Application to Cancel Nonlinear Process Gradients.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2561970";0
journals/tcad/CaiW91;article;2017-05-20;"Optimal channel pin assignment.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97620";0
journals/tcad/JungEF06;article;2017-05-20;"SPICE-based mixed-mode S-parameter calculations for four-port and three-port circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855924";0
journals/tcad/SarrafzadehLW94;article;2017-05-20;"Single-layer global routing.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273751";0
journals/tcad/DasDPC17;article;2017-05-20;"Design-Space Exploration and Optimization of an Energy-Efficient and Reliable 3-D Small-World Network-on-Chip.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2604288";0
journals/tcad/KoN09;article;2017-05-20;"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009158";0
journals/tcad/MenonXT06;article;2017-05-20;"Design-specific path delay testing in lookup-table-based FPGAs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855955";0
journals/tcad/GhaidaANYLG13;article;2017-05-20;"Layout Decomposition and Legalization for Double-Patterning Technology.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2232710";0
journals/tcad/ThomasBR87;article;2017-05-20;"Linking the Behavioral and Structural Domains of Representation for Digital System Design.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270252";0
journals/tcad/TianTYS12;article;2017-05-20;"Postgrid Clock Routing for High Performance Microprocessor Designs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170688";0
journals/tcad/ChakrabortyP13;article;2017-05-20;"Skew Management of NBTI Impacted Gated Clock Trees.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2195002";0
journals/tcad/HuangC99;article;2017-05-20;"ErrorTracer: design error diagnosis based on fault simulation techniques.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784125";0
journals/tcad/BanerjeeSB09;article;2017-05-20;"Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2015738";0
journals/tcad/YangT12a;article;2017-05-20;"X-Canceling MISR Architectures for Output Response Compaction With Unknown Values.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2193579";0
journals/tcad/ZhouWCYHM16;article;2017-07-27;"Thermal-Aware Task Scheduling for Energy Minimization in Heterogeneous Real-Time MPSoC Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501286";0
journals/tcad/KhandelwalADCDC15;article;2017-05-20;"Modeling STI Edge Parasitic Current for Accurate Circuit Simulations.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419626";0
journals/tcad/AhadiR16;article;2017-06-14;"Sparse Linear Regression (SPLINER) Approach for Efficient Multidimensional Uncertainty Quantification of High-Speed Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2527711";0
journals/tcad/McDonaldB01;article;2017-05-20;"CMOS circuit verification with symbolic switch-level timingsimulation.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913762";0
journals/tcad/MeinerzhagenDE85;article;2017-05-20;"Quasi-Simultaneous Solution Method: A New Highly Efficient Strategy for Numerical MOST Simulations.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270159";0
journals/tcad/CallandMPRV98;article;2017-05-20;"Retiming DAGs [direct acyclic graph].";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736571";0
journals/tcad/BachtoldSLL00;article;2017-05-20;"A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833201";0
journals/tcad/VijayanCW89;article;2017-05-20;"On VHV-routing in channels with irregular boundaries.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21833";0
journals/tcad/ZhuW98;article;2017-05-20;"Switch bound allocation for maximizing routability in timing-driven routing of FPGA's.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703821";0
journals/tcad/PomeranzR98;article;2017-05-20;"Low-complexity fault simulation under the multiple observation time and the restricted multiple observation time testing approaches.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.700724";0
journals/tcad/KurataN92;article;2017-05-20;"An explicit method of numerical integration for the complete set of semiconductor device equations.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149772";0
journals/tcad/YuWYW08;article;2017-05-20;"Efficient Extraction of Frequency-Dependent Substrate Parasitics Using Direct Boundary Element Method.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925787";0
journals/tcad/MaslovD04;article;2017-05-20;"Reversible cascades with minimal garbage.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836735";0
journals/tcad/BursteinP83;article;2017-05-20;"Hierarchical Wire Routing.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270040";0
journals/tcad/LeeLK17;article;2017-10-11;"Grouping-Based TSV Test Architecture for Resistive Open and Bridge Defects in 3-D-ICs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2611505";0
journals/tcad/MoiseevKW10;article;2017-05-20;"Interconnect Bundle Sizing Under Discrete Design Rules.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2051633";0
journals/tcad/BurkeS13;article;2017-05-20;"Thermal Models for Optical Circuit Simulation Using a Finite Cloud Method and Model Reduction Techniques.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2253835";0
journals/tcad/FangCC14;article;2017-06-08;"A Novel Layout Decomposition Algorithm for Triple Patterning Lithography.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2288678";0
journals/tcad/ChouBY99;article;2017-05-20;"Average-case technology mapping of asynchronous burst-mode circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790619";0
journals/tcad/ArumiRF08;article;2017-06-08;"Experimental Characterization of CMOS Interconnect Open Defects.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907255";0
journals/tcad/ForteS13;article;2017-05-20;"Improving the Quality of Delay-Based PUFs via Optical Proximity Correction.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2274940";0
journals/tcad/AgostinelliYT93;article;2017-05-20;"Universal MOSFET hole mobility degradation models for circuit simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.215005";0
journals/tcad/ZhangLPWWWM12;article;2017-05-20;"Carbon Nanotube Robust Digital VLSI.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2187527";0
journals/tcad/Pilarski95;article;2017-05-20;"Comments on "Test efficiency analysis of random self-test of sequential circuits".";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402504";0
journals/tcad/BaiCDS04;article;2017-05-20;"Interconnect coupling-aware driver modeling in static noise analysis for nanometer circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831568";0
journals/tcad/KrsticJC01;article;2017-05-20;"Pattern generation for delay testing and dynamic timing analysisconsidering power-supply noise effects.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913759";0
journals/tcad/JuRS91;article;2017-05-20;"Consistency checking and optimization of macromodels.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85733";0
journals/tcad/BuyuksahinN05;article;2017-05-20;"Early power estimation for VLSI circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850904";0
journals/tcad/HuangLHH13;article;2017-05-20;"Match and Replace: A Functional ECO Engine for Multierror Circuit Rectification.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2226456";0
journals/tcad/KravitzBR91;article;2017-05-20;"Massively parallel switch-level simulation: a feasibility study.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87598";0
journals/tcad/WangGYS15;article;2017-09-16;"Endurance-Aware Allocation of Data Variables on NVM-Based Scratchpad Memory in Real-Time Embedded Systems.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2422846";0
journals/tcad/KongP12;article;2017-05-20;"FIR Filter Synthesis Based on Interleaved Processing of Coefficient Generation and Multiplier-Block Synthesis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2190826";0
journals/tcad/GnaniGVCR02;article;2017-06-08;"Automatic 2-D and 3-D simulation of parasitic structures insmart-power integrated circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013892";0
journals/tcad/Abu-RahmaA08;article;2017-05-20;"A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006096";0
journals/tcad/LinM97;article;2017-05-20;"On designing universal logic blocks and their application to FPGA design.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631214";0
journals/tcad/HuCYWL17;article;2017-09-27;"A Compact Memristor-Based Dynamic Synapse for Spiking Neural Networks.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2618866";0
journals/tcad/WeytenP89;article;2017-05-20;"Quad list quad trees: a geometrical data structure with improved performance for large region queries.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21842";0
journals/tcad/InnocentWDTSM03;article;2017-05-20;"An analytic Volterra-series-based model for a MEMS variable capacitor.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806603";0
journals/tcad/XuN06;article;2017-05-20;"Multifrequency TAM design for hierarchical SOCs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852440";0
journals/tcad/GlaserV96;article;2017-05-20;"Mixed level test generation for synchronous sequential circuits using the FOGBUSTER algorithm.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494704";0
journals/tcad/Gannett90;article;2017-05-20;"SHORTFINDER: a graphical CAD tool for locating net-to-net shorts in VLSI chip layouts.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55197";0
journals/tcad/MehlhornN90;article;2017-05-20;"A faster compaction algorithm with automatic jog insertion.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46782";0
journals/tcad/LiaoW83;article;2017-05-20;"An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270022";0
journals/tcad/GrahamP93;article;2017-05-20;"Interpolation of MOSFET table data in width, length, and temperature.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251151";0
journals/tcad/BabbTDHHA97;article;2017-05-20;"Logic emulation with virtual wires.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640619";0
journals/tcad/AliSSK15;article;2017-05-20;"Novel Test-Mode-Only Scan Attack and Countermeasure for Compression-Based Scan Architectures.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2398423";0
journals/tcad/BecerVOP04;article;2017-05-20;"Crosstalk noise control in an SoC physical design flow.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825855";1
journals/tcad/EckhardtM99;article;2017-05-20;"Hierarchical algorithm partitioning at system level for an improved utilization of memory structures.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.739055";0
journals/tcad/MoB03;article;2017-05-20;"PLA-based regular structures and their synthesis.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811454";0
journals/tcad/BeltrameSS07;article;2017-06-08;"Multi-Accuracy Power and Performance Transaction-Level Modeling.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895790";0
journals/tcad/IbrahimCS17;article;2017-07-26;"Synthesis of Cyberphysical Digital-Microfluidic Biochips for Real-Time Quantitative Analysis.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2600626";0
journals/tcad/ZhangBLDW17;article;2017-07-26;"Tensor Computation: A New Framework for High-Dimensional Problems in EDA.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2618879";0
journals/tcad/TakamatsuK89;article;2017-05-20;"CONT: a concurrent test generation system.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35548";0
journals/tcad/BanerjeeKCCR09;article;2017-05-20;"Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2022197";0
journals/tcad/GortA12;article;2017-05-20;"Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2165715";0
journals/tcad/HsiehHC12;article;2017-05-20;"A Reagent-Saving Mixing Algorithm for Preparing Multiple-Target Biochemical Samples Using Digital Microfluidics.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2202396";0
journals/tcad/WeytenP89a;article;2017-05-20;"Performance prediction for adaptive quad tree graphical data structures.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41506";0
journals/tcad/LinYXP17;article;2017-07-26;"Triple Patterning Aware Detailed Placement Toward Zero Cross-Row Middle-of-Line Conflict.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2648843";0
journals/tcad/LinCL09;article;2017-06-08;"Analog Placement Based on Symmetry-Island Formulation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017433";0
journals/tcad/QiuMM14;article;2017-05-20;"Characterizing VeSFET-Based ICs With CMOS-Oriented EDA Infrastructure.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2293539";0
journals/tcad/ChiangJK85;article;2017-05-20;"A Simulation Method to Completely Model the Various Transistor I-V Operational Modes of Long Channel Depletion MOSFET's.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270128";0
journals/tcad/LinMM10;article;2017-05-20;"Layout Generator for Transistor-Level High-Density Regular Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035580";0
journals/tcad/AndriamisainaCCC10;article;2017-05-20;"High-Level Synthesis for Designing Multimode Architectures.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2062751";0
journals/tcad/MarLY82;article;2017-05-20;"Substrate Current Modeling for Circuit Simulation.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270009";0
journals/tcad/Divekar84;article;2017-05-20;"DC Statistical Circuit Analysis for Bipolar IC's Using Parameter Correlations-An Experimental Example.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270062";0
journals/tcad/IrturkMOSK11;article;2017-05-20;"Simulate and Eliminate: A Top-to-Bottom Design Methodology for Automatic Generation of Application Specific Architectures.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2120990";0
journals/tcad/SvenssonT88;article;2017-05-20;"Switch-level simulation and the pass transistor EXOR gate.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7797";0
journals/tcad/Trickey87;article;2017-05-20;"Flamel: A High-Level Hardware Compiler.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270270";0
journals/tcad/Rajsuman94;article;2017-05-20;"A new testing method for EEPLA.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293950";0
journals/tcad/YoungWY00;article;2017-05-20;"Slicing floorplans with range constraint.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828556";0
journals/tcad/SarfertMST92;article;2017-05-20;"A hierarchical test pattern generation system based on high-level primitives.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108617";0
journals/tcad/KangP05;article;2017-05-20;"SAT-based unbounded symbolic model checking.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.841068";0
journals/tcad/WeiS86;article;2017-05-20;"PLATYPUS: A PLA Test Pattern Generation Tool.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270233";0
journals/tcad/Kuo90;article;2017-05-20;"Representing large cell maps.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62761";0
journals/tcad/HuBH94;article;2017-05-20;"Minimizing the number of delay buffers in the synchronization of pipelined systems.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331401";0
journals/tcad/ZhanFWXGCW03;article;2017-05-20;"ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818140";0
journals/tcad/ZhangGJ07;article;2017-05-20;"Majority and Minority Network Synthesis With Application to QCA-, SET-, and TPL-Based Nanotechnologies.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888267";0
journals/tcad/TanRLJ02;article;2017-05-20;"High-level energy macromodeling of embedded software.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801094";0
journals/tcad/TienCT02;article;2017-05-20;"Crosstalk alleviation for dynamic PLAs.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804384";0
journals/tcad/Larrabee92;article;2017-05-20;"Test pattern generation using Boolean satisfiability.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108614";0
journals/tcad/GuSZCH16;article;2017-05-20;"A Time, Energy, and Area Efficient Domain Wall Memory-Based SPM for Embedded Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2547903";0
journals/tcad/ChengDD90;article;2017-05-20;"'Defensive programming' in the rapid development of a parallel scientific program.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55196";0
journals/tcad/OzdalWH08;article;2017-05-20;"Simultaneous Escape-Routing Algorithms for Via Minimization of High-Speed Boards.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907274";0
journals/tcad/Vijayan90;article;2017-05-20;"Partitioning logic on graph structures to minimize routing cost.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62777";0
journals/tcad/WeiC91;article;2017-05-20;"Ratio cut partitioning for hierarchical designs.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87601";0
journals/tcad/ChangMC96;article;2017-05-20;"Perturb and simplify: multilevel Boolean network optimizer.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552082";0
journals/tcad/PowerL92;article;2017-05-20;"An enhanced SPICE MOSFET model suitable for analog applications.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177404";0
journals/tcad/XieD11;article;2017-05-20;"Bound-Based Statistically-Critical Path Extraction Under Process Variations.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2072670";0
journals/tcad/SherlekarS88;article;2017-05-20;"Conditionally robust two-pattern tests and CMOS design for testability.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3165";0
journals/tcad/WeiDT07;article;2017-05-20;"Systematic Methodology for Designing Reconfigurable DeltaSigma Modulator Topologies for Multimode Communication Systems.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885734";0
journals/tcad/MammoBDW15;article;2017-05-20;"Post-Silicon Validation of Multiprocessor Memory Consistency.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2402171";0
journals/tcad/BarrioHMMM12;article;2017-06-08;"Multispeculative Addition Applied to Datapath Synthesis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2208966";0
journals/tcad/SpjutKKB09;article;2017-05-20;"TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2028981";0
journals/tcad/ChengGH09;article;2017-05-20;"Efficient Additive Statistical Leakage Estimation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030433";0
journals/tcad/ChangMB08;article;2017-05-20;"Fixing Design Errors With Counterexamples and Resynthesis.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907257";0
journals/tcad/GerstlauerSPDG07;article;2017-05-20;"Automatic Layer-Based Generation of System-On-Chip Bus Communication Models.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895794";0
journals/tcad/BandyW96;article;2017-05-20;"A new approach for modeling the MOSFET using a simple, continuous analytical expression for drain conductance which includes velocity-saturation in a fundamental way.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506135";0
journals/tcad/KannanKKS15;article;2017-05-20;"Modeling, Detection, and Diagnosis of Faults in Multilevel Memristor Memories.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394434";0
journals/tcad/CongL95;article;2017-05-20;"Optimal wiresizing under Elmore delay model.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365123";0
journals/tcad/HuangPS94;article;2017-05-20;"Timed Boolean calculus and its applications in timing analysis.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265674";0
journals/tcad/GunupudiNA00;article;2017-05-20;"Simulation of high-speed distributed interconnects using Krylov-space techniques.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851995";0
journals/tcad/ConstantinidesCL03;article;2017-05-20;"Wordlength optimization for linear digital signal processing.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818119";0
journals/tcad/LaiCAG14;article;2017-05-20;"SlackProbe: A Flexible and Efficient In Situ Timing Slack Monitoring Methodology.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2323195";0
journals/tcad/Lewis90;article;2017-05-20;"Device model approximation using 2";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45854";0
journals/tcad/HuangCLRH17;article;2017-05-20;"Delay-Bounded Intravehicle Network Routing Algorithm for Minimization of Wiring Weight and Wireless Transmit Power.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2568203";0
journals/tcad/CarlsonL95;article;2017-05-20;"Delay optimization of digital CMOS VLSI circuits by transistor reordering.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466335";0
journals/tcad/LifaEP16;article;2017-05-20;"A Reconfigurable Framework for Performance Enhancement With Dynamic FPGA Configuration Prefetching.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2448694";0
journals/tcad/SakallahMBD93;article;2017-05-20;"Synchronization of pipelines.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238606";0
journals/tcad/ParkKH91a;article;2017-05-20;"A charge conserving non-quasi-state (NQS) MOSFET model for SPICE transient analysis.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79500";0
journals/tcad/CongM07;article;2017-05-20;"Optimality Study of Logic Synthesis for LUT-Based FPGAs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.887922";0
journals/tcad/WatanabeGB96;article;2017-05-20;"Permissible functions for multioutput components in combinational logic optimization.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503942";0
journals/tcad/Oliveira01;article;2017-06-08;"Techniques for the creation of digital watermarks in sequentialcircuit designs.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945306";0
journals/tcad/Kagaris02;article;2017-05-20;"Linear dependencies in extended LFSMs.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013897";0
journals/tcad/WangY09;article;2017-05-20;"High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2026360";0
journals/tcad/ReedSS85;article;2017-05-20;"A New Symbolic Channel Router: YACR2.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270117";0
journals/tcad/LiuFC15;article;2017-06-08;"Stitch-Aware Routing for Multiple E-Beam Lithography.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2385761";0
journals/tcad/LiuC03;article;2017-05-20;"Failing vector identification based on overlapping intervals of test vectors in a scan-BIST environment.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810739";0
journals/tcad/BoothW90;article;2017-08-25;"Simulation of a MOS transistor with spatially nonuniform channel parameters.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62780";0
journals/tcad/WuC16;article;2017-05-20;"Detailed Placement Algorithm for VLSI Design With Double-Row Height Standard Cells.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2511141";0
journals/tcad/WuHWM09;article;2017-05-20;"Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030440";0
journals/tcad/AugePDG05;article;2017-05-20;"Platform-based design from parallel C specifications.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852431";0
journals/tcad/LinLCST12;article;2017-06-08;"An Efficient Pre-Assignment Routing Algorithm for Flip-Chip Designs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181511";0
journals/tcad/ChunO10;article;2017-05-20;"DiSC: A New Diagnosis Method for Multiple Scan Chain Failures.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061110";0
journals/tcad/SpanosD86;article;2017-05-20;"Parameter Extraction for Statistical IC Process Characterization.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270178";0
journals/tcad/LuHHN13;article;2017-05-20;"Synergistic Reliability and Yield Enhancement Techniques for Embedded SRAMs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2210420";0
journals/tcad/SousaGTMCW96;article;2017-06-08;"Defect level evaluation in an IC design environment.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541448";0
journals/tcad/ChakrabortyAB97;article;2017-05-20;"On variable clock methods for path delay testing of sequential circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663815";0
journals/tcad/LuoC13;article;2017-05-20;"Design of Pin-Constrained General-Purpose Digital Microfluidic Biochips.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2260192";0
journals/tcad/LiYM06;article;2017-05-20;"Comments on "Modeling of Metallic Carbon-Nanotube Interconnects for Circuit Simulations and a Comparison With Cu Interconnects for Sealed Technologies".";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883920";0
journals/tcad/LinHC11;article;2017-05-20;"Post-Placement Power Optimization With Multi-Bit Flip-Flops.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2165716";0
journals/tcad/ChatterjeeMBWK06;article;2017-05-20;"Reducing Structural Bias in Technology Mapping.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882484";0
journals/tcad/ChenK96;article;2017-05-20;"A unified triode/saturation model with an improved continuity in the output conductance suitable for CAD of VLSI circuits using deep sub-0.1 m NMOS devices.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486670";0
journals/tcad/LiaoTZSZ016;article;2017-07-20;"Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481868";0
journals/tcad/Oh00;article;2017-05-20;"Accurate transient simulation of transmission lines with the skineffect.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833207";0
journals/tcad/WuH89;article;2017-05-20;"Switching network logic approach to sequential MOS circuit design.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31535";0
journals/tcad/Hasani16;article;2017-06-08;"Three-Port Model of a Modern MOS Transistor in Millimeter Wave Band, Considering Distributed Effects.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2511150";0
journals/tcad/CostaCCB91;article;2017-05-20;"Symbolic generation of constrained random logic cells.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68408";0
journals/tcad/Jone93;article;2017-05-20;"Defect level estimation of circuit testing using sequential statistical analysis.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205012";0
journals/tcad/WalkeySCMM04;article;2017-05-20;"Compact, netlist-based representation of thermal transient coupling using controlled sources.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836722";1
journals/tcad/TurgisA98;article;2017-05-20;"A novel macromodel for power estimation in CMOS structures.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736183";0
journals/tcad/QianPP94;article;2017-05-20;"Modeling the "Effective capacitance" for the RC interconnect of CMOS gates.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331409";0
journals/tcad/WangM07;article;2017-05-20;"Accelerated Chip-Level Thermal Analysis Using Multilayer Green's Function.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883919";0
journals/tcad/StallmannHL90;article;2017-05-20;"Unconstrained via minimization for topological multilayer routing.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59073";0
journals/tcad/ChenGNA07;article;2017-05-20;"Analysis of Frequency-Dependent Interconnects Using Integrated Congruence Transform.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884489";0
journals/tcad/LiGXP07;article;2017-05-20;"Robust Analog/RF Circuit Design With Projection-Based Performance Modeling.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882513";0
journals/tcad/EkpanyapongMWLL06;article;2017-05-20;"Profile-guided microarchitectural floor planning for deep submicron processor design.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855971";0
journals/tcad/Deutsch89;article;2017-05-20;"Two new and 'more difficult' channel routing problems.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29597";0
journals/tcad/MargarinoRGCA87;article;2017-05-20;"A Tile-Expansion Router.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270299";0
journals/tcad/XieB00;article;2017-05-20;"Implicit enumeration of strongly connected components and anapplication to formal verification.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875347";0
journals/tcad/KauerNSC17;article;2017-07-26;"Rapid Analysis of Active Cell Balancing Circuits.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2597224";0
journals/tcad/KedemW84;article;2017-05-20;"Graph-Optimization Techniques for IC Layout and Compaction.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270052";0
journals/tcad/YamamotoKOMTS87;article;2017-05-20;"A Two-Dimensional Etching Profile Simulator: ESPRIT.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270287";0
journals/tcad/Hong12;article;2017-05-20;"A Static Linear Behavior Analog Fault Model for Switched-Capacitor Circuits.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2173492";0
journals/tcad/LevantinoM12;article;2017-05-20;"Computing the Perturbation Projection Vector of Oscillators via Frequency Domain Analysis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2194493";0
journals/tcad/PomeranzR08c;article;2017-05-20;"On the Saturation of n-Detection Test Generation by Different Definitions With Increased n.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917577";0
journals/tcad/HwangD89;article;2017-05-20;"Improved physical modeling of submicron MOSFETs based on parameter extraction using 2-D simulation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29591";0
journals/tcad/ChaiK05;article;2017-05-20;"A fast pseudo-Boolean constraint solver.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842808";0
journals/tcad/HachtelM89;article;2017-05-20;"Linear complexity algorithms for hierarchical routing.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21820";0
journals/tcad/SinghS08;article;2017-05-20;"A Scalable Statistical Static Timing Analyzer Incorporating Correlated Non-Gaussian and Gaussian Parameter Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907241";0
journals/tcad/SovianiHE09;article;2017-05-20;"Synthesis and Optimization of Pipelined Packet Processors.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009168";0
journals/tcad/SmyG12;article;2017-05-20;"Robust Simulation of Opto-Electronic Systems by Alternating Complex Envelope Representations.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2113770";0
journals/tcad/KodaKF07;article;2017-05-20;"Linear Programming-Based Cell Placement With Symmetry Constraints for Analog IC Layout.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891365";0
journals/tcad/MohanC96;article;2017-05-20;"EARTH: combined state assignment of PLA-based FSM's targeting area and testability.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503941";0
journals/tcad/OborilT14;article;2017-05-20;"Aging-Aware Design of Microprocessor Instruction Pipelines.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2298333";0
journals/tcad/LombardiMSV88;article;2017-05-20;"A physically based mobility model for numerical simulation of nonplanar devices.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9186";0
journals/tcad/Konuk99;article;2017-05-20;"Voltage- and current-based fault simulation for interconnect open defects.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811326";0
journals/tcad/Fisher88;article;2017-05-20;"An enhanced power meter for SPICE2 circuit simulation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3201";0
journals/tcad/KagarisTK97;article;2017-05-20;"Improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594836";0
journals/tcad/TangS88;article;2017-05-20;"Yield optimization for nondifferentiable density functions using convolution techniques.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7805";0
journals/tcad/MartinsLH13;article;2017-06-08;"LAYGEN II - Automatic Layout Generation of Analog Integrated Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2269050";0
journals/tcad/ChaRN99;article;2017-05-20;"SEGRA: a very fast general area router for multichip modules.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759082";0
journals/tcad/YangX08;article;2017-05-20;"State-Sensitive X-Filling Scheme for Scan Capture Power Reduction.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923418";0
journals/tcad/Abdel-MalekH91;article;2017-05-20;"The ellipsoidal technique for design centering and region approximation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85738";0
journals/tcad/Maurer92;article;2017-05-20;"Two new techniques for unit-delay compiled simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159998";0
journals/tcad/QuadeRS91;article;2017-05-20;"Hydrodynamic simulation of impact-ionization effects in p-n junctions.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88924";0
journals/tcad/HaJK16;article;2017-05-20;"An Integrated Approach for Managing Read Disturbs in High-Density NAND Flash Memory.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504868";0
journals/tcad/ChakradharIA95;article;2017-05-20;"Energy models for delay testing.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387733";0
journals/tcad/AyoubIR11;article;2017-05-20;"Temperature Aware Dynamic Workload Scheduling in Multisocket CPU Servers.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2153852";0
journals/tcad/PossaniRRMR17;article;2017-09-21;"Transistor Count Optimization in IG FinFET Network Design.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2629451";0
journals/tcad/RajagopalanRMRAT01;article;2017-05-20;"A retargetable VLIW compiler framework for DSPs withinstruction-level parallelism.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.959861";0
journals/tcad/NiemannWMTD16;article;2017-09-16;"QMDDs: Efficient Quantum Function Representation and Manipulation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459034";0
journals/tcad/CarterB83;article;2017-05-20;"Efficient Single-Layer Routing Along a Line of Points.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270043";0
journals/tcad/Yan16;article;2017-05-20;"Efficient Layer Assignment of Bus-Oriented Nets in High-Speed PCB Designs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504898";0
journals/tcad/ErdmanR92;article;2017-05-20;"Newton waveform relaxation techniques for tightly coupled systems.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127621";0
journals/tcad/PanditBMP08;article;2017-05-20;"A Fast Exploration Procedure for Analog High-Level Specification Translation.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925785";0
journals/tcad/DuLCPTW15;article;2017-05-20;"Leveraging the Error Resilience of Neural Networks for Designing Highly Energy Efficient Accelerators.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419628";0
journals/tcad/VlachBVTS91;article;2017-05-20;"Group delay as an estimate of delay in logic.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87605";0
journals/tcad/MoudallalN16;article;2017-05-20;"Generating Current Budgets to Guarantee Power Grid Safety.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2524659";0
journals/tcad/MakKZLC17;article;2017-07-26;"Minimum Implant Area-Aware Placement and Threshold Voltage Refinement.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2661819";0
journals/tcad/ZhouLZT11;article;2017-05-20;"A Fast Analog Circuit Analysis Algorithm for Design Modification and Verification.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2081750";0
journals/tcad/HuKH09;article;2017-05-20;"Gate Sizing for Cell-Library-Based Designs.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2015735";0
journals/tcad/BabighianBM05;article;2017-05-20;"A scalable algorithm for RTL insertion of gated clocks based on ODCs computation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839489";0
journals/tcad/RewienskiW03;article;2017-05-20;"A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806601";0
journals/tcad/BanerjeeA85;article;2017-05-20;"A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270127";0
journals/tcad/BriaireK00;article;2017-05-20;"Principles of substrate crosstalk generation in CMOS circuits.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.848086";0
journals/tcad/HossingerLS00;article;2017-05-20;"Parallelization of a Monte Carlo ion implantation simulator.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845080";0
journals/tcad/ChoS98;article;2017-05-20;"Four-bend top-down global routing.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720316";0
journals/tcad/HocevarLT84;article;2017-05-20;"An Extrapolated Yield Approximation Technique for Use in Yield Maximization.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270086";0
journals/tcad/VenerisH99;article;2017-05-20;"Design error diagnosis and correction via test vector simulation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811329";0
journals/tcad/LiaoS94;article;2017-05-20;"Correction to "Boundary single-layer routing with movable terminals".";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277637";0
journals/tcad/YiLSS08;article;2017-05-20;"A Preconditioned Hierarchical Algorithm for Impedance Extraction of Three-Dimensional Structures With Multiple Dielectrics.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006089";0
journals/tcad/SzeW03;article;2017-05-20;"Optimal circuit clustering for delay minimization under a more general delay model.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810746";0
journals/tcad/RajskiTT00;article;2017-05-20;"Automated synthesis of phase shifters for built-in self-testapplications.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875312";0
journals/tcad/Pomeranz14e;article;2017-05-20;"Static Test Compaction for Scan Circuits by Using Restoration to Modify and Remove Tests.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2358932";0
journals/tcad/KonigsmarkCW16;article;2017-05-20;"PolyPUF: Physically Secure Self-Divergence.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488493";0
journals/tcad/ParkK85;article;2017-05-20;"An Empirical Model for the Threshold Voltage of Enhancement NMOSFET's.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270163";0
journals/tcad/Sapatnekar12;article;2017-05-20;"Editorial.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2178171";0
journals/tcad/Sapatnekar11;article;2017-05-20;"Editorial.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097013";0
journals/tcad/HungSAD02;article;2017-05-20;"BDD minimization by scatter search.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800452";0
journals/tcad/StevanovicM09a;article;2017-06-08;"Corrections to "Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling" [Sep 09 1428-1432].";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034772";0
journals/tcad/HouLT11;article;2017-05-20;"Memory Built-in Self-Repair Planning Framework for RAMs in SoCs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2160174";0
journals/tcad/YangMD96;article;2017-05-20;"Scheduling and control generation with environmental constraints based on automata representations.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486663";1
journals/tcad/KhouzaniHY17;article;2017-09-16;"Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2615845";0
journals/tcad/BroichG15;article;2017-05-20;"Soft-Core Dataflow Processor Architecture Optimized for Radar Signal Processing.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363388";0
journals/tcad/CongHJ11;article;2017-05-20;"Pattern-Mining for Behavioral Synthesis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2106370";0
journals/tcad/LamBS96;article;2017-06-08;"Valid clock frequencies and their computation in wavepipelined circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503946";0
journals/tcad/KaushikS08;article;2017-06-08;"Crosstalk Analysis for a CMOS-Gate-Driven Coupled Interconnects.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923259";0
journals/tcad/PullelaMP97;article;2017-05-20;"Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573836";0
journals/tcad/El-TurkyP89;article;2017-05-20;"BLADES: an artificial intelligence approach to analog circuit design.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31523";0
journals/tcad/Savir98;article;2017-05-20;"Random pattern testability of memory address logic.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736570";0
journals/tcad/KozhayaNN02;article;2017-05-20;"A multigrid-like technique for power grid analysis.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802271";0
journals/tcad/MechaFTSMO96;article;2017-06-08;"A method for area estimation of data-path in high level synthesis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486671";0
journals/tcad/GardnerJR89;article;2017-05-20;"Numerical methods for the hydrodynamic device model: subsonic flow.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24878";0
journals/tcad/SongT94;article;2017-05-20;"An optimal channel-routing algorithm in the times square model.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293946";0
journals/tcad/LiuZRG11;article;2017-05-20;"Synthesis of Integrated Passive Components for High-Frequency RF ICs Based on Evolutionary Computation and Machine Learning Techniques.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2162067";0
journals/tcad/BroccoMA88;article;2017-05-20;"Macromodeling CMOS circuits for timing simulation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16802";0
journals/tcad/MohanBGGSS13;article;2017-05-20;"Modeling Power Consumption of NAND Flash Memories Using FlashPower.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2249557";0
journals/tcad/LuZSZ10;article;2017-07-20;"Multicore Parallelization of Min-Cost Flow for CAD Applications.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061150";0
journals/tcad/JariwalaL07;article;2017-05-20;"RBI: Simultaneous Placement and Routing Optimization Technique.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883918";0
journals/tcad/ChowdhuryB88;article;2017-05-20;"Optimum design of IC power/ground nets subject to reliability constraints.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3949";0
journals/tcad/PsarakisGP05;article;2017-05-20;"Built-in sequential fault self-testing of array multipliers.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842806";0
journals/tcad/GriffithN92;article;2017-05-20;"Mixed frequency/time domain analysis of nonlinear circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149774";0
journals/tcad/PhillipsW97;article;2017-05-20;"A precorrected-FFT method for electrostatic analysis of complicated 3-D structures.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662670";0
journals/tcad/HillNCCM84;article;2017-05-20;"Hardware Compilation from an RTL to a Storage Logic Array Target.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270077";0
journals/tcad/Lewis88;article;2017-05-20;"Hardware accelerators for timing simulation of VLSI digital circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9184";0
journals/tcad/Kang87;article;2017-05-20;"Metal--Metal Matrix (M /sup 3/) for High-Speed MOS VLSI Layout.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270331";0
journals/tcad/TanSL03;article;2017-05-20;"Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819429";0
journals/tcad/CelikC97;article;2017-05-20;"Simulation of multiconductor transmission lines using Krylov subspace order-reduction techniques.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631211";0
journals/tcad/StojilovicNSBI13;article;2017-06-14;"Selective Flexibility: Creating Domain-Specific Reconfigurable Arrays.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2235127";0
journals/tcad/SangiorgiRV88;article;2017-05-20;"MOS";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3157";0
journals/tcad/ChenD01;article;2017-05-20;"Software-based self-testing methodology for processor cores.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913755";0
journals/tcad/Miura-MattauschFRBS96;article;2017-05-20;"Unified complete MOSFET model for analysis of digital and analog circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486267";0
journals/tcad/YuanAPA04;article;2017-05-20;"Simplifying Boolean constraint solving for random simulation-vector generation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823348";0
journals/tcad/ForoozannejadHMBG14;article;2017-06-14;"Time-Scalable Mapping for Circuit-Switched GALS Chip Multiprocessor Platforms.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2299958";0
journals/tcad/LiuCLJ12;article;2017-05-20;"Automatic Decoder Synthesis: Methods and Case Studies.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2191288";0
journals/tcad/Micheli91;article;2017-05-20;"Synchronous logic synthesis: algorithms for cycle-time minimization.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62792";0
journals/tcad/HuM05;article;2017-09-16;"Energy- and performance-aware mapping for regular NoC architectures.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844106";0
journals/tcad/BaranowskiKW15;article;2017-05-20;"Fine-Grained Access Management in Reconfigurable Scan Networks.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2391266";0
journals/tcad/OuCC14;article;2017-06-08;"Nonuniform Multilevel Analog Routing With Matching Constraints.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363394";0
journals/tcad/HarounE89;article;2017-05-20;"Architectural synthesis for DSP silicon compilers.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29596";0
journals/tcad/SharmaEH06;article;2017-05-20;"PipeRoute: a pipelining-aware router for reconfigurable architectures.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853691";0
journals/tcad/HamaE99;article;2017-05-20;"Topological routing path search algorithm with incremental routability test.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743721";0
journals/tcad/DollJA94;article;2017-05-20;"Iterative placement improvement by network flow methods.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317462";0
journals/tcad/YangLY94;article;2017-05-20;"An efficient nonquasi-static diode model for circuit simulation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259946";0
journals/tcad/WuLCYHL14;article;2017-05-20;"Exploring Feasibilities of Symmetry Islands and Monotonic Current Paths in Slicing Trees for Analog Placement.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2305831";0
journals/tcad/StenzRRJ00;article;2017-05-20;"Performance optimization by interacting netlist transformations andplacement.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833203";0
journals/tcad/SarrafzadehW92;article;2017-05-20;"Hierarchical Steiner tree construction in uniform orientations.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159995";0
journals/tcad/Lin94;article;2017-05-20;"Constant-time algorithms for the channel assignment problem on processor arrays with reconfigurable bus systems.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293945";0
journals/tcad/DaiK87;article;2017-05-20;"Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270326";0
journals/tcad/AkiyamaHIMN87;article;2017-05-20;"Computer Simulation of Impurity Diffusion in Semiconductors by the Monte Carlo Method.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270262";0
journals/tcad/BuccellaSZMISK16;article;2017-05-20;"Methodology for 3-D Substrate Network Extraction for SPICE Simulation of Parasitic Currents in Smart Power ICs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2513008";0
journals/tcad/WongMF93;article;2017-05-20;"Designing high-performance digital circuits using wave pipelining: algorithms and practical experiences.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184841";0
journals/tcad/ParkJHKYY15;article;2017-06-08;"SSD-Tailor: Automated Customization System for Solid-State Drives.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394500";0
journals/tcad/Pomeranz14d;article;2017-05-20;"Functional Broadside Tests for Multistep Defect Diagnosis.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2331559";0
journals/tcad/Larsson-Edefors96;article;2017-05-20;"Technology mapping onto very-high-speed standard CMOS hardware.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536719";0
journals/tcad/AbdollahiP08;article;2017-05-20;"Symmetry Detection and Boolean Matching Utilizing a Signature-Based Canonical Form of Boolean Functions.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923256";0
journals/tcad/LingBSZ11;article;2017-05-20;"Toward Automated ECOs in FPGAs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2067833";0
journals/tcad/KangLLK16;article;2017-07-28;"A New 3-D Fuse Architecture to Improve Yield of 3-D Memories.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523444";0
journals/tcad/HsuBC13;article;2017-06-08;"TSV-Aware Analytical Placement for 3-D IC Designs Based on a Novel Weighted-Average Wirelength Model.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2226584";0
journals/tcad/BhattacharyaDGC02;article;2017-05-20;"Synthesis of single-output space compactors for scan-based sequential circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802275";0
journals/tcad/Fujiwara88;article;2017-05-20;"A design of programmable logic arrays with random pattern-testability.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3125";0
journals/tcad/IwaiPROD87;article;2017-05-20;"Analysis of Velocity Saturation and Other Effects on Short-Channel MOS Transistor Capacitances.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270261";0
journals/tcad/SinghRLCO12;article;2017-05-20;"Predictable Equation-Based Analog Optimization Based on Explicit Capture of Modeling Error Statistics.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2199115";0
journals/tcad/MassierGS08;article;2017-05-20;"The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006143";0
journals/tcad/LinPBNLI12;article;2017-05-20;"Physically-Aware N-Detect Test.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2168526";0
journals/tcad/LeeL13;article;2017-05-20;"Ultrahigh Density Logic Designs Using Monolithic 3-D Integration.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2273986";0
journals/tcad/Pomeranz14a;article;2017-05-20;"Input Test Data Volume Reduction for Skewed-Load Tests by Additional Shifting of Scan-In States.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2290085";0
journals/tcad/ShafiqueBH14;article;2017-05-20;"Adaptive Energy Management for Dynamically Reconfigurable Processors.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2282265";0
journals/tcad/JainBK04;article;2017-05-20;"An efficient technique for exploring register file size in ASIP design.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837717";0
journals/tcad/MizunumaLY11;article;2017-06-14;"Thermal Modeling and Analysis for 3-D ICs With Integrated Microchannel Cooling.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2144596";0
journals/tcad/LaoYKP17;article;2017-07-26;"Reliable PUF-Based Local Authentication With Self-Correction.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2569581";0
journals/tcad/ChiouCJC10;article;2017-05-20;"Sleep Transistor Sizing for Leakage Power Minimization Considering Temporal Correlation.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2046812";0
journals/tcad/DaoudN09;article;2017-05-20;"Real-Time Lossless Compression for Silicon Debug.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2023198";0
journals/tcad/VorwerkKG09;article;2017-05-20;"Improving Simulated Annealing-Based FPGA Placement With Directed Moves.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009167";0
journals/tcad/PapadopoulouL99;article;2017-05-20;"Critical area computation via Voronoi diagrams.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752929";0
journals/tcad/TungCA88;article;2017-05-20;"A boundary element method for modeling viscoelastic flow in thermal oxidation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3151";0
journals/tcad/ChuW08;article;2017-05-20;"FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907068";0
journals/tcad/ShigehiroNSAT96;article;2017-05-20;"Automatic layout recycling based on layout description and linear programming.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511575";0
journals/tcad/KunzSM97;article;2017-05-20;"Logic optimization and equivalence checking by implication analysis.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594832";0
journals/tcad/MeterelliyozKR10;article;2017-05-20;"Analysis of SRAM and eDRAM Cache Memories Under Spatial Temperature Variations.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035535";0
journals/tcad/BeckerDM95;article;2017-06-14;"On the generation of area-time optimal testable adders.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406707";0
journals/tcad/HoffmannKNBSWWM01;article;2017-05-20;"A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.959863";0
journals/tcad/RaoV09;article;2017-05-20;"Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2026361";0
journals/tcad/SerhanY83;article;2017-05-20;"A Simple Charge-Based Model for MOS Transistor Capacitances: A New Production Tool.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270020";0
journals/tcad/YangKH10;article;2017-05-20;"An MILP-Based Performance Analysis Technique for Non-Preemptive Multitasking MPSoC.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061552";0
journals/tcad/AlpertGHNQS01;article;2017-05-20;"Steiner tree optimization for buffers, blockages, and bays.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.918213";0
journals/tcad/LaiCJ16;article;2017-05-20;"Scalable Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2529430";0
journals/tcad/RhoHSJ94;article;2017-05-20;"Exact and heuristic algorithms for the minimization of incompletely specified state machines.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259940";0
journals/tcad/HoSVW90;article;2017-05-20;"Pad minimization for planar routing of multiple power nets.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45873";0
journals/tcad/LeeCD11;article;2017-05-20;"Mapping Multi-Domain Applications Onto Coarse-Grained Reconfigurable Architectures.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2098571";0
journals/tcad/KakoulliSKK17;article;2017-06-14;"Silica-Embedded Silicon Nanophotonic On-Chip Networks.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2611516";0
journals/tcad/Ousterhout85;article;2017-05-20;"A Switch-Level Timing Verifier for Digital MOS VLSI.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270130";0
journals/tcad/DechuSC05;article;2017-05-20;"An efficient routing tree construction algorithm with buffer insertion, wire sizing, and obstacle considerations.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844107";0
journals/tcad/WangO06;article;2017-05-20;"Path-Based Statistical Timing Analysis Handling Arbitrary Delay Correlations: Theory and Implementation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882585";0
journals/tcad/GuptaAJ06;article;2017-05-20;"An Algorithm for Synthesis of Reversible Logic Circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.871622";0
journals/tcad/DongXXJ12;article;2017-05-20;"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2185930";0
journals/tcad/KuoC92;article;2017-05-20;"Efficient reconfiguration algorithms for degradable VLSI/WSI arrays.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170991";0
journals/tcad/PixleyJH94;article;2017-05-20;"Exact calculation of synchronizing sequences based on binary decision diagrams.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298038";0
journals/tcad/LaiW02;article;2017-05-20;"Maze routing with buffer insertion and wiresizing.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802260";0
journals/tcad/CabodiGMNQ10;article;2017-05-20;"Partitioning Interpolant-Based Verification for Effective Unbounded Model Checking.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041847";0
journals/tcad/VartziotisKCJP15;article;2017-05-20;"Time-Division Multiplexing for Testing DVFS-Based SoCs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394462";0
journals/tcad/LyM93;article;2017-05-20;"Applying simulated evolution to high level synthesis.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.215002";0
journals/tcad/SzeAHS07;article;2017-05-20;"Path-Based Buffer Insertion.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888281";0
journals/tcad/HamdiouiG02;article;2017-05-20;"Thorough testing of any multiport memory with linear tests.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980260";0
journals/tcad/Alippi02;article;2017-05-20;"A probably approximately correct framework to estimate performancedegradation in embedded systems.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013889";0
journals/tcad/PaulKKAR07;article;2017-05-20;"Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884870";0
journals/tcad/ChangGCJXA17;article;2017-07-26;"Memory-Aware Embedded Control Systems Design.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2613933";0
journals/tcad/LiangXSC15;article;2017-09-19;"An Efficient Compiler Framework for Cache Bypassing on GPUs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2424962";0
journals/tcad/NarayananB95;article;2017-05-20;"Reconfiguration techniques for a single scan chain.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387735";0
journals/tcad/GuptaKPSX06;article;2017-05-20;"Wafer Topography-Aware Optical Proximity Correction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882604";0
journals/tcad/StevanovicM09;article;2017-05-20;"Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2023194";0
journals/tcad/BaidasBW01;article;2017-05-20;"Floating-point behavioral synthesis.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.931000";0
journals/tcad/AlpertDFQ01;article;2017-05-20;"Interconnect synthesis without wire tapering.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905678";0
journals/tcad/ChuY04;article;2017-05-20;"Nonrectangular shaping and sizing of soft modules for floorplan-design improvement.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819896";0
journals/tcad/ObermaisserSHK09;article;2017-05-20;"From a Federated to an Integrated Automotive Architecture.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014005";0
journals/tcad/SastryP86;article;2017-05-20;"Stochastic Models for Wireability Analysis of Gate Arrays.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270177";0
journals/tcad/ChoiBMMR07;article;2017-05-20;"Self-Consistent Approach to Leakage Power and Temperature Estimation to Predict Thermal Runaway in FinFET Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906470";0
journals/tcad/ThorntonN95;article;2017-09-16;"Efficient calculation of spectral coefficients and their applications.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469660";0
journals/tcad/OkuboWWS92;article;2017-05-20;"A novel geometric resizing technique for data conversion from CAD data to electron beam exposure data.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159996";0
journals/tcad/WangCB15;article;2017-05-20;"Interconnect Testing and Test-Path Scheduling for Interposer-Based 2.5-D ICs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2365097";0
journals/tcad/UkhovEP14;article;2017-05-20;"Probabilistic Analysis of Power and Temperature Under Process Variation for Electronic System Design.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2301672";0
journals/tcad/XuL10;article;2017-06-08;"Modeling Interrupts for Software-Based System-on-Chip Verification.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043873";0
journals/tcad/MozaffariTH17;article;2017-07-26;"More Efficient Testing of Metal-Oxide Memristor-Based Memory.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2608863";0
journals/tcad/RabenaltRPG12;article;2017-05-20;"Highly Efficient Test Response Compaction Using a Hierarchical X-Masking Technique.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181847";0
journals/tcad/KunduRJ91;article;2017-05-20;"Design of robustly testable combinational logic circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85740";0
journals/tcad/ShelarP13;article;2017-05-20;"Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2266404";0
journals/tcad/MakrisC95;article;2017-05-20;"Analog IC design automation. II. Automated circuit correction by qualitative reasoning.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370423";0
journals/tcad/MengSR16;article;2017-05-20;"Full-Component Modeling and Simulation of Charged Device Model ESD.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2495196";0
journals/tcad/XuCP10;article;2017-05-20;"Defect-Tolerant Design and Optimization of a Digital Microfluidic Biochip for Protein Crystallization.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042888";0
journals/tcad/WongMP04;article;2017-05-20;"Fair watermarking using combinatorial isolation lemmas.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836730";0
journals/tcad/ChoudhuryS93;article;2017-06-08;"Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205002";0
journals/tcad/CaiW91a;article;2017-05-20;"Channel/switchbox definition for VLSI building-block layout.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103498";0
journals/tcad/TsaiKC96;article;2017-05-20;"Performance driven bus buffer insertion.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494706";0
journals/tcad/NowickJC97;article;2017-05-20;"Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664232";0
journals/tcad/XuGC99;article;2017-05-20;"Sequence-pair approach for rectilinear module placement.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752931";0
journals/tcad/MukhopadhyayRR05;article;2017-05-20;"Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842810";0
journals/tcad/LinKM93;article;2017-05-20;"Stepwise equivalent conductance circuit simulation technique.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277612";0
journals/tcad/YuLJC15;article;2017-10-07;"Machine-Learning-Based Hotspot Detection Using Topological Classification and Critical Feature Extraction.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387858";0
journals/tcad/WessnerCHHS06;article;2017-05-20;"Anisotropic Mesh Refinement for the Simulation of Three-Dimensional Semiconductor Manufacturing Processes.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862750";0
journals/tcad/GhoshRJ97;article;2017-05-20;"Design for hierarchical testability of RTL circuits obtained by behavioral synthesis.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658568";0
journals/tcad/MuellerAS96;article;2017-05-20;"A multifrequency technique for frequency response computation with application to switched-capacitor circuits with nonlinearities.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503945";0
journals/tcad/DiazKL91;article;2017-05-20;"An accurate analytical delay model for BiCMOS driver circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79495";0
journals/tcad/DaloukasETS16;article;2017-05-20;"Parallel Fast Transform-Based Preconditioners for Large-Scale Power Grid Analysis on Graphics Processing Units (GPUs).";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523933";0
journals/tcad/LeeP94;article;2017-05-20;"Architectural level test generation for microprocessors.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317464";0
journals/tcad/BrauerK95;article;2017-05-20;"An algorithm for functional verification of digital ECL circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476584";0
journals/tcad/SilbermanS90;article;2017-05-20;"Using functional fault simulation and the difference fault model to estimate implementation fault coverage.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62778";0
journals/tcad/WongKP04;article;2017-05-20;"Computational forensic techniques for intellectual property protection.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828122";0
journals/tcad/JungM02;article;2017-06-14;"Direct synthesis of timed circuits from free-choice STGs.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986422";0
journals/tcad/ParkC01;article;2017-05-20;"Performance-driven high-level synthesis with bit-level chaining andclock selection.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908436";0
journals/tcad/BischoffK85;article;2017-05-20;"Technology Independent Device Modeling for Simulation of Integrated Circuits for FET Technologies.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270102";0
journals/tcad/AraS05;article;2017-05-20;"Fine-grained transaction-level verification: using a variable transactor for improved coverage at the signal level.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850840";0
journals/tcad/Yan17;article;2017-07-26;"One-Sided Net Untangling With Internal Detours for Bus Routing.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2619487";0
journals/tcad/StratigopoulosM06;article;2017-05-20;"Concurrent detection of erroneous responses in linear analog circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855962";0
journals/tcad/OuTLWC16;article;2017-06-08;"Layout-Dependent Effects-Aware Analytical Analog Placement.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501293";0
journals/tcad/HiraiSETM87;article;2017-05-20;"Process Modeling for Photoresist Development and Design of DLR/sd (Double-Layer Resist by a Single Development) Process.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270285";0
journals/tcad/ViraraghavanPW12;article;2017-05-20;"Statistical Compact Model Extraction: A Neural Network Approach.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2207955";0
journals/tcad/SawasakiYL97;article;2017-05-20;"Externally hazard-free implementations of asynchronous control circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644607";1
journals/tcad/YuanO02;article;2017-05-20;"An efficient transient analysis algorithm for mildly nonlinearcircuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004310";0
journals/tcad/RoychowdhuryGG93;article;2017-05-20;"Segmented channel routing.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184845";0
journals/tcad/Lee93;article;2017-05-20;"A proposed method for determining a MOSFET gate electrode's bottom dimension and the on-state fringing capacitance.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184846";0
journals/tcad/TeraiNTS94;article;2017-05-20;"A new approach to over-the-cell channel routing with three layers.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259942";0
journals/tcad/Dietmeyer87;article;2017-05-20;"Local Transformations via Cube Operations.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270332";0
journals/tcad/MaulikCR95;article;2017-05-20;"Integer programming based topology selection of cell-level analog circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372366";0
journals/tcad/KahngR92;article;2017-05-20;"A new class of iterative Steiner tree heuristics with good performance.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144853";0
journals/tcad/HsuKL17;article;2017-07-26;"Built-In Test and Diagnosis for TSVs With Different Placement Topologies and Crosstalk Impact Ranges.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2613928";0
journals/tcad/SinhaP12;article;2017-05-20;"synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2198474";0
journals/tcad/JohnsonSR99;article;2017-05-20;"Models and algorithms for bounds on leakage in CMOS circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766723";0
journals/tcad/DongZ17;article;2017-09-21;"Process-Variation-Aware Rule-Based Optical Proximity Correction for Analog Layout Migration.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2626437";0
journals/tcad/Pomeranz15;article;2017-05-20;"A Multicycle Test Set Based on a Two-Cycle Test Set With Constant Primary Input Vectors.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2408257";0
journals/tcad/ChoiM08;article;2017-05-20;"Diagnosis of Optical Lithography Faults With Product Test Sets.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927672";0
journals/tcad/NestorK93;article;2017-05-20;"SALSA: a new approach to scheduling with timing constraints.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238604";0
journals/tcad/Malik94;article;2017-05-20;"Analysis of cyclic combinational circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293952";0
journals/tcad/TutuianuBJ04;article;2017-05-20;"Nonlinear driver models for timing and noise analysis.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835136";0
journals/tcad/ChenZ06a;article;2017-05-20;"An Efficient Data Structure for Maxplus Merge in Dynamic Programming.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882479";0
journals/tcad/SinghHCO14;article;2017-05-20;"Modeling and Optimization Techniques for Yield-Aware SRAM Post-Silicon Tuning.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2317571";0
journals/tcad/LuoCH13;article;2017-05-20;"Error Recovery in Cyberphysical Digital Microfluidic Biochips.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2211104";0
journals/tcad/ZhangCHC06;article;2017-05-20;"Statistical static timing analysis with conditional linear MAX/MIN approximation and extended canonical timing model.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855979";0
journals/tcad/HoIZ91;article;2017-05-20;"A general greedy channel routing algorithm.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68407";0
journals/tcad/ChenAJ15;article;2017-08-28;"Managing Laser Power in Silicon-Photonic NoC Through Cache and NoC Reconfiguration.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2402172";0
journals/tcad/CiesielskiK87;article;2017-05-20;"Digraph Relaxation for 2-Dimensional Placement of IC Blocks.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270246";0
journals/tcad/SchlagCK93;article;2017-05-20;"Empirical evaluation of multilevel logic minimization tools for a lookup-table-based field-programmable gate array technology.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277616";0
journals/tcad/WeiDZQP16;article;2017-05-20;"NRC: A Nibble Remapping Coding Strategy for NAND Flash Reliability Extension.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2533861";0
journals/tcad/BernardeschiCDS14;article;2017-06-14;"ASSESS: A Simulator of Soft Errors in the Configuration Memory of SRAM-Based FPGAs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2329419";0
journals/tcad/PozziAI06;article;2017-05-20;"Exact and approximate algorithms for the extension of embedded processor instruction sets.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855950";0
journals/tcad/LiaperdosAT13;article;2017-06-08;"Adjustable RF Mixers' Alternate Test Efficiency Optimization by the Reduction of Test Observables.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2255128";0
journals/tcad/BraytonRSW87;article;2017-05-20;"MIS: A Multiple-Level Logic Optimization System.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270347";0
journals/tcad/GuptaMRR13;article;2017-05-20;"Low-Power Digital Signal Processing Using Approximate Adders.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2217962";0
journals/tcad/KimML14;article;2017-05-20;"TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2329472";0
journals/tcad/YangP06;article;2017-05-20;"A method for detecting interconnect DSM defects in systems on chip.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853707";0
journals/tcad/KomatsuS87;article;2017-05-20;"The Outline Procedure in Pattern Data Preparation for Vector-Scan Electron-Beam Lithography.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270256";0
journals/tcad/LiuS99;article;2017-05-20;"Multilayer chip-level global routing using an efficient graph-based Steiner tree heuristic.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790621";0
journals/tcad/LakshminarayanaRJ00;article;2017-05-20;"Incorporating speculative execution into scheduling ofcontrol-flow-intensive designs.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833200";1
journals/tcad/Pomeranz02;article;2017-05-20;"On the use of random limited-scan to improve at-speed randompattern testing of scan circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801092";0
journals/tcad/BaegR99;article;2017-05-20;"A cost-effective design for testability: clock line control and test generation using selective clocking.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766732";1
journals/tcad/KagalwallaGPM12;article;2017-05-20;"Design-Aware Mask Inspection.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181909";0
journals/tcad/DaneshtalabELPT12;article;2017-09-16;"Memory-Efficient On-Chip Network With Adaptive Interfaces.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2160348";0
journals/tcad/SinghS06;article;2017-05-20;"Partition-Based Algorithm for Power Grid Design Using Locality.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870071";0
journals/tcad/KapurPSW96;article;2017-05-20;"A weighted random pattern test generation system.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511581";0
journals/tcad/ThomasL83;article;2017-05-20;"Automating Technology Relative Logic Synthesis and Module Selection.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270025";0
journals/tcad/VincoCFMP17;article;2017-10-11;"A Layered Methodology for the Simulation of Extra-Functional Properties in Smart Systems.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2650980";0
journals/tcad/KimPCC11;article;2017-05-20;"System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2160349";0
journals/tcad/KakoulliST12;article;2017-06-08;"Intelligent Hotspot Prediction for Network-on-Chip-Based Multicore Systems.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170568";0
journals/tcad/RizzoliMMM11;article;2017-05-20;"System-Oriented Harmonic-Balance Algorithms for Circuit-Level Simulation.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2092250";0
journals/tcad/DamavandpeymaSBGC13;article;2017-05-20;"Schedule-Extended Synchronous Dataflow Graphs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2265852";0
journals/tcad/BowmanB87;article;2017-05-20;"Determining the Zeros and Poles of Linear Circuit Networks Using Function Approximation.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270313";0
journals/tcad/SequinF93;article;2017-05-20;"Corner-stitched tiles with curved boundaries [circuit layout].";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184842";0
journals/tcad/ChangC01;article;2017-05-20;"Pseudopin assignment with crosstalk noise control.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920686";1
journals/tcad/PotkonjakR94;article;2017-05-20;"Optimizing resource utilization using transformations.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265670";0
journals/tcad/SismanoglouN13;article;2017-05-20;"Input Test Data Compression Based on the Reuse of Parts of Dictionary Entries: Static and Dynamic Approaches.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2270433";0
journals/tcad/KrishnaswamyPMH09;article;2017-05-20;"Signature-Based SER Analysis and Design of Logic Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009139";0
journals/tcad/Biswas90;article;2017-05-20;"On covering distant minterms by the camp algorithm.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55215";0
journals/tcad/XieD08;article;2017-05-20;"Robust Estimation of Timing Yield With Partial Statistical Information on Process Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006146";0
journals/tcad/ChengCIH98;article;2017-05-20;"A unified MOSFET channel charge model for device modeling in circuit simulation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.712096";0
journals/tcad/WenLLCC14;article;2017-05-20;"A Fuzzy-Matching Model With Grid Reduction for Lithography Hotspot Detection.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2351273";0
journals/tcad/GyvezD92;article;2017-05-20;"IC defect sensitivity for footprint-type spot defects.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127625";0
journals/tcad/MuttrejaRRJ07;article;2017-05-20;"Automated Energy/Performance Macromodeling of Embedded Software.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883914";0
journals/tcad/LiuH07;article;2017-05-20;"Crosstalk-Aware Domino-Logic Synthesis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885740";0
journals/tcad/HuangD95;article;2017-05-20;"Synthesis of application specific instruction sets.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387728";0
journals/tcad/LeeCCRAC13;article;2017-05-20;"Mapping and Scheduling of Tasks and Communications on Many-Core SoC Under Local Memory Constraint.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2266405";0
journals/tcad/Camposano91;article;2017-05-20;"Path-based scheduling for synthesis.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62794";0
journals/tcad/JiangB03;article;2017-05-20;"On the verification of sequential equivalence.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811446";0
journals/tcad/Albrecht01;article;2017-05-20;"Global routing by new approximation algorithms for multicommodityflow.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920691";0
journals/tcad/AjwaniCM11;article;2017-05-20;"FOARS: FLUTE Based Obstacle-Avoiding Rectilinear Steiner Tree Construction.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2096571";0
journals/tcad/HuOM06;article;2017-09-16;"System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882474";0
journals/tcad/PomeranzR08b;article;2017-05-20;"Scan-Based Delay Test Types and Their Effect on Power Dissipation During Test.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907231";0
journals/tcad/AlpertKLMZ03;article;2017-06-08;"Minimum buffered routing with bounded capacitive load for slew rate and reliability control.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807888";1
journals/tcad/LiKR09;article;2017-05-20;"Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009149";0
journals/tcad/KhouriJ01;article;2017-05-20;"Clock selection for performance optimization of control-flowintensive behaviors.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905683";1
journals/tcad/ShintaniUTHAMS14;article;2017-09-16;"A Variability-Aware Adaptive Test Flow for Test Quality Improvement.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2305835";0
journals/tcad/Pangrle91;article;2017-05-20;"On the complexity of connectivity binding.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97625";0
journals/tcad/KimHT88;article;2017-05-20;"On using signature registers as pseudorandom pattern generators in built-in self-testing.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3223";0
journals/tcad/LoDN95;article;2017-05-20;"A strongly code disjoint built-in current sensor for strongly fault-secure static CMOS realizations.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469665";1
journals/tcad/GharaybehBA98a;article;2017-05-20;"A parallel-vector concurrent-fault simulator and generation of single-input-change tests for path-delay faults.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720322";0
journals/tcad/LeitnerS98;article;2017-05-20;"Mixed-element decomposition method for three-dimensional grid adaptation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709394";0
journals/tcad/Terai85;article;2017-05-20;"A Method of Improving the Terminal Assignment in the Channel Routing for Gate Arrays.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270129";0
journals/tcad/XydisPZS15;article;2017-06-08;"SPIRIT: Spectral-Aware Pareto Iterative Refinement Optimization for Supervised High-Level Synthesis.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363392";0
journals/tcad/BerettaRAS11;article;2017-06-14;"A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2138140";0
journals/tcad/MaW14;article;2017-05-20;"Error Detection and Recovery for ECC: A New Approach Against Side-Channel Attacks.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2293058";0
journals/tcad/PardhananiC97;article;2017-05-20;"A mapped Scharfetter-Gummel formulation for the efficient simulation of semiconductor device models.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662686";0
journals/tcad/BaiSSY99;article;2017-05-20;"Error bound for reduced system model by Pade approximation via the Lanczos process.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743719";0
journals/tcad/Ning94;article;2017-05-20;"Strongly NP-hard discrete gate-sizing problems.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298040";0
journals/tcad/Kundu89;article;2017-05-20;"Design of multioutput CMOS combinational logic circuits for robust testability.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41507";0
journals/tcad/Kaser95;article;2017-05-20;"On squashing hierarchical designs [VLSI].";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469668";0
journals/tcad/PandiniPS03;article;2017-05-20;"Global and local congestion optimization in technology mapping.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809646";0
journals/tcad/DrechslerB98;article;2017-06-14;"Ordered Kronecker functional decision diagrams-a data structure for representation and manipulation of Boolean functions.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728917";0
journals/tcad/ChenH04;article;2017-05-20;"Statistical timing analysis of coupled interconnects using quadratic delay-change characteristics.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837720";0
journals/tcad/MelvilleTFW93;article;2017-05-20;"Artificial parameter homotopy methods for the DC operating point problem.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229761";0
journals/tcad/MitraBDK13;article;2017-05-20;"Counterexample Ranking Using Mined Invariants.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2276627";0
journals/tcad/LockyearE94;article;2017-05-20;"Optimal retiming of level-clocked circuits using symmetric clock schedules.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310899";0
journals/tcad/KimMW11;article;2017-05-20;"Modeling and Analysis of Image Dependence and Its Implications for Energy Savings in Error Tolerant Image Processing.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2126573";0
journals/tcad/ZhongKR03;article;2017-05-20;"On-chip interconnect modeling by wire duplication.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818303";0
journals/tcad/HsuSPH12;article;2017-05-20;"A Hierarchy-Based Distributed Algorithm for Layout Geometry Operations.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2201155";0
journals/tcad/ParasharMS14;article;2017-05-20;"Accelerated Performance Evaluation of Fixed-Point Systems With Un-Smooth Operations.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2292510";0
journals/tcad/LiBK07;article;2017-05-20;"Net Cluster: A Net-Reduction-Based Clustering Preprocessing Algorithm for Partitioning and Placement.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.892339";0
journals/tcad/DengS90;article;2017-05-20;"Generic linear RC delay modeling for digital CMOS circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45868";0
journals/tcad/Ozkaramanli01;article;2017-05-20;"A comparison of strong and weak distributed transverse couplingbetween VLSI interconnects.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969441";0
journals/tcad/DamarlaS93;article;2017-05-20;"Applications of one-dimensional cellular automata and linear feedback shift registers for pseudo-exhaustive testing.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256933";0
journals/tcad/DasguptaDC00;article;2017-05-20;"Model checking on timed-event structures.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845084";0
journals/tcad/ChenSCI00;article;2017-05-20;"Global optimization for digital MOS circuits performance.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822628";0
journals/tcad/VisvanathanS84;article;2017-05-20;"A Computational Approach for the Diagnosability of Dynamical Circuits.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270071";0
journals/tcad/WangD98;article;2017-05-20;"Exploiting near symmetry in multilevel logic synthesis.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720314";0
journals/tcad/AnderssonP89;article;2017-05-20;"Movie-an interactive environment for silicon compilation tools.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31524";0
journals/tcad/DemirLS96;article;2017-06-08;"Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506137";0
journals/tcad/ChangHLW14;article;2017-05-20;"Path-Congestion-Aware Adaptive Routing With a Contention Prediction Scheme for Network-on-Chip Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2282262";0
journals/tcad/AlonA88;article;2017-05-20;"Model and solution strategy for placement of rectangular blocks in the Euclidean plane.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3171";0
journals/tcad/XiangCSF05;article;2017-05-20;"Improving test effectiveness of scan-based BIST by scan chain partitioning.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847943";0
journals/tcad/KumarTCJ06;article;2017-05-20;"Exact Delay Fault Coverage in Sequential Logic Under Any Delay Fault Model.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882583";0
journals/tcad/BhatO11;article;2017-05-20;"2-D Inductor-Capacitor Lattice Synthesis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2159605";0
journals/tcad/LiuSTV12;article;2017-05-20;"A Technique for Test Coverage Closure Using GoldMine.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2177461";0
journals/tcad/KimB06;article;2017-05-20;"Pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853689";0
journals/tcad/VermaBI10;article;2017-05-20;"Fast, Nearly Optimal ISE Identification With I/O Serialization Through Maximal Clique Enumeration.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041849";0
journals/tcad/ChungK15;article;2017-06-08;"Segment Delay Learning From Quantized Path Delay Measurements.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419631";0
journals/tcad/YuFM88;article;2017-05-20;"A physical parametric transistor model for CMOS circuit simulation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7804";0
journals/tcad/ChenF95;article;2017-05-20;"Relaxation-based transient sensitivity computations for MOSFET circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370426";0
journals/tcad/WuH08;article;2017-05-20;"Mining Global Constraints With Domain Knowledge for Improving Bounded Sequential Equivalence Checking.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907240";0
journals/tcad/MineoPAPC16;article;2017-05-20;"On-Chip Communication Energy Reduction Through Reliability Aware Adaptive Voltage Swing Scaling.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2524556";0
journals/tcad/MehtaB97;article;2017-05-20;"Corner stitching for simple rectilinear shapes [VLSI layouts].";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573833";0
journals/tcad/SongM93a;article;2017-05-20;"3-valued trace-based fault simulation of synchronous sequential circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240090";0
journals/tcad/SrivastavaS04;article;2017-05-20;"Minimizing total power by simultaneous V/sub dd//V/sub th/ assignment.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826551";0
journals/tcad/McConaghyPSG09;article;2017-05-20;"Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2023195";0
journals/tcad/Albers85;article;2017-05-20;"Monte Carlo Calculation of One- and Two-Dimensional Particle and Damage Distributions for Ion-Implanted Dopants in Silicon.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/YanW09;article;2017-05-20;"BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030352";0
journals/tcad/AzarderakhshKJ15;article;2017-05-20;"Secure and Efficient Architectures for Single Exponentiations in Finite Fields Suitable for High-Performance Cryptographic Applications.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387866";0
journals/tcad/LuM84;article;2017-05-20;"Quantitative Evaluation of Self-Checking Circuits.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270069";0
journals/tcad/AmelifardFP09;article;2017-05-20;"Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013992";0
journals/tcad/SanderJ04;article;2017-06-08;"System modeling and transformational design refinement in ForSyDe [formal system design].";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819898";0
journals/tcad/KuoCCM09;article;2017-05-20;"Spare Cells With Constant Insertion for Engineering Change.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013537";0
journals/tcad/HwangHLH93;article;2017-05-20;"An efficient layout style for two-metal CMOS leaf cells and its automatic synthesis.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.215003";0
journals/tcad/LiaoDK98;article;2017-05-20;"Code density optimization for embedded DSP processors using data compression techniques.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709398";0
journals/tcad/Curtice89;article;2017-05-20;"Intrinsic GaAs MESFET equivalent circuit models generated from two-dimensional simulations.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29593";0
journals/tcad/KettleK08;article;2017-05-20;"An Anytime Algorithm for Generalized Symmetry Detection in ROBDDs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917592";0
journals/tcad/PalaniswamyTH16;article;2017-05-20;"ATPG for Delay Defects in Current Mode Threshold Logic Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2533863";0
journals/tcad/ChanS89;article;2017-05-20;"Bounds on signal delay in RC mesh networks.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31514";0
journals/tcad/LeeLC09;article;2017-06-08;"Voltage-Island Partitioning and Floorplanning Under Timing Constraints.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013997";0
journals/tcad/TenentesK13;article;2017-05-20;"High-Quality Statistical Test Compression With Narrow ATE Interface.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2256394";0
journals/tcad/Ousterhout84a;article;2017-05-20;"The User Interface and Implementation of an IC Layout Editor.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270081";0
journals/tcad/PandaDN99;article;2017-05-20;"Local memory exploration and optimization in embedded systems.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.739054";0
journals/tcad/PfeifferMH06;article;2017-05-20;"Synthesis of Multiplexed Biofluidic Microchips.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855931";0
journals/tcad/FerreF02;article;2017-05-20;"Leakage power bounds in CMOS digital technologies.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004317";0
journals/tcad/ZuoloZMICPBO15;article;2017-06-08;"SSDExplorer: A Virtual Platform for Performance/Reliability-Oriented Fine-Grained Design Space Exploration of Solid State Drives.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2422834";0
journals/tcad/VankamamidiOL08;article;2017-06-08;"Two-Dimensional Schemes for Clocking/Timing of QCA Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907020";0
journals/tcad/NiknejadGM98;article;2017-05-20;"Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703820";0
journals/tcad/ZhaoRK02;article;2017-05-20;"Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974140";0
journals/tcad/Jess00;article;2017-05-20;"Designing electronic engines with electronic engines: 40 years ofbootstrapping of a technology upon itself.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898824";0
journals/tcad/WilseyD90;article;2017-05-20;"A formal model of computer architectures for digital system design environments.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55179";0
journals/tcad/GrimmHW05;article;2017-05-20;"Analysis of mixed-signal systems with affine arithmetic.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839469";0
journals/tcad/SchmitT98;article;2017-05-20;"Address generation for memories containing multiple arrays.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703919";0
journals/tcad/JangP13;article;2017-05-20;"Chemical-Mechanical Polishing-Aware Application-Specific 3D NoC Design.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2237771";0
journals/tcad/JinG12;article;2017-05-20;"Hilbert Transform-Based Workload Prediction and Dynamic Frequency Scaling for Power-Efficient Video Encoding.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2180383";0
journals/tcad/RichardsonCM92;article;2017-05-20;"Modeling phosphorus diffusion in three dimensions.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125096";0
journals/tcad/LinJ00;article;2017-05-20;"On computing the minimum feedback vertex set of a directed graph bycontraction operations.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833199";0
journals/tcad/Garwacki88;article;2017-05-20;"Extraction of BJT model parameters using optimization method.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3215";0
journals/tcad/FarrahiCSTS01;article;2017-05-20;"Activity-driven clock design.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924824";0
journals/tcad/DevarayanadurgSGH99;article;2017-05-20;"Test set selection for structural faults in analog IC's.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771183";0
journals/tcad/Shelar10;article;2017-05-20;"Routing With Constraints for Post-Grid Clock Distribution in Microprocessors.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2040012";0
journals/tcad/OdanakaUWE88;article;2017-05-20;"SMART-P: rigorous three-dimensional process simulator on a supercomputer.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3207";0
journals/tcad/TrosterT89;article;2017-05-20;"Mismatch simulation for layout sensitive parameters of IC components and devices.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21828";0
journals/tcad/RaghavendraL95;article;2017-05-20;"A technique for micro-rollback self-recovery synthesis.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406719";0
journals/tcad/MichaelHT04;article;2017-05-20;"A unified framework for generating all propagation functions for logic errors and events.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828112";0
journals/tcad/Pomeranz17a;article;2017-05-20;"LFSR-Based Generation of Multicycle Tests.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2587687";0
journals/tcad/ChenH97;article;2017-05-20;"A three-parameters-only MOSFET subthreshold current CAD model considering back-gate bias and process variation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602471";1
journals/tcad/ZhaoD03;article;2017-05-20;"Fault-coverage analysis techniques of crosstalk in chip interconnects.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811444";0
journals/tcad/Hirayama87;article;2017-05-20;"A Silicon Compiler System Based on Asynchronous Architecture.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270275";0
journals/tcad/MahmutogluD15;article;2017-06-14;"Modeling and Simulation of Low-Frequency Noise in Nano Devices: Stochastically Correct and Carefully Crafted Numerical Techniques.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2376985";0
journals/tcad/PomeranzK92;article;2017-05-20;"A limited exponential complexity algorithm for increasing the testability of digital circuits by testing-module insertion.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124403";0
journals/tcad/ShrivastavaKL09;article;2017-05-20;"A Software-Only Solution to Use Scratch Pads for Stack Data.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030592";0
journals/tcad/DanielSLLW04;article;2017-05-20;"A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826583";0
journals/tcad/EbrahimiABT16;article;2017-09-16;"Layout-Based Modeling and Mitigation of Multiple Event Transients.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459053";0
journals/tcad/DagenaisAR86;article;2017-05-20;"McBOOLE: A New Procedure for Exact Logic Minimization.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270191";0
journals/tcad/ZhengGYCR14;article;2017-06-08;"High-Level Synthesis With Behavioral-Level Multicycle Path Analysis.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2361661";0
journals/tcad/GoldbergCVBS00;article;2017-05-20;"Negative thinking in branch-and-bound: the case of unate covering.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833198";0
journals/tcad/ChengDLY92;article;2017-05-20;"Symbolic layout compaction under conditional design rules.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125095";0
journals/tcad/BarbyVS88;article;2017-05-20;"Polynomial splines for MOSFET model approximation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3193";0
journals/tcad/YuKHT87;article;2017-05-20;"Statistical Performance Modeling and Parametric Yield Estimation of MOS VLSI.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270342";0
journals/tcad/FeldmannNDR91;article;2017-05-20;"Sensitivity computation in piecewise approximate circuit simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68404";0
journals/tcad/DarringerDHKLMRRSTT00;article;2017-05-20;"EDA in IBM: past, present, and future.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898827";0
journals/tcad/PeymandoustSM03;article;2017-05-20;"Complex instruction and software library mapping for embedded software using symbolic algebra.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814951";0
journals/tcad/ParkTS16;article;2017-07-27;"Geometric Pattern Match Using Edge Driven Dissected Rectangles and Vector Space.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2535908";0
journals/tcad/KimYLL94;article;2017-05-20;"A scheduling algorithm for conditional resource sharing-a hierarchical reduction approach.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275353";0
journals/tcad/SasCM94;article;2017-05-20;"Cellular automata based deterministic self-test strategies for programmable data paths.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293951";0
journals/tcad/DrechslerEFGHST08;article;2017-06-14;"On Acceleration of SAT-Based ATPG for Industrial Designs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923107";0
journals/tcad/TangZD06;article;2017-05-20;"Refinement-based synthesis of continuous-time analog filters through successive domain pruning, plateau search, and adaptive sampling.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857378";0
journals/tcad/KoideWY96;article;2017-05-20;"Pin assignment with global routing for VLSI building block layout.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552091";0
journals/tcad/JooK14;article;2017-05-20;"A Fine-Grained Clock Buffer Polarity Assignment for High-Speed and Low-Power Digital Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2288698";0
journals/tcad/HsiehP02;article;2017-05-20;"Architectural energy optimization by bus splitting.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992764";0
journals/tcad/KurosawaYKMN87;article;2017-05-20;"A Practical CAD System Application for Full Custom VLSI Microcomputer Chips.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270281";0
journals/tcad/WainbergB15;article;2017-05-20;"Robust Optimization of Multiple Timing Constraints.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2440316";0
journals/tcad/MathurL97;article;2017-05-20;"Timing-driven placement for regular architectures.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640618";0
journals/tcad/LeeNB94;article;2017-05-20;"SWiTEST: a switch level test generation system for CMOS combinational circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277636";0
journals/tcad/ChattopadhyayRC97;article;2017-05-20;"KGPMIN: an efficient multilevel multioutput AND-OR-XOR minimizer.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594831";0
journals/tcad/Lowther89;article;2017-05-20;"A discretization scheme that allows coarse grid-spacing in finite-difference process simulation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31544";0
journals/tcad/MilorS94;article;2017-06-08;"Minimizing production test time to detect faults in analog circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285252";0
journals/tcad/MukherjeeC08;article;2017-05-20;"A Randomized Greedy Method for Rectangular-Pattern Fill Problems.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925786";0
journals/tcad/ZhangLLARB11;article;2017-05-20;"Virtual Probe: A Statistical Framework for Low-Cost Silicon Characterization of Nanoscale Integrated Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2164536";0
journals/tcad/PalmW85;article;2017-05-20;"Current Lines and Accurate Contact Current Evaluation in 2-D Numerical Simulation of Semiconductor Devices.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270148";0
journals/tcad/SilburtFP84;article;2017-05-20;"An Efficient MOS Transistor Model for Computer-Aided Design.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270063";0
journals/tcad/GuptaJK10;article;2017-05-20;"Timing Yield-Aware Color Reassignment and Detailed Placement Perturbation for Bimodal CD Distribution in Double Patterning Lithography.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049041";0
journals/tcad/SchaferP93;article;2017-05-20;"Synthesis of multilevel multiplexer circuits for incompletely specified multioutput Boolean functions with mapping to multiplexer based FPGA's.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248076";0
journals/tcad/ChenM01;article;2017-05-20;"Aggressor alignment for worst-case crosstalk noise.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920689";0
journals/tcad/JajaW89;article;2017-05-20;"On routing two-terminal nets in the presence of obstacles.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24884";0
journals/tcad/PomeranzRG99;article;2017-05-20;"Static test compaction for synchronous sequential circuits based on vector restoration.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771184";0
journals/tcad/AgrawalCA89;article;2017-05-20;"A directed search method for test generation using a concurrent simulator.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21831";0
journals/tcad/StanionS94;article;2017-05-20;"Boolean division and factorization using binary decision diagrams.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310907";0
journals/tcad/VinnakotaH00;article;2017-05-20;"DFT for digital detection of analog parametric faults in SC filters.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851994";0
journals/tcad/HuangLKCM15;article;2017-05-20;"Recycled IC Detection Based on Statistical Methods.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2409267";0
journals/tcad/OyaroT16;article;2017-06-08;"TurboMOR-RC: An Efficient Model Order Reduction Technique for RC Networks With Many Ports.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2531046";0
journals/tcad/BuiM98;article;2017-05-20;"GRCA: a hybrid genetic algorithm for circuit ratio-cut partitioning.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.700718";0
journals/tcad/ChiangYT11;article;2017-05-20;"A QEMU and SystemC-Based Cycle-Accurate ISS for Performance Estimation on SoC Development.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2095631";0
journals/tcad/ShiWZXLS16;article;2017-07-27;"Retention Trimming for Lifetime Improvement of Flash Memory Storage Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2453369";0
journals/tcad/HsiehP98;article;2017-05-20;"Microprocessor power estimation using profile-driven program synthesis.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736182";0
journals/tcad/Moglestue86;article;2017-05-20;"A Self-Consistent Monte Carlo Particle Model to Analyze Semiconductor Microcomponents of any Geometry.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270203";0
journals/tcad/BalasaL00;article;2017-05-20;"Symmetry within the sequence-pair representation in the context ofplacement for analog design.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851988";0
journals/tcad/WuytackSCJY99;article;2017-05-20;"Memory management for embedded network applications.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759067";0
journals/tcad/ErgenSSTAAS09;article;2017-06-08;"The Tire as an Intelligent Sensor.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2022879";0
journals/tcad/HuangTLZTC15;article;2017-05-20;"Nonintrusive On-Line Transition-Time Binning and Timing Failure Threat Detection for Die-to-Die Interconnects.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2440322";0
journals/tcad/TanYZKS89;article;2017-05-20;"Two-dimensional semiconductor device analysis based on new finite-element discretization employing the S-G scheme.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24875";0
journals/tcad/AnderssonP93;article;2017-05-20;"Interaction semantics of a symbolic layout editor for parameterized modules.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238603";0
journals/tcad/XianLL08;article;2017-05-20;"Dynamic Voltage Scaling for Multitasking Real-Time Systems With Uncertain Execution Time.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925778";0
journals/tcad/QiuM13;article;2017-05-20;"Routing Challenges for Designs With Super High Pin Density.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2256462";0
journals/tcad/Ho93;article;2017-05-20;"A density-based greedy router.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238033";0
journals/tcad/VijayanT91;article;2017-05-20;"A new method for floor planning using topological constraint reduction.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103499";0
journals/tcad/LinLC07;article;2017-05-20;"Multiple-Fault Diagnosis Based On Adaptive Diagnostic Test Pattern Generation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884486";0
journals/tcad/ZhouGNA12;article;2017-05-20;"Structural Characterization and Efficient Implementation Techniques for $A$-Stable High-Order Integration Methods.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2167326";0
journals/tcad/Bardell92;article;2017-05-20;"Calculating the effects of linear dependencies in m-sequences used as test stimuli.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108621";0
journals/tcad/HamdiouiR05;article;2017-05-20;"New data-background sequences and their industrial evaluation for word-oriented random-access memories.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847904";0
journals/tcad/SundararajanSP02;article;2017-05-20;"Fast and exact transistor sizing based on iterative relaxation.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998628";0
journals/tcad/KimE08;article;2017-05-20;"Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled RLC Interconnect Lines.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923094";0
journals/tcad/MangassarianVN12;article;2017-05-20;"Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2169259";0
journals/tcad/CasinoviY03;article;2017-05-20;"Estimation of power dissipation in switched-capacitor circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819384";0
journals/tcad/StratigopoulosS14;article;2017-05-20;"Fast Monte Carlo-Based Estimation of Analog Parametric Test Metrics.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2360458";0
journals/tcad/WalterLMSY08;article;2017-06-14;"Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006159";0
journals/tcad/HolmesSS93;article;2017-05-20;"Utilization of vacant terminals for improved over-the-cell channel routing.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229752";0
journals/tcad/ChoiSS09;article;2017-05-20;"ssr HLShbox-ssr pg: High-Level Synthesis of Power-Gated Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013283";0
journals/tcad/BalabanovLJ16;article;2017-05-20;"Flexibility and Optimization of QBF Skolem-Herbrand Certificates.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512906";0
journals/tcad/PomeranzR07;article;2017-05-20;"Generation of Broadside Transition-Fault Test Sets That Detect Four-Way Bridging Faults.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891370";0
journals/tcad/VaraprasadPJA07;article;2017-05-20;"A New ATPG Technique (ExpoTan) for Testing Analog Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882596";0
journals/tcad/NetzelHBS99;article;2017-05-20;"Methods for generating and editing merged isotropic/anisotropic triangular-element meshes.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806803";0
journals/tcad/WuS90;article;2017-05-20;"Covering rectilinear polygons by rectangles.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45869";0
journals/tcad/ChenWLL14;article;2017-05-20;"Simultaneous Optimization of Analog Circuits With Reliability and Variability for Applications on Flexible Electronics.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2282757";0
journals/tcad/YeZCG13;article;2017-05-20;"Board-Level Functional Fault Diagnosis Using Artificial Neural Networks, Support-Vector Machines, and Weighted-Majority Voting.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2234827";0
journals/tcad/HartleyJ88;article;2017-05-20;"Behavioral to structural translation in a bit-serial silicon compiler.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3219";0
journals/tcad/SemeriaM01;article;2017-05-20;"Resolution, optimization, and encoding of pointer variables for thebehavioral synthesis from C.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908442";0
journals/tcad/ZhangYHZSPZCMSIC09;article;2017-09-04;"Efficient Power Network Analysis Considering Multidomain Clock Gating.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2024711";0
journals/tcad/MaL08;article;2017-05-20;"Synthesis of Tile Sets for DNA Self-Assembly.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917973";0
journals/tcad/JacomeD96;article;2017-05-20;"A formal basis for design process planning and management.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541440";0
journals/tcad/Zhou04;article;2017-05-20;"Efficient Steiner tree construction based on spanning graphs.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826557";0
journals/tcad/SarrafzadehL89;article;2017-05-20;"A new approach to topological via minimization.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31548";0
journals/tcad/ShiS14;article;2017-05-20;"Optimized Micro-Channel Design for Stacked 3-D-ICs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2279514";0
journals/tcad/WuR00;article;2017-05-20;"Bridge fault diagnosis using stuck-at fault simulation.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838998";0
journals/tcad/YuA10;article;2017-05-20;"A Flexible Parallel Simulator for Networks-on-Chip With Error Control.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034353";0
journals/tcad/YoungWY99;article;2017-05-20;"Slicing floorplans with boundary constraints.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784129";0
journals/tcad/OzdalH14;article;2017-05-20;"Algorithms for Maze Routing With Exact Matching Constraints.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2279516";0
journals/tcad/BaoFS16;article;2017-05-20;"On Reverse Engineering-Based Hardware Trojan Detection.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488495";0
journals/tcad/FukudaSKN90;article;2017-05-20;"A ULSI 2-D capacitance simulator for complex structures based on actual processes.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45855";0
journals/tcad/BloemS10;article;2017-05-20;"Guest Editorial.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2060170";0
journals/tcad/KahngKKS12;article;2017-05-20;"Recovery-Driven Design: Exploiting Error Resilience in Design of Energy-Efficient Processors.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2172610";0
journals/tcad/HeloueON12;article;2017-05-20;"Efficient Block-Based Parameterized Timing Analysis Covering All Potentially Critical Paths.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2175392";0
journals/tcad/VakiliLB13;article;2017-06-14;"Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2277978";0
journals/tcad/YoungWY01;article;2017-05-20;"On extending slicing floorplan to handle L/T-shaped modules andabutment constraints.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924833";0
journals/tcad/BalakrishnanMBLM88;article;2017-05-20;"Allocation of multiport memories in data path synthesis.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3188";0
journals/tcad/HedenstiernaJ87;article;2017-05-20;"CMOS Circuit Speed and Buffer Optimization.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270271";0
journals/tcad/BhattacharyaDB96;article;2017-05-20;"Fast true delay estimation during high level synthesis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536715";0
journals/tcad/ChoYBP09;article;2017-05-20;"ELIAD: Efficient Lithography Aware Detailed Routing Algorithm With Compact and Macro Post-OPC Printability Prediction.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2018876";0
journals/tcad/ChenDL93;article;2017-05-20;"Critical path selection for performance optimization.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205000";0
journals/tcad/YilmazCT10;article;2017-05-20;"Test-Pattern Selection for Screening Small-Delay Defects in Very-Deep Submicrometer Integrated Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043591";0
journals/tcad/ChenG98;article;2017-05-20;"Efficient BIST TPG design and test set compaction via input reduction.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.712101";0
journals/tcad/HagenHK97;article;2017-05-20;"On implementation choices for iterative improvement partitioning algorithms.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662682";0
journals/tcad/BangBYC09;article;2017-05-20;"Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2024706";0
journals/tcad/CauleyBK10;article;2017-05-20;"A Parallel Direct Solver for the Simulation of Large-Scale Power/Ground Networks.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042901";0
journals/tcad/SchmitzAE05;article;2017-05-20;"Cosynthesis of energy-efficient multimode embedded systems with consideration of mode-execution probabilities.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837729";0
journals/tcad/ShiT01;article;2017-05-20;"Compact representation and efficient generation of s-expandedsymbolic network functions for computer-aided analog circuit design.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.930996";0
journals/tcad/Garcia-VargasN15;article;2017-07-27;"Finite State Machines With Input Multiplexing: A Performance Study.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2406859";0
journals/tcad/DongZ16;article;2017-05-20;"Lithography-Aware Analog Layout Retargeting.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459041";0
journals/tcad/Axelrad90;article;2017-05-20;"Fourier method modeling of semiconductor devices.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62760";0
journals/tcad/DickLRJ03;article;2017-05-20;"Analysis of power dissipation in embedded systems using real-time operating systems.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810745";0
journals/tcad/GuptaKP96;article;2017-05-20;"Domain characterization of transmission line models and analyses.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486664";0
journals/tcad/SrivastavaSB09;article;2017-05-20;"Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017432";0
journals/tcad/PapachristouP90;article;2017-05-20;"A design scheme for PLA-based control tables with reduced area and time-delay cost.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55178";1
journals/tcad/Fuchs95;article;2017-05-20;"Synthesis for path delay fault testability via tautology-based untestability identification and factorization.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476577";0
journals/tcad/JhangHJ96;article;2017-05-20;"COP: a Crosstalk OPtimizer for gridded channel routing.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494705";0
journals/tcad/HaruyamaWF92;article;2017-05-20;"Topological channel routing [VLSI].";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170984";0
journals/tcad/ZhaoS00;article;2017-05-20;"Timing-driven partitioning and timing optimization of mixedstatic-domino implementations.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892856";0
journals/tcad/BeygiD10;article;2017-05-20;"Sensitivity Analysis of Lossy Multiconductor Transmission Lines Based on the Passive Method of Characteristics Macromodel.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2046810";0
journals/tcad/LiuDW15;article;2017-05-20;"Model Reduction and Simulation of Nonlinear Circuits via Tensor Decomposition.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2409272";0
journals/tcad/CaissoCR91;article;2017-05-20;"A recursive technique for computing delays in series-parallel MOS transistor circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79496";0
journals/tcad/SuvakD11;article;2017-06-08;"On Phase Models for Oscillators.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2113630";0
journals/tcad/AeltenAD93;article;2017-05-20;"Verification of relations between synchronous machines.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251158";0
journals/tcad/PillageR90;article;2017-05-20;"Asymptotic waveform evaluation for timing analysis.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45867";0
journals/tcad/Lin02;article;2017-05-20;"Comments on "Filling algorithms and analyses for layout density control".";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802262";1
journals/tcad/YiKH07;article;2017-05-20;"Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual Synchronization.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907048";0
journals/tcad/OLearyB97;article;2017-05-20;"Synchronous emulation of asynchronous circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573835";0
journals/tcad/AkbarpourT06;article;2017-05-20;"An approach for the formal verification of DSP designs using Theorem proving.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857314";0
journals/tcad/CoughranPS91;article;2017-05-20;"Adaptive grid generation for VSLI device simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88922";0
journals/tcad/KumarSPJ08;article;2017-05-20;"System-Level Dynamic Thermal Management for High-Performance Microprocessors.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907062";0
journals/tcad/AkiyamaS91;article;2017-05-20;"A method of reducing aliasing in a built-in self-test environment.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75640";0
journals/tcad/Pauw93;article;2017-05-20;"Multitrees with internal storage.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256917";0
journals/tcad/LinHHCL13;article;2017-05-20;"Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2226457";0
journals/tcad/ChoPIDAP09;article;2017-05-20;"Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014002";0
journals/tcad/BanerjeeSM14;article;2017-05-20;"Extending the FSMD Framework for Validating Code Motions of Array-Handling Programs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2354298";0
journals/tcad/PangrleG87;article;2017-05-20;"Design Tools for Intelligent Silicon Compilation.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270350";0
journals/tcad/ChenZ07;article;2017-05-20;"An Effective Algorithm for Buffer Insertion in General Circuits Based on Network Flow.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906481";0
journals/tcad/DevadasK92;article;2017-05-20;"Synthesis of robust delay-fault-testable circuits: theory.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108622";0
journals/tcad/ChangL95;article;2017-05-20;"Test set compaction for combinational circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469663";0
journals/tcad/BernMS96;article;2017-05-20;"Some heuristics for generating tree-like FBDD types.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486278";0
journals/tcad/PotkonjakDR95;article;2017-05-20;"Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384414";0
journals/tcad/RommesS10;article;2017-05-20;"Efficient Methods for Large Resistor Networks.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034402";0
journals/tcad/KangKRA07;article;2017-05-20;"Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896317";0
journals/tcad/RamkumarB94;article;2017-05-20;"ProperCAD: A portable object-oriented parallel environment for VLSI CAD.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293940";0
journals/tcad/WanC12;article;2017-05-20;"Analysis of Digital Circuit Dynamic Behavior With Timed Ternary Decision Diagrams for Better-Than-Worst-Case Design.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181512";0
journals/tcad/LeeT87;article;2017-05-20;"VLSI Layout Compaction with Grid and Mixed Constraints.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270333";0
journals/tcad/PennathurK92;article;2017-05-20;"Simulation of charge transfer in GaAs Cermet-Gate CCDs.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144854";0
journals/tcad/BezatiBMJ17;article;2017-07-26;"Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2597215";0
journals/tcad/JiangFC05;article;2017-05-20;"EPEEC: comprehensive SPICE-compatible reluctance extraction for high-speed interconnects above lossy multilayer substrates.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852287";0
journals/tcad/LinW14;article;2017-07-27;"F-FM: Fixed-Outline Floorplanning Methodology for Mixed-Size Modules Considering Voltage-Island Constraint.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2351571";0
journals/tcad/AmyeenFPB03;article;2017-05-20;"Fault equivalence identification in combinational circuits using implication and evaluation techniques.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814241";0
journals/tcad/SunS97;article;2017-05-20;"On-line and off-line testing with shared resources: a new BIST approach.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658572";0
journals/tcad/BhattacharjeePR17;article;2017-07-26;"Dilution and Mixing Algorithms for Flow-Based Microfluidic Biochips.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2597225";0
journals/tcad/WuH06;article;2017-05-20;"State Variable Extraction and Partitioning to Reduce Problem Complexity for ATPG and Design Validation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859512";0
journals/tcad/LinZWC11;article;2017-06-08;"Thermal-Driven Analog Placement Considering Device Matching.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097308";0
journals/tcad/YeWYXWWNWD14;article;2017-06-08;"System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2351584";0
journals/tcad/HuangWJ05;article;2017-05-20;"An efficient heterogeneous tree multiplexer synthesis technique.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852032";0
journals/tcad/ChinS90;article;2017-05-20;"Synthesis of arithmetic hardware using hardware metafunctions.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57787";0
journals/tcad/KumarV13;article;2017-05-20;"Formal Probabilistic Timing Verification in RTL.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2232706";0
journals/tcad/LamSBS95;article;2017-06-08;"Delay fault coverage, test set size, and performance trade-offs.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363125";0
journals/tcad/JamaaMM11;article;2017-05-20;"An Efficient Gate Library for Ambipolar CNTFET Logic.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2085250";0
journals/tcad/PhelpsKRCH00;article;2017-05-20;"Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.848091";0
journals/tcad/MerajiZT10;article;2017-05-20;"On the Scalability and Dynamic Load-Balancing of Optimistic Gate Level Simulation.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049044";0
journals/tcad/YangCS03;article;2017-05-20;"Routability-driven white space allocation for fixed-die standard-cell placement.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809660";0
journals/tcad/PomeranzR05;article;2017-05-20;"On masking of redundant faults in synchronous sequential circuits with design-for-testability logic.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.840551";0
journals/tcad/LeeWP15;article;2017-07-27;"Optimizing a Reconfigurable Power Distribution Network in a Multicore Platform.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2396998";0
journals/tcad/Macii09;article;2017-05-20;"Editorial.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034775";0
journals/tcad/GreeneS86;article;2017-05-20;"Simulated Annealing Without Rejected Moves.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270190";0
journals/tcad/HuanC01;article;2017-05-20;"Using word-level ATPG and modular arithmetic constraint-solvingtechniques for assertion property checking.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913756";0
journals/tcad/AsenovBDS99;article;2017-05-20;"Hierarchical approach to "atomistic" 3-D MOSFET simulation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806802";0
journals/tcad/PassosSC97;article;2017-05-20;"Multidimensional interleaving for synchronous circuit design optimization.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573829";0
journals/tcad/WangG16;article;2017-05-20;"Efficient Layout Generation and Design Evaluation of Vertical Channel Devices.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2513674";0
journals/tcad/ChenCL08;article;2017-06-08;"A New Multilevel Framework for Large-Scale Interconnect-Driven Floorplanning.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907065";0
journals/tcad/BarzilaiBHIS88;article;2017-05-20;"SLS-a fast switch-level simulator [for MOS].";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3214";0
journals/tcad/RestleRWP01;article;2017-05-20;"Full-wave PEEC time-domain method for the modeling of on-chipinterconnects.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.931029";0
journals/tcad/ShinPK09;article;2017-05-20;"Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2012532";0
journals/tcad/LiA03;article;2017-05-20;"Efficient mixed-domain analysis of electrostatic MEMS.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816210";0
journals/tcad/Healey93;article;2017-05-20;"An improved model for solving the optimal placement for river-routing problem.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256921";0
journals/tcad/LeeW97;article;2017-05-20;"A performance and routability-driven router for FPGAs considering path delays.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573832";0
journals/tcad/XuAM95;article;2017-05-20;"Graph-based output phase assignment for PLA minimization.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384425";0
journals/tcad/Iwasaki88;article;2017-05-20;"Analysis and proposal of signature circuits for LSI testing.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3133";0
journals/tcad/NagiCYA98;article;2017-05-20;"Signature analysis for analog and mixed-signal circuit test response compaction.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703834";0
journals/tcad/AsciaCP05;article;2017-05-20;"A multiobjective genetic approach for system-level exploration in parameterized systems-on-a-chip.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844118";0
journals/tcad/MollerKKZ17;article;2017-07-26;"Reconfigurable Constant Multiplication for FPGAs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2614775";0
journals/tcad/PatilB91;article;2017-05-20;"Performance trade-offs in a parallel test generation/fault simulation environment.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103504";0
journals/tcad/HuangN06;article;2017-05-20;"Synthesis of nonzero clock skew circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855923";0
journals/tcad/MamontovW95;article;2017-05-20;"Accounting thermal noise in mathematical models of quasi-homogeneous regions in silicon devices.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391729";0
journals/tcad/RutenbarMA84;article;2017-05-20;"A Class of Cellular Architectures to Support Physical Design Automation.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270085";0
journals/tcad/HuOITSMK11;article;2017-05-20;"Theoretical Fundamentals of Gate Level Information Flow Tracking.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2120970";0
journals/tcad/DevadasN89;article;2017-05-20;"Algorithms for hardware allocation in data path synthesis.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31534";0
journals/tcad/LeeF16;article;2017-05-20;"Run-Time Scheduling Framework for Event-Driven Applications on a GPU-Based Embedded System.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2547916";0
journals/tcad/ChenCWC09;article;2017-06-08;"A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009156";0
journals/tcad/FunabikiT92;article;2017-05-20;"A parallel algorithm for channel routing problems [VLSI].";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125094";0
journals/tcad/CaiW94;article;2017-05-20;"On shifting blocks and terminals to minimize channel density.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259941";0
journals/tcad/ChakravartyZ00;article;2017-05-20;"STBM: a fast algorithm to simulate I";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845081";0
journals/tcad/DevadasK96;article;2017-05-20;"Addendum to "Synthesis of robust delay-fault testable circuits: Theory".";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494708";0
journals/tcad/CasuM06;article;2017-05-20;"Floorplanning With Wire Pipelining in Adaptive Communication Channels.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882590";0
journals/tcad/FernandoJ99;article;2017-05-20;"Processor array design with FPGA area constraint.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748156";0
journals/tcad/MurthyG97;article;2017-05-20;"Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs].";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663828";0
journals/tcad/ChenCKMWY05;article;2017-06-08;"The Y architecture for on-chip interconnect: analysis and methodology.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844096";0
journals/tcad/MaurerS88;article;2017-05-20;"A logic-to-logic comparator for VLSI layout verification.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3221";0
journals/tcad/PalesiKC10;article;2017-05-20;"Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041851";0
journals/tcad/LiuCD94;article;2017-05-20;"The calculation of signal stable ranges in combinational circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298037";0
journals/tcad/PalesiAFC11;article;2017-05-20;"Data Encoding Schemes in Networks on Chip.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2098590";0
journals/tcad/LiPAC06;article;2017-07-27;"IC thermal simulation and modeling via efficient multigrid-based approaches.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858276";0
journals/tcad/PanKL98;article;2017-05-20;"Optimal clock period clustering for sequential circuits with retiming.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703830";0
journals/tcad/AgrawalC95;article;2017-05-20;"Combinational ATPG theorems for identifying untestable faults in sequential circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406717";0
journals/tcad/ChenGB02;article;2017-05-20;"Analytical models for crosstalk excitation and propagation in VLSI circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802276";0
journals/tcad/Papadopoulou01;article;2017-05-20;"Critical area computation for missing material defects in VLSIcircuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920683";0
journals/tcad/KayP98;article;2017-05-20;"EWA: efficient wiring-sizing algorithm for signal nets and clock nets.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.673631";0
journals/tcad/HwangOIW94;article;2017-05-20;"Logic synthesis for field-programmable gate arrays.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317471";0
journals/tcad/BrandI94;article;2017-05-20;"Identification of redundant delay faults.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";None;0
journals/tcad/ZhangRJK06;article;2017-05-20;"Placement Algorithm in Analog-Layout Designs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.860957";0
journals/tcad/TaatizadehN16;article;2017-05-20;"Automated Selection of Assertions for Bit-Flip Detection During Post-Silicon Validation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2538087";0
journals/tcad/GrissomMB14;article;2017-05-20;"A Low-Cost Field-Programmable Pin-Constrained Digital Microfluidic Biochip.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2347931";0
journals/tcad/SenguptaS07;article;2017-05-20;"Generalized Power-Delay Metrics in Deep Submicron CMOS Designs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883926";0
journals/tcad/XieD12;article;2017-05-20;"Post-Silicon Failing-Path Isolation Incorporating the Effects of Process Variations.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2187206";0
journals/tcad/Opal97;article;2017-05-20;"The transition matrix for linear circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631206";0
journals/tcad/DuanM05;article;2017-05-20;"An efficient and robust method for ring-oscillator simulation using the harmonic-balance method.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850803";0
journals/tcad/BinkleyHTMRF03;article;2017-05-20;"A CAD methodology for optimizing transistor current and sizing in analog CMOS design.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806606";0
journals/tcad/WongG91;article;2017-05-20;"Channel ordering for VLSI layout with rectilinear modules.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97621";0
journals/tcad/PrussKE16;article;2017-05-20;"Efficient Symbolic Computation for Word-Level Abstraction From Combinational Circuits for Verification Over Finite Fields.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501301";0
journals/tcad/TongC10;article;2017-06-08;"An Automatic Optical Simulation-Based Lithography Hotspot Fix Flow for Post-Route Optimization.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043756";0
journals/tcad/ChangJ13;article;2017-05-20;"Pulsed-Latch Replacement Using Concurrent Time Borrowing and Clock Gating.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2234828";0
journals/tcad/HulgaardA00;article;2017-05-20;"Symbolic timing analysis of asynchronous systems.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875262";0
journals/tcad/RaychowdhuryR06;article;2017-05-20;"Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853702";0
journals/tcad/WangWSW95;article;2017-05-20;"Optimal net assignment.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370420";0
journals/tcad/KenningsV06;article;2017-05-20;"Force-Directed Methods for Generic Placement.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862748";0
journals/tcad/ParkhurstO95;article;2017-05-20;"Determining the steady-state output of nonlinear oscillatory circuits using multiple shooting.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391735";0
journals/tcad/MukherjeeD12a;article;2017-05-20;"Computing Minimal Debugging Windows in Failure Traces of AMS Assertions.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2203599";0
journals/tcad/Zukowski86;article;2017-05-20;"Relaxing Bounds for Linear RC Mesh Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270200";0
journals/tcad/ChoC04;article;2017-05-20;"Synthesis of single/dual-rail mixed PTL/static logic for low-power applications.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822121";0
journals/tcad/LiangKWM12;article;2017-05-20;"ALMmap: Technology Mapping for FPGAs With Adaptive Logic Modules.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2187525";0
journals/tcad/AlpertDFQ02;article;2017-05-20;"Correction to "interconnect synthesis without wire tapering".";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.992775";0
journals/tcad/LeeLL12;article;2017-05-20;"Levelized High-Level Current Model of Logic Blocks for Dynamic Supply Noise Analysis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2182766";0
journals/tcad/StyblinskiO86;article;2017-05-20;"Algorithms and Software Tools for IC Yield Optimization Based on Fundamental Fabrication Parameters.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270179";0
journals/tcad/YoungTWTA91;article;2017-05-20;"Application of statistical design and response surface methods to computer-aided VLSI device design II. Desirability functions and Taguchi methods.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62796";0
journals/tcad/CaoC07;article;2017-05-20;"Mapping Statistical Process Variations Toward Circuit Performance Variability: An Analytical Modeling Approach.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895613";0
journals/tcad/LempelGB95;article;2017-05-20;"Test embedding with discrete logarithms.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384416";0
journals/tcad/KnechtelYL15;article;2017-05-20;"Planning Massive Interconnects in 3-D Chips.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432141";0
journals/tcad/ChoS95;article;2017-05-20;"Minimum area joining of compacted cells.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391739";0
journals/tcad/LeeW07;article;2017-05-20;"A Correlated Diffusion Noise Model for the Field-Effect Transistor.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895770";0
journals/tcad/ChenLC10;article;2017-06-08;"Predictive Formulae for OPC With Applications to Lithography-Friendly Routing.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2032359";0
journals/tcad/ContiHF91;article;2017-06-08;"Omega-an octree-based mixed element grid allocator for the simulation of complex 3-D device structures.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88919";0
journals/tcad/ChengCWM98;article;2017-05-20;"A hybrid methodology for switching activities estimation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703825";0
journals/tcad/LiuPF02;article;2017-05-20;"Retiming and clock scheduling for digital circuit optimization.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980258";0
journals/tcad/JeongN08;article;2017-05-20;"Technology Mapping and Cell Merger for Asynchronous Threshold Networks.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.911339";0
journals/tcad/Becker15;article;2017-05-20;"On the Pitfalls of Using Arbiter-PUFs as Building Blocks.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2427259";0
journals/tcad/LeeWSCP14;article;2017-05-20;"Optimizing the Power Delivery Network in a Smartphone Platform.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2282287";0
journals/tcad/GhoshJB00;article;2017-05-20;"A BIST scheme for RTL circuits based on symbolic testabilityanalysis.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822624";0
journals/tcad/SamalSKDL17;article;2017-07-26;"Full Chip Impact Study of Power Delivery Network Designs in Gate-Level Monolithic 3-D ICs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2616377";0
journals/tcad/RajaramLHMG06;article;2017-05-20;"Analytical bound for unwanted clock skew due to wire width variation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857398";0
journals/tcad/KundertCJLMS00;article;2017-05-20;"Design of mixed-signal systems-on-a-chip.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898832";0
journals/tcad/KastnerBS02;article;2017-05-20;"Pattern routing: use and theory for increasing predictability andavoiding coupling.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013891";0
journals/tcad/DrinicKMP06;article;2017-05-20;"Latency-Guided On-Chip Bus-Network Design.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882488";0
journals/tcad/YaoCCH94;article;2017-05-20;"A multi-probe approach for MCM substrate testing.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273744";0
journals/tcad/Saxena06;article;2017-05-20;"On controlling perturbation due to repeaters during quadratic placement.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858273";1
journals/tcad/RoyM07;article;2017-05-20;"Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888260";0
journals/tcad/MondalC06;article;2017-05-20;"Reasoning about timing behavior of digital circuits using symbolic event propagation and temporal logic.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859508";0
journals/tcad/KjeldsbergCA03;article;2017-05-20;"Data dependency size estimation for use in memory optimization.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814257";0
journals/tcad/KimK07;article;2017-05-20;"Integration of Code Scheduling, Memory Allocation, and Array Binding for Memory-Access Optimization.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882639";0
journals/tcad/ZhouWLL016;article;2017-05-20;"Functional Test Generation for Hard-to-Reach States Using Path Constraint Solving.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481863";0
journals/tcad/SelberherR84;article;2017-05-20;"Implications of Analytical Investigations About the Semiconductor Equations on Device Modeling Programs.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270057";0
journals/tcad/MuiBM05;article;2017-05-20;"Supply and power optimization in leakage-dominant technologies.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852039";0
journals/tcad/AlpertS03;article;2017-05-20;"Guest editorial.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809644";0
journals/tcad/GuptaKP07;article;2017-05-20;"Detailed Placement for Enhanced Control of Resist and Etch CDs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906998";0
journals/tcad/RimKN89;article;2017-05-20;"Exact algorithms for multilayer topological via minimization.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41502";0
journals/tcad/ReeseTTH05;article;2017-09-16;"Early evaluation for performance enhancement in phased logic.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844084";0
journals/tcad/SmyWD01;article;2017-05-20;"A 3D thermal simulation tool for integrated devices-Atar.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905679";0
journals/tcad/ChakradharAR93;article;2017-05-20;"A transitive closure algorithm for test generation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238038";0
journals/tcad/CervenkaWAGS06;article;2017-05-20;"Generation of Unstructured Meshes for Process and Device Simulation by Means of Partial Differential Equations.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.876514";0
journals/tcad/DamianiYM95;article;2017-05-20;"Optimization of combinational logic circuits based on compatible gates.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469659";0
journals/tcad/PomeranzR98b;article;2017-05-20;"Test sequences to achieve high defect coverage for synchronous sequential circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728921";0
journals/tcad/MehtaMTR09;article;2017-05-20;"Timing-Aware Multiple-Delay-Fault Diagnosis.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009164";0
journals/tcad/PomeranzRR93;article;2017-05-20;"COMPACTEST: a method to generate compact test sets for combinational circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238040";0
journals/tcad/DalpassoFOR93;article;2017-06-08;"Fault simulation of parametric bridging faults in CMOS IC's.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240087";0
journals/tcad/XiongZH07;article;2017-05-20;"Robust Extraction of Spatial Correlation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884403";0
journals/tcad/SwaminathanC04;article;2017-05-20;"Network flow techniques for dynamic voltage scaling in hard real-time systems.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833621";0
journals/tcad/RajaramanW95;article;2017-05-20;"Optimum clustering for delay minimization.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476579";0
journals/tcad/LiS06b;article;2017-05-20;"A Quasi-Newton Preconditioned Newton-Krylov Method for Robust and Efficient Time-Domain Simulation of Integrated Circuits With Strong Parasitic Couplings.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882483";0
journals/tcad/AgarwalSB06;article;2017-05-20;"Modeling and analysis of crosstalk noise in coupled RLC interconnects.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855961";0
journals/tcad/ArabiK97;article;2017-05-20;"Testing analog and mixed-signal integrated circuits using oscillation-test method.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644035";0
journals/tcad/CongL91;article;2017-05-20;"On the k-layer planar subset and topological via minimization problems.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85735";0
journals/tcad/KhooC95;article;2017-05-20;"An efficient multilayer MCM router based on four-via routing.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466343";0
journals/tcad/WangLC86;article;2017-05-20;"An Efficient and Reliable Approach for Semiconductor Device Parameter Extraction.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270184";0
journals/tcad/WangCZS0KG16;article;2017-05-20;"Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed-Signal Circuits by Reusing Early-Stage Data.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504329";0
journals/tcad/Ferguson90;article;2017-05-20;"Detection of multiple faults in MOS circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59077";0
journals/tcad/ShiY04;article;2017-05-20;"A divide-and-conquer algorithm for 3-D capacitance extraction.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831595";0
journals/tcad/CaldwellKM00;article;2017-05-20;"Optimal partitioners and end-case placers for standard-cell layout.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892854";0
journals/tcad/Pomeranz13b;article;2017-05-20;"Non-Test Cubes for Test Generation Targeting Hard-to-Detect Faults.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2275431";0
journals/tcad/ChandraC02a;article;2017-05-20;"Test data compression and decompression based on internal scanchains and Golomb coding.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004315";0
journals/tcad/KahngS08;article;2017-05-20;"CMP Fill Synthesis: A Survey of Recent Studies.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907061";0
journals/tcad/KapreD12;article;2017-06-08;"${\rm SPICE}^2$: Spatial Processors Interconnected for Concurrent Execution for Accelerating the SPICE Circuit Simulator Using an FPGA.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2173199";0
journals/tcad/Odanaka07;article;2017-05-20;"A High-Resolution Method for Quantum Confinement Transport Simulations in MOSFETs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882531";0
journals/tcad/ReingoldS84;article;2017-05-20;"A Hierarchy-Driven Amalgamation of Standard and Macro Cells.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270051";0
journals/tcad/PanL95;article;2017-05-20;"Area minimization for floorplans.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363119";0
journals/tcad/VariyamCC02;article;2017-05-20;"Prediction of analog performance parameters using fast transienttesting.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986428";0
journals/tcad/StornettaHH90;article;2017-05-20;"Scaling theory for fault stealing algorithms in large systolic arrays.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46804";0
journals/tcad/PomeranzR08a;article;2017-05-20;"Primary Input Vectors to Avoid in Random Test Sequences for Synchronous Sequential Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907229";0
journals/tcad/LengauerM93;article;2017-05-20;"Robust and accurate hierarchical floorplanning with integrated global wiring.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229754";0
journals/tcad/ChakrabortyLM06;article;2017-05-20;"Novel algorithms for placement of rectangular covers for mask inspection in advanced lithography and other VLSI design applications.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853710";0
journals/tcad/ChoLM12;article;2017-05-20;"ERSA: Error Resilient System Architecture for Probabilistic Applications.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2179038";0
journals/tcad/AineCK07;article;2017-05-20;"An Automated Meta-Level Control Framework for Optimizing the Quality-Time Tradeoff of VLSI Algorithms.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906456";0
journals/tcad/BraunsBSPA90;article;2017-05-20;"Table-based modeling of delta-sigma modulators using ZSIM.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46780";0
journals/tcad/YeFYCT16;article;2017-05-20;"On-Chip Droop-Induced Circuit Delay Prediction Based on Support-Vector Machines.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474392";0
journals/tcad/LukD91;article;2017-05-20;"Multistack optimization for data-path chip layout.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62797";0
journals/tcad/KunduZCT05;article;2017-05-20;"On modeling crosstalk faults.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852670";0
journals/tcad/Law95;article;2017-05-20;"Grid adaption near moving boundaries in two dimensions for IC process simulation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466338";0
journals/tcad/SilveiraWNV92;article;2017-06-08;"On exponential fitting for circuit simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127618";0
journals/tcad/XiangZCF08;article;2017-05-20;"A Reconfigurable Scan Architecture With Weighted Scan-Enable Signals for Deterministic BIST.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923260";0
journals/tcad/BhojJJ13;article;2017-05-20;"Efficient Methodologies for 3-D TCAD Modeling of Emerging Devices and Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2210421";0
journals/tcad/LingappanJ07;article;2017-05-20;"Efficient Design for Testability Solution Based on Unsatisfiability for Register-Transfer Level Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888268";0
journals/tcad/BrambillaD90;article;2017-05-20;"A circuit-level simulation model of PNPN devices.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62770";0
journals/tcad/LeeT07;article;2017-05-20;"LFSR-Reseeding Scheme Achieving Low-Power Dissipation During Test.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882509";0
journals/tcad/StrojwasD85;article;2017-05-20;"A Pattern Recognition Based Method for IC Failure Analysis.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270100";0
journals/tcad/WangGDK07;article;2017-09-14;"Ant Colony Optimizations for Resource- and Timing-Constrained Operation Scheduling.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885829";0
journals/tcad/HoskoteAFM97;article;2017-05-20;"Automatic verification of implementations of large circuits against HDL specifications.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594828";0
journals/tcad/JiangC08;article;2017-06-08;"An Optimal Network-Flow-Based Simultaneous Diode and Jumper Insertion Algorithm for Antenna Fixing.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923246";0
journals/tcad/LinGLW07;article;2017-06-14;"Performance Benefits of Monolithically Stacked 3-D FPGA.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.887920";0
journals/tcad/TuCJ06;article;2017-06-08;"RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.860956";0
journals/tcad/LeeKL09;article;2017-05-20;"Maximum-Utility Scheduling of Operation Modes With Probabilistic Task Execution Times Under Energy Constraints.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2026352";0
journals/tcad/MaQYZ11;article;2017-05-20;"MSV-Driven Floorplanning.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2131890";0
journals/tcad/GerstlauerHPSGT09;article;2017-05-20;"Electronic System-Level Synthesis Methodologies.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2026356";0
journals/tcad/HeJ07;article;2017-05-20;"Defect-Aware High-Level Synthesis Targeted at Reconfigurable Nanofabrics.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884401";0
journals/tcad/AzizBBS00;article;2017-05-20;"Sequential synthesis using S1S.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875301";0
journals/tcad/ChenW10;article;2017-05-20;"Fast Node Merging With Don't Cares Using Logic Implications.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2058510";0
journals/tcad/NiewczasW95;article;2017-05-20;"Modeling of VLSI RC parasitics based on the network reduction algorithm.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370431";0
journals/tcad/HanYMNAE09;article;2017-05-20;"Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2032361";0
journals/tcad/WuLK10;article;2017-06-08;"An Adaptive Flash Translation Layer for High-Performance Storage Systems.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048362";0
journals/tcad/Kozik13;article;2017-05-20;"Fully Dynamic Evaluation of Sequence Pair.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2244642";0
journals/tcad/NagaoSK98;article;2017-05-20;"A layout approach to monolithic microwave IC.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736566";0
journals/tcad/MarculescuL12;article;2017-06-08;"Guest Editorial Special Section on PAR-CAD: Parallel CAD Algorithms and CAD for Parallel Architectures/Systems.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2175038";0
journals/tcad/SchlagKC94;article;2017-05-20;"Routability-driven technology mapping for lookup table-based FPGA's.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273753";0
journals/tcad/AchyuthanE94;article;2017-05-20;"Mixed analog/digital hardware synthesis of artificial neural networks.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310897";0
journals/tcad/ZhangGH06;article;2017-05-20;"A Framework for Automatic Design Validation of RTL Circuits Using ATPG and Observability-Enhanced Tag Coverage.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.881333";0
journals/tcad/HuangC09;article;2017-05-20;"Minimum-Period Register Binding.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021009";0
journals/tcad/RubinsteinPH83;article;2017-05-20;"Signal Delay in RC Tree Networks.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270037";0
journals/tcad/Labun04;article;2017-05-20;"Rapid method to account for process variation in full-chip capacitance extraction.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828111";0
journals/tcad/Devadas93;article;2017-05-20;"Comparing two-level and ordered binary decision diagram representations of logic functions.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277617";0
journals/tcad/ChoiCK07;article;2017-05-20;"DC-DC Converter-Aware Power Management for Low-Power Embedded Systems.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.890837";0
journals/tcad/MitraK04;article;2017-05-20;"X-compact: an efficient response compaction technique.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823341";0
journals/tcad/YangC07;article;2017-05-20;"Silicon Debug for Timing Errors.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906479";0
journals/tcad/Nabavi-LishiR94;article;2017-05-20;"Inverter models of CMOS gates for supply current and delay evaluation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317470";0
journals/tcad/ZhaoU05;article;2017-05-20;"Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847893";0
journals/tcad/JasGNT03;article;2017-05-20;"An efficient test vector compression scheme using selective Huffman coding.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811452";0
journals/tcad/YuanLGQ11;article;2017-05-20;"TALk: A Temperature-Aware Leakage Minimization Technique for Real-Time Systems.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2160541";0
journals/tcad/LabunJ08;article;2017-05-20;"Rapid Detailed Temperature Estimation for Highly Coupled IC Interconnect.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003275";0
journals/tcad/HafedOR01;article;2017-05-20;"Delay and current estimation in a CMOS inverter with an RC load.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905677";0
journals/tcad/TamhankarMSPABM07;article;2017-05-20;"Timing-Error-Tolerant Network-on-Chip Design Methodology.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891371";0
journals/tcad/SchlagYHW85;article;2017-05-20;"A Method for Improving Cascode-Switch Macro Wirability.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270108";0
journals/tcad/KunduLG10;article;2017-05-20;"Translation Validation of High-Level Synthesis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042889";0
journals/tcad/ChungKY14;article;2017-06-08;"3-D Probe: Low-Cost Variation Modeling Using Intertest-Item Correlations.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2361629";0
journals/tcad/SalimMN95;article;2017-05-20;"Modeling of magnetic field sensitivity of bipolar magnetotransistors using HSPICE.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372373";0
journals/tcad/AbbaspourFP07;article;2017-05-20;"Parameterized Non-Gaussian Variational Gate Timing Analysis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.893552";0
journals/tcad/ChoiM06;article;2017-05-20;"Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855963";0
journals/tcad/ChouM10a;article;2017-09-16;"Designing Heterogeneous Embedded Network-on-Chip Platforms With Users in Mind.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049045";0
journals/tcad/Jaeger86;article;2017-05-20;"Computer-Aided Design of One-Dimensional MOSFET Impurity Profiles.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270187";0
journals/tcad/Shieh85;article;2017-05-20;"On the Solution of Coupled System of PDE by a Multigrid Method.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270152";0
journals/tcad/NikitinPC13;article;2017-06-14;"Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2272539";0
journals/tcad/WangHZ08;article;2017-06-08;"Self-Adaptive Data Caches for Soft-Error Reliability.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925789";0
journals/tcad/ChenJ97;article;2017-05-20;"Diagnostic fault simulation for synchronous sequential circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594835";0
journals/tcad/ChenCPC08;article;2017-06-08;"Metal-Density-Driven Placement for CMP Variation and Routability.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006148";0
journals/tcad/ChakrabartyFZ10;article;2017-05-20;"Design Tools for Digital Microfluidic Biochips: Toward Functional Diversification and More Than Moore.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049153";0
journals/tcad/KungKM15;article;2017-05-20;"On the Impact of Energy-Accuracy Tradeoff in a Digital Cellular Neural Network for Image Processing.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2406853";0
journals/tcad/StrehlT00;article;2017-05-20;"Interval diagrams for efficient symbolic verification of processnetworks.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856979";0
journals/tcad/SaabHK01;article;2017-05-20;"Closing the gap between analog and digital testing.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908473";0
journals/tcad/HaznedarGZKOP06;article;2017-05-20;"Impact of stress-induced backflow on full-chip electromigration risk assessment.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855941";0
journals/tcad/LeeS90;article;2017-05-20;"Design for test using partial parallel scan.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46787";0
journals/tcad/LauxG85;article;2017-05-20;"A General Control-Volume Formulation for Modeling Impact Ionization in Semiconductor Transport.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270151";0
journals/tcad/LigthartS91;article;2017-05-20;"A fault model for PLAs.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68414";0
journals/tcad/ChangCWM97;article;2017-05-20;"Postlayout logic restructuring using alternative wires.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640617";0
journals/tcad/GuoRP03a;article;2017-05-20;"PROPTEST: a property-based test generator for synchronous sequential circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814953";0
journals/tcad/LiH96;article;2017-05-20;"Computer-aided redesign of VLSI circuits for hot-carrier reliability.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506133";0
journals/tcad/GoodbyO99;article;2017-05-20;"Redundancy and testability in digital filter datapaths.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759079";0
journals/tcad/ChanSK02;article;2017-05-20;"Static noise analysis for digital integrated circuits in partially depleted silicon-on-insulator technology.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800461";0
journals/tcad/ChangLCLSY14;article;2017-05-20;"CASA: Contention-Aware Scratchpad Memory Allocation for Online Hybrid On-Chip Memory Management.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363385";0
journals/tcad/HwangBC88;article;2017-05-20;"Fast functional simulation: an incremental approach.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3947";0
journals/tcad/HoenigschmidMPRS97;article;2017-05-20;"Optimization of advanced MOS technologies for narrow distribution of circuit performance.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573834";0
journals/tcad/WuWWJTZHJHLHY11;article;2017-05-20;"Using Launch-on-Capture for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2092510";0
journals/tcad/HortensiusMPMC89;article;2017-06-30;"Cellular automata-based pseudorandom number generators for built-in self-test.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31545";0
journals/tcad/PotkonjakSC96;article;2017-05-20;"Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486662";0
journals/tcad/Kwok89;article;2017-05-20;"Threshold voltage for GaAs MESFET with a recoil-implanted channel profile.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31540";0
journals/tcad/WongS87;article;2017-05-20;"Improved Simulation of p- and n-channel MOSFET's Using an Enhanced SPICE MOS3 Model.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270306";0
journals/tcad/WangP95;article;2017-05-20;"High-level DSP synthesis using concurrent transformations, scheduling, and allocation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365120";0
journals/tcad/IngelssonAKRH09;article;2017-05-20;"Process Variation-Aware Test for Resistive Bridges.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021728";0
journals/tcad/MitraRBCB14;article;2017-05-20;"On-Chip Sample Preparation for Multiple Targets Using Digital Microfluidics.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2323200";0
journals/tcad/KujiTN86;article;2017-05-20;"FINDER: A CAD System-Based Electron Beam Tester for Fault Diagnosis of VLSI Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270201";0
journals/tcad/CongX00;article;2017-05-20;"Performance-driven technology mapping for heterogeneous FPGAs.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892851";0
journals/tcad/LuK06;article;2017-05-20;"Performance analysis of latency-insensitive systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854636";0
journals/tcad/ChangF10;article;2017-06-14;"On "A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters".";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043585";0
journals/tcad/Pomeranz16a;article;2017-05-20;"Static Test Compaction for Functional Test Sequences With Restoration of Functional Switching Activity.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512931";0
journals/tcad/AgostaBPS15;article;2017-06-08;"The MEET Approach: Securing Cryptographic Embedded Software Against Side Channel Attacks.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2430320";0
journals/tcad/Sytrzycki89;article;2017-05-20;"Modeling of gate oxide shorts in MOS transistors.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21839";0
journals/tcad/HouHS99;article;2017-05-20;"Non-Hanan routing.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752927";0
journals/tcad/Rollins91;article;2017-05-20;"Numerical simulator for superconducting integrated circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68411";0
journals/tcad/PanthSSDL17;article;2017-09-21;"Tier Degradation of Monolithic 3-D ICs: A Power Performance Study at Different Technology Nodes.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2681064";0
journals/tcad/Abou-AllamM97;article;2017-05-20;"A small-signal MOSFET model for radio frequency IC applications.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631207";0
journals/tcad/ZhangCF02;article;2017-05-20;"Design of reconfigurable composite microsystems based on hardware/software codesign principles.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800455";0
journals/tcad/ShyuLLHC16;article;2017-05-20;"An Efficient and Effective Methodology to Control Turn-On Sequence of Power Switches for Power Gating Designs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523916";0
journals/tcad/ChaoLS97;article;2017-05-20;"Rotation scheduling: a loop pipelining algorithm.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594829";0
journals/tcad/PotkonjakDR95a;article;2017-05-20;"Behavioral synthesis of area-efficient testable designs using interaction between hardware sharing and partial scan.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406715";0
journals/tcad/FischerD04;article;2017-05-20;"Multigranular parallel algorithms for solving linear equations in VLSI circuit simulation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826549";0
journals/tcad/DimopoulosL03;article;2017-05-20;"Accelerating the compaction of test sequences in sequential circuits through problem size reduction.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818118";0
journals/tcad/VenkataramaniBCG06;article;2017-05-20;"Hardware compilation of application-specific memory-access interconnect.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870411";0
journals/tcad/ErweT91;article;2017-05-20;"Efficient simulation of MOS circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75638";0
journals/tcad/GildenblatH91;article;2017-05-20;"N-channel MOSFET model for the 60-300-K temperature range.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75634";0
journals/tcad/MurthyB01;article;2017-06-08;"Shared buffer implementations of signal processing systems usinglifetime analysis techniques.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908427";0
journals/tcad/CabodiC97;article;2017-05-20;"Symbolic FSM traversals based on the transition relation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631208";0
journals/tcad/KarfaSM10;article;2017-05-20;"Verification of Datapath and Controller Generation Phase in High-Level Synthesis of Digital Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035542";0
journals/tcad/ChenL98;article;2017-05-20;"On crossing minimization problem.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703928";0
journals/tcad/DuIN87;article;2017-05-20;"Single-Row Routing with Crossover Bound.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270263";0
journals/tcad/KahngMS08;article;2017-05-20;"Defocus-Aware Leakage Estimation and Control.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.913387";0
journals/tcad/TodorovMRS14;article;2017-09-16;"Deterministic Synthesis of Hybrid Application-Specific Network-on-Chip Topologies.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2331556";0
journals/tcad/ViraraghavanAV10;article;2017-05-20;"Voltage and Temperature Aware Statistical Leakage Analysis Framework Using Artificial Neural Networks.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049059";0
journals/tcad/WolfeV03;article;2017-05-20;"Extraction and use of neural network models in automated synthesis of operational amplifiers.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806600";0
journals/tcad/ChouM10;article;2017-09-16;"Run-Time Task Allocation Considering User Behavior in Embedded Multiprocessor Networks-on-Chip.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034348";0
journals/tcad/WangSHGS15;article;2017-07-28;"Scalable Verification of a Generic End-Around-Carry Adder for Floating-Point Units by Coq.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363391";0
journals/tcad/LiuL14;article;2017-05-20;"Optimizing the Antenna Area and Separators in Layer Assignment of Multilayer Global Routing.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2293053";0
journals/tcad/KimK92;article;2017-05-20;"Circuit placement on arbitrarily shaped regions using the self-organization principle.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144848";0
journals/tcad/ChungA12a;article;2017-06-08;"On Computing Criticality in Refactored Timing Graphs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2213819";0
journals/tcad/Vannelli91;article;2017-05-20;"An adaptation of the interior point method for solving the global routing problem.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68406";0
journals/tcad/LinLH97;article;2017-05-20;"Net assignment for the FPGA-based logic emulation system in the folded-Clos network structure.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594837";0
journals/tcad/PuriG93a;article;2017-05-20;"Microword length minimization in microprogrammed controller synthesis.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256919";1
journals/tcad/PomeranzR94a;article;2017-05-20;"SPADES-ACE: a simulator for path delay faults in sequential circuits with extensions to arbitrary clocking schemes.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259948";0
journals/tcad/LiouTL90;article;2017-05-20;"Minimum rectangular partition problem for simple rectilinear polygons.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55205";0
journals/tcad/HachtelJ88;article;2017-05-20;"Verification algorithms for VLSI synthesis.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3200";0
journals/tcad/0001MTA16;article;2017-06-08;"Workload Change Point Detection for Runtime Thermal Management of Embedded Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504875";0
journals/tcad/LiuCJHZDH09;article;2017-05-20;"Substrate Topological Routing for High-Density Packages.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009154";0
journals/tcad/MalavasiP95;article;2017-05-20;"Optimum CMOS stack generation with analog constraints.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363120";0
journals/tcad/KunzP94;article;2017-05-20;"Recursive learning: a new implication technique for efficient solutions to CAD problems-test, verification, and optimization.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310903";0
journals/tcad/AcharNZ98;article;2017-05-20;"Full-wave analysis of high-speed interconnects using complex frequency hopping.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728920";0
journals/tcad/GuoCCF16;article;2017-05-20;"Accelerating Architectural Simulation Via Statistical Techniques: A Survey.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481796";0
journals/tcad/LiW99;article;2017-05-20;"Hardware/software co-synthesis with memory hierarchies.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790618";0
journals/tcad/AokiMSS87;article;2017-05-20;"A New Design-Centering Methodology for VLSI Device Development.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270292";0
journals/tcad/KerenLS11;article;2017-05-20;"Determining the Number of Paths in Decision Diagrams by Using Autocorrelation Coefficients.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2069290";0
journals/tcad/ChakrabortyR15;article;2017-06-14;"Guest Editorial Special Section on Automotive Embedded Systems and Software.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488378";0
journals/tcad/BecerBAPOZH04;article;2017-05-20;"Postroute gate sizing for crosstalk noise reduction.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836736";0
journals/tcad/LeeTY17;article;2017-09-21;"Enhancing Test Compression With Dependency Analysis for Multiple Expansion Ratios.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2681063";0
journals/tcad/KimLM12;article;2017-05-20;"SimPL: An Effective Placement Algorithm.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170567";0
journals/tcad/LowL97;article;2017-05-20;"On the reconfiguration of degradable VLSI/WSI arrays.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662684";0
journals/tcad/KulkarniSB08;article;2017-05-20;"Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915529";0
journals/tcad/WuLCYLH15;article;2017-05-20;"A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2379630";0
journals/tcad/JangP10;article;2017-05-20;"An SDRAM-Aware Router for Networks-on-Chip.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061251";0
journals/tcad/ZhengMWLY06;article;2017-06-14;"Verification of timed circuits with failure-directed abstractions.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854638";0
journals/tcad/SingheeR10;article;2017-05-20;"Why Quasi-Monte Carlo is Better Than Monte Carlo or Latin Hypercube Sampling for Statistical Circuit Analysis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2062750";0
journals/tcad/SilgadoOF96a;article;2017-06-08;"Circuit performance modeling by means of fuzzy logic.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543771";0
journals/tcad/HuM05a;article;2017-05-20;"Multilevel fixed-point-addition-based VLSI placement.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850802";0
journals/tcad/MazumderY93a;article;2017-05-20;"Restructuring of square processor arrays by built-in self-repair circuit.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240073";0
journals/tcad/NaborsW91;article;2017-05-20;"FastCap: a multipole accelerated 3-D capacitance extraction program.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97624";0
journals/tcad/KudvaSD03;article;2017-05-20;"Measurements for structural logic synthesis optimizations.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811456";0
journals/tcad/BrennerSV08;article;2017-05-20;"BonnPlace: Placement of Leading-Edge Chips by Advanced Combinatorial Algorithms.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927674";0
journals/tcad/Pomeranz12;article;2017-05-20;"Multipattern Scan-Based Test Sets With Small Numbers of Primary Input Sequences.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170070";0
journals/tcad/ConnCHMVW98;article;2017-06-08;"JiffyTune: circuit optimization using time-domain sensitivities.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736569";0
journals/tcad/KaoP95;article;2017-05-20;"Cross point assignment with global rerouting for general-architecture designs.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365124";0
journals/tcad/KermaniMA15;article;2017-05-20;"Reliable Radix-4 Complex Division for Fault-Sensitive Applications.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394389";0
journals/tcad/AminCI05;article;2017-05-20;"Realizable reduction of interconnect circuits including self and mutual inductances.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.840545";0
journals/tcad/ZhaoGJ17;article;2017-07-26;"Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2578882";0
journals/tcad/HeC91;article;2017-05-20;"A generalized Scharfetter-Gummel method to eliminate crosswind effects [semiconduction device modeling].";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103508";0
journals/tcad/WolfMND88;article;2017-05-20;"Algorithms for optimizing, two-dimensional symbolic layout compaction.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3180";0
journals/tcad/NoccoQ10;article;2017-05-20;"A Novel SAT-Based Approach to the Task Graph Cost-Optimal Scheduling Problem.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061631";0
journals/tcad/RoyAPM06;article;2017-05-20;"Min-cut floorplacement.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855969";0
journals/tcad/YehLH13;article;2017-05-20;"An Ultrasynchronization Checking Method With Trace-Driven Simulation for Fast and Accurate MPSoC Virtual Platform Simulation.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2241177";0
journals/tcad/Bohm10;article;2017-05-20;"Incremental and Verified Modeling of the PCI Express Protocol.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2054990";0
journals/tcad/GoedersW17;article;2017-07-27;"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2565204";0
journals/tcad/JinYZCG16;article;2017-05-20;"Efficient Board-Level Functional Fault Diagnosis With Missing Syndromes.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481859";0
journals/tcad/KahngS98;article;2017-05-20;"Guest Editorial.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1998.673627";0
journals/tcad/MishchenkoCB07;article;2017-05-20;"Improvements to Technology Mapping for LUT-Based FPGAs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.887925";0
journals/tcad/QianLD10;article;2017-05-20;"Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043572";0
journals/tcad/Chakravarty89;article;2017-05-20;"On the complexity of computing tests for CMOS gates.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35549";0
journals/tcad/GhoshDJ00;article;2017-05-20;"A fast and low-cost testing technique for core-based system-chips.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856974";0
journals/tcad/AmyMMR13;article;2017-05-20;"A Meet-in-the-Middle Algorithm for Fast Synthesis of Depth-Optimal Quantum Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2244643";0
journals/tcad/RankW90;article;2017-05-20;"A simulation system for diffusive oxidation of silicon: a two-dimensional finite element approach.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55174";0
journals/tcad/RuanVBO91;article;2017-05-20;"Analog functional simulator for multilevel systems.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79494";0
journals/tcad/MaXTY11;article;2017-05-20;"Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2064490";0
journals/tcad/ChengDK93;article;2017-05-20;"Delay-fault test generation and synthesis for testability under a standard scan design methodology.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238614";0
journals/tcad/VermaWM06;article;2017-05-20;"Cache-Aware Scratchpad-Allocation Algorithms for Energy-Constrained Embedded Systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859523";0
journals/tcad/KobayashiM97;article;2017-05-20;"Delay abstraction in combinational logic circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662683";0
journals/tcad/PhillipsS05;article;2017-06-08;"Poor man's TBR: a simple model reduction scheme.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839472";0
journals/tcad/FunabikiT93;article;2017-05-20;"A neural network approach to topological via-minimization problems.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229751";0
journals/tcad/MeinelST00;article;2017-05-20;"Linear sifting of decision diagrams and its application insynthesis.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845077";0
journals/tcad/RuanSLT01;article;2017-05-20;"A bipartition-codec architecture to reduce power in pipelinedcircuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908477";0
journals/tcad/ShinK07;article;2017-05-20;"Optimizing Intratask Voltage Scheduling Using Profile and Data-Flow Information.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883928";0
journals/tcad/GoossensBYD94;article;2017-05-20;"An automatic biasing scheme for tracing arbitrarily shaped I-V curves.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265673";1
journals/tcad/LuZCCCWSHLTC15;article;2017-05-20;"ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2391263";0
journals/tcad/TakahashiIY94;article;2017-05-20;"Fault simulation for multiple faults by Boolean function manipulation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275363";0
journals/tcad/Asano88;article;2017-05-20;"Generalized Manhattan path algorithm with applications.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3950";0
journals/tcad/CongH99;article;2017-05-20;"Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752925";0
journals/tcad/Roussel-RagotD90;article;2017-05-20;"A problem independent parallel implementation of simulated annealing: models and experiments.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57790";0
journals/tcad/AndersonN06;article;2017-05-20;"Active leakage power optimization for FPGAs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853692";0
journals/tcad/BiesenT88;article;2017-05-20;"Comparison of methods to calculate capacitances and cutoff frequencies from DC and AC simulations on bipolar devices.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3216";0
journals/tcad/HassounA03;article;2017-05-20;"Optimal path routing in single- and multiple-clock domain systems.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818378";0
journals/tcad/ChienCHLW15;article;2017-05-20;"On Refining Row-Based Detailed Placement for Triple Patterning Lithography.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2408253";0
journals/tcad/BasuDBDCMFA06;article;2017-05-20;"Design-Intent Coverage - A New Paradigm for Formal Property Verification.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859490";0
journals/tcad/HocevarCY88;article;2017-05-20;"Parametric yield optimization for MOS circuit blocks.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3204";0
journals/tcad/XiongW13;article;2017-05-20;"Verifying RLC Power Grids With Transient Current Constraints.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2248032";0
journals/tcad/RaychowdhuryMR04;article;2017-05-20;"A circuit-compatible model of ballistic carbon nanotube field-effect transistors.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835135";0
journals/tcad/ZhangFCKR15;article;2017-06-08;"Optimizating Emerging Nonvolatile Memories for Dual-Mode Applications: Data Storage and Key Generator.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2427251";0
journals/tcad/BankCFGRS85;article;2017-05-20;"Transient Simulation of Silicon Devices and Circuits.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270142";0
journals/tcad/WatanabeEM83;article;2017-05-20;"A New Automatic Logic Interconnection Verification System for VLSI Design.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270023";0
journals/tcad/SoyataFM97;article;2017-05-20;"Incorporating interconnect, register, and clock distribution delays into the retiming process.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559335";0
journals/tcad/BowerSW91;article;2017-05-20;"A framework for industrial layout generators.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79497";0
journals/tcad/YehCL95a;article;2017-05-20;"Circuit clustering using a stochastic flow injection method.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370429";0
journals/tcad/PangRZ10;article;2017-05-20;"Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049154";0
journals/tcad/Bryant87a;article;2017-05-20;"Boolean Analysis of MOS Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270310";0
journals/tcad/BalsamoWDABAMB16;article;2017-09-16;"Hibernus++: A Self-Calibrating and Adaptive System for Transiently-Powered Embedded Devices.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2547919";0
journals/tcad/ChabiniCAS03;article;2017-05-20;"Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807894";0
journals/tcad/LiLAS93;article;2017-05-20;"On the circuit implementation problem.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238607";0
journals/tcad/PanH93;article;2017-05-20;"PYFS-a statistical optimization method for integrated circuit yield enhancement.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205009";0
journals/tcad/LiC09;article;2017-05-20;"Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009157";0
journals/tcad/MaR07;article;2017-05-20;"Interval-Valued Reduced-Order Statistical Interconnect Modeling.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895577";0
journals/tcad/PlasDLLVGSVL01;article;2017-05-20;"AMGIE-A synthesis environment for CMOS analog integrated circuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945301";0
journals/tcad/ThanvantriS95;article;2017-05-20;"Folding a stack of equal width components.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387739";0
journals/tcad/OstermanP90;article;2017-06-08;"Placement for reliability and routability of convectively cooled PWBs.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55206";0
journals/tcad/Ruiz-SautuaMM07;article;2017-05-20;"Exploiting Bit-Level Delay Calculations to Soften Read-After-Write Dependences in Behavioral Synthesis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895570";0
journals/tcad/BondD07;article;2017-05-20;"A Piecewise-Linear Moment-Matching Approach to Parameterized Model-Order Reduction for Highly Nonlinear Systems.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907258";0
journals/tcad/ZhongKA11;article;2017-05-20;"A Fast and Accurate Process Variation-Aware Modeling Technique for Resistive Bridge Defects.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2162065";0
journals/tcad/Li06;article;2017-05-20;"Statistical Sampling-Based Parametric Analysis of Power Grids.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882582";0
journals/tcad/TsaiH92;article;2017-05-20;"STAR: An automatic data path allocator.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159991";0
journals/tcad/TulunayB08;article;2017-05-20;"A Synthesis Tool for CMOS RF Low-Noise Amplifiers.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917579";0
journals/tcad/WalkerD86;article;2017-05-20;"VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270225";0
journals/tcad/RaviGBJ01;article;2017-05-20;"Fault-diagnosis-based technique for establishing RTL and gate-levelcorrespondences.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969435";0
journals/tcad/YuDV87;article;2017-05-20;"An Extension to Newton's Method in Device Simulators--On An Efficient Algorithm to Evaluate Small-Signal Parameters and to Predict Initial Guess.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270244";0
journals/tcad/HernandezA15;article;2017-06-08;"Timely Error Detection for Effective Recovery in Light-Lockstep Automotive Systems.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2434958";0
journals/tcad/YaoYW14;article;2017-05-20;"Importance Boundary Sampling for SRAM Yield Analysis With Multiple Failure Regions.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2292504";0
journals/tcad/HuangL01;article;2017-05-20;"Reduction of power consumption in scan-based circuits during testapplication by an input control technique.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.931040";1
journals/tcad/RimJ94;article;2017-05-20;"Lower-bound performance estimation for the high-level synthesis scheduling problem.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275355";0
journals/tcad/JainKSC08;article;2017-05-20;"Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907270";0
journals/tcad/SilvaPS10a;article;2017-06-08;"Efficient Simulation of Power Grids.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061512";0
journals/tcad/SilveiraP06;article;2017-06-08;"Resampling Plans for Sample Point Selection in Multipoint Model-Order Reduction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882477";0
journals/tcad/Carson93;article;2017-05-20;"On O(p";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240077";0
journals/tcad/GoossensRVM90;article;2017-05-20;"An efficient microcode compiler for application specific DSP processors.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59069";0
journals/tcad/LiuCMC09;article;2017-05-20;"Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013541";0
journals/tcad/JonesB94;article;2017-05-20;"A cache-based method for accelerating switch-level simulation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259944";0
journals/tcad/WintersteinFYC17;article;2017-07-26;"Custom Multicache Architectures for Heap Manipulating Programs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2608861";0
journals/tcad/SharifiB16;article;2017-05-20;"A Multiloop and Full Amplitude Hysteresis Model for Molecular Electronics.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2409254";0
journals/tcad/RoyLSUP16;article;2017-05-20;"OSFA: A New Paradigm of Aging Aware Gate-Sizing for Power/Performance Optimizations Under Multiple Operating Conditions.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523439";0
journals/tcad/HwangHW98;article;2017-05-20;"Sequential circuit fault simulation using logic emulation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.712103";0
journals/tcad/Mak02;article;2017-05-20;"Min-cut partitioning with functional replication fortechnology-mapped circuits using minimum area overhead.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992773";0
journals/tcad/CongM97;article;2017-05-20;"Performance-driven routing with multiple sources.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602477";0
journals/tcad/ZengZZZLL17;article;2017-07-26;"C-YES: An Efficient Parametric Yield Estimation Approach for Analog and Mixed-Signal Circuits Based on Multicorner-Multiperformance Correlations.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2613927";0
journals/tcad/ChanK90;article;2017-05-20;"Computing signal delay in general RC networks by tree/link partitioning.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57781";0
journals/tcad/RajaramHM06;article;2017-05-20;"Reducing clock skew variability via crosslinks.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855928";0
journals/tcad/LamLL94;article;2017-05-20;"Optimization of state encoding in distributed circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277631";0
journals/tcad/KolarikMLC95;article;2017-05-20;"Analog checkers with absolute and relative tolerances.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384424";0
journals/tcad/CongRS06;article;2017-05-20;"Fast floorplanning by look-ahead enabled recursive bipartitioning.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859519";0
journals/tcad/SouMD08;article;2017-05-20;"A Quasi-Convex Optimization Approach to Parameterized Model Order Reduction.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915544";0
journals/tcad/NatarajanCBSCSTB12;article;2017-05-20;"Low Cost EVM Testing of Wireless RF SoC Front-Ends Using Multitones.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2187652";0
journals/tcad/LvKE13;article;2017-05-20;"Efficient Grbner Basis Reductions for Formal Verification of Galois Field Arithmetic Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2259540";0
journals/tcad/ShenDG95;article;2017-05-20;"Probabilistic manipulation of Boolean functions using free Boolean diagrams.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363122";0
journals/tcad/SchneiderKHWW17;article;2017-07-26;"GPU-Accelerated Simulation of Small Delay Faults.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2598560";0
journals/tcad/TakahashiBST02;article;2017-05-20;"On diagnosing multiple stuck-at faults using multiple and singlefault simulation in combinational circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.986429";0
journals/tcad/Hambrusch85;article;2017-05-20;"Channel Routing Algorithms for Overlap Models.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270095";0
journals/tcad/LeoneGB94;article;2017-06-14;"Hydrodynamic simulation of semiconductor devices operating at low temperature.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329268";0
journals/tcad/Nguyen94;article;2017-05-20;"Recursive convolution and discrete time domain simulation of lossy coupled transmission lines.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317472";0
journals/tcad/HamadaCC96;article;2017-05-20;"A wire length estimation technique utilizing neighborhood density equations.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511571";0
journals/tcad/HwangOI90;article;2017-05-20;"Exploiting communication complexity for multilevel logic synthesis.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62729";0
journals/tcad/Gu11;article;2017-05-20;"QLMOR: A Projection-Based Nonlinear Model Order Reduction Approach Using Quadratic-Linear Representation of Nonlinear Systems.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2142184";0
journals/tcad/CernyHR92;article;2017-05-20;"Accuracy of magnitude-class calculations in switch-level modeling.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125092";0
journals/tcad/HarknessL92;article;2017-05-20;"Interval methods for modeling uncertainty in RC timing analysis.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177402";0
journals/tcad/Charbon00;article;2017-05-20;"Guest Editorial.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2000.848084";0
journals/tcad/SadovnikovR93;article;2017-05-20;"Quasi-three-dimensional modeling of bipolar transistor characteristics.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248085";0
journals/tcad/CongW99;article;2017-05-20;"Optimal FPGA mapping and retiming with efficient initial state computation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806805";0
journals/tcad/HanSJ10;article;2017-05-20;"Making Deduction More Effective in SAT Solvers.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049135";0
journals/tcad/LeungL95;article;2017-05-20;"On the realizability and synthesis of delay-insensitive behaviors.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391731";0
journals/tcad/SinghC92;article;2017-05-20;"From logic to symbolic layout for gate matrix.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124400";0
journals/tcad/HorakNCV11;article;2017-05-20;"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2114970";0
journals/tcad/GuanT04;article;2017-05-20;"Pseudorandom number generation with self-programmable cellular automata.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829808";0
journals/tcad/PanN08;article;2017-05-20;"Guest Editorial.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2008917";0
journals/tcad/MohammadiGM16;article;2017-05-20;"Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2547908";0
journals/tcad/ChangCJLW01;article;2017-05-20;"Charge-sharing alleviation and detection for CMOS domino circuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908469";0
journals/tcad/AhnC13;article;2017-05-20;"Isomorphism-Aware Identification of Custom Instructions With I/O Serialization.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2214033";0
journals/tcad/ZhuGBS16;article;2017-06-14;"Multiconstraint Static Scheduling of Synchronous Dataflow Graphs Via Retiming and Unfolding.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2495167";0
journals/tcad/ChenLW10;article;2017-05-20;"Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035587";0
journals/tcad/VanoostendeSM91;article;2017-05-20;"DARSI: RC data reduction [VLSI simulation].";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75632";0
journals/tcad/LiuKLC13;article;2017-05-20;"NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing With Bounded-Length Maze Routing.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2235124";0
journals/tcad/DasSP09;article;2017-05-20;"Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2016122";0
journals/tcad/Yan99a;article;2017-05-20;"An efficient cut-based algorithm on minimizing the number of L-shaped channels for safe routing ordering.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790629";1
journals/tcad/Li10a;article;2017-05-20;"Finding Deterministic Solution From Underdetermined Equation: Large-Scale Performance Variability Modeling of Analog/RF Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061292";0
journals/tcad/SomashekarT17;article;2017-07-26;"Diagnosis of Performance Limiting Segments in Integrated Circuits Using Path Delay Measurements.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2571849";0
journals/tcad/WangLKM12;article;2017-05-20;"ISPD11: Power-Driven Flip-Flop Merging and Relocation.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2177460";0
journals/tcad/RenPAVN07;article;2017-05-20;"Diffusion-Based Placement Migration With Application on Legalization.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907005";0
journals/tcad/KnockaertD06;article;2017-05-20;"Orthonormal bandlimited Kautz sequences for global system modeling from piecewise rational models.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855888";0
journals/tcad/GuP95;article;2017-05-20;"Asynchronous circuit synthesis with Boolean satisfiability.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402496";0
journals/tcad/BonapaceL92;article;2017-05-20;"An O(n log m) algorithm for VLSI design rule checking.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137520";0
journals/tcad/Mukhopadhyay09;article;2017-05-20;"A Generic Data-Driven Nonparametric Framework for Variability Analysis of Integrated Circuits in Nanometer Technologies.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017429";0
journals/tcad/BanerjeeDWSC15;article;2017-05-20;"Real-Time Use-Aware Adaptive RF Transceiver Systems for Energy Efficiency Under BER Constraints.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419617";0
journals/tcad/GoughJWH91;article;2017-05-20;"An integrated device design environment for semiconductors.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137509";0
journals/tcad/RavaioliLOF85;article;2017-05-20;"Advantages of Collocation Methods Over Finite Differences in One-Dimensional Monte Carlo Simulations of Submicron Devices.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270155";0
journals/tcad/ShenJ00;article;2017-05-20;"Functional area lower bound and upper bound on multicomponentselection for interval scheduling.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851990";0
journals/tcad/TsaiG91;article;2017-05-20;"Small-signal analysis of MESFET including the energy conservation equation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103502";0
journals/tcad/PaikHKS12;article;2017-05-20;"Clock Gating Synthesis of Pulsed-Latch Circuits.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2185235";0
journals/tcad/RabaeyPB85;article;2017-05-20;"An Integrated Automated Layout Generation System for DSP Circuits.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270124";0
journals/tcad/WangHCPW12a;article;2017-05-20;"Corrigendum to "A Realistic Early-Stage Power Grid Verification Algorithm Based on Hierarchical Constraints".";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2186340";0
journals/tcad/LinH06;article;2017-05-20;"Dual-Vdd Interconnect With Chip-Level Time Slack Allocation for FPGA Power Reduction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870858";0
journals/tcad/AngioliniBC05;article;2017-05-20;"An efficient profile-based algorithm for scratchpad memory partitioning.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852299";0
journals/tcad/StoffelWWK04;article;2017-05-20;"Structural FSM traversal.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826552";0
journals/tcad/McFarland93;article;2017-05-20;"Formal verification of sequential hardware: a tutorial.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277609";0
journals/tcad/KahngR06;article;2017-05-20;"New and improved BIST diagnosis methods from combinatorial Group testing theory.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854635";0
journals/tcad/LiS15;article;2017-09-28;"Statistical Timing Analysis and Criticality Computation for Circuits With Post-Silicon Clock Tuning Elements.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432143";0
journals/tcad/ChakrabartyH97;article;2017-05-20;"On the quality of accumulator-based compaction of test responses.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644618";0
journals/tcad/LeeHR92;article;2017-05-20;"Pole and zero sensitivity calculation in asymptotic waveform evaluation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127620";0
journals/tcad/Pomeranz07;article;2017-05-20;"Invariant States and Redundant Logic in Synchronous Sequential Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885832";0
journals/tcad/LinHHLC08;article;2017-06-08;"Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006095";0
journals/tcad/SamalPSSDL16;article;2017-05-20;"Adaptive Regression-Based Thermal Modeling and Optimization for Monolithic 3-D ICs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523983";0
journals/tcad/ChuangSH95;article;2017-05-20;"Timing and area optimization for standard-cell VLSI circuit design.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365122";0
journals/tcad/SuR14;article;2017-05-20;"An Integrated Framework Toward Defect-Tolerant Logic Implementation Onto Nanocrossbars.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2282755";0
journals/tcad/GhoshF01;article;2017-05-20;"Automatic test pattern generation for functional register-transferlevel circuits using assignment decision diagrams.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913758";0
journals/tcad/MeyassedKA99;article;2017-05-20;"Resolving unknown inputs in mixed-level simulation with sequential elements.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775634";0
journals/tcad/WuGLHC01;article;2017-05-20;"Application of BEM to high-voltage junction termination.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.952738";0
journals/tcad/SinghLS08;article;2017-05-20;"A Geometric Programming-Based Worst Case Gate Sizing Method Incorporating Spatial Correlation.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.913391";0
journals/tcad/DumlugolMSS83;article;2017-05-20;"Local Relaxation Algorithms for Event-Driven Simulation of MOS Networks Including Assignable Delay Modeling.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270036";0
journals/tcad/Kahrs92;article;2017-05-20;"Silicon compilation of very high level language.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170987";0
journals/tcad/MoniwaMIS87;article;2017-05-20;"A Three-Dimensional Photoresist Imaging Process Simulator for Strong Standing-Wave Effect Environment.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270289";0
journals/tcad/OzdalW09;article;2017-05-20;"Archer: A History-Based Global Routing Algorithm.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013991";0
journals/tcad/WedlerSBK07;article;2017-05-20;"A Normalization Method for Arithmetic Data-Path Verification.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906458";0
journals/tcad/ShepardNR99;article;2017-05-20;"Harmony: static noise analysis of deep submicron digital integrated circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775633";0
journals/tcad/BeckS98;article;2017-06-08;"Automatic configuration of embedded multicomputer systems.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681259";0
journals/tcad/LiuM06;article;2017-05-20;"Semi-Individual Wire-Length Prediction With Application to Logic Synthesis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859487";0
journals/tcad/PakLP14;article;2017-05-20;"Electromigration Study for Multiscale Power/Ground Vias in TSV-Based 3-D ICs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2360456";0
journals/tcad/HosangadiFK06;article;2017-05-20;"Optimizing Polynomial Expressions by Algebraic Factorization and Common Subexpression Elimination.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.875712";0
journals/tcad/ToubaM99;article;2017-05-20;"RP-SYN: synthesis of random pattern testable circuits with test point insertion.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775638";0
journals/tcad/HoblerS89;article;2017-06-08;"Monte Carlo simulation of ion implantation into two- and three-dimensional structures.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24873";0
journals/tcad/ChaoH94;article;2017-05-20;"Rectilinear Steiner tree construction by local and global refinement.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265672";0
journals/tcad/XuKEB13;article;2017-05-20;"Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2248194";0
journals/tcad/DekkerBT90;article;2017-05-20;"A realistic fault model and test algorithms for static random access memories.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55188";0
journals/tcad/ChengHD99;article;2017-05-20;"Fault emulation: A new methodology for fault grading.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790625";0
journals/tcad/TazawaOMN97;article;2017-05-20;"A high-speed 2-D topography simulator based on a pixel model.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602475";0
journals/tcad/ImanP96;article;2017-05-20;"An approach for multilevel logic optimization targeting low power.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511569";0
journals/tcad/KamVBS97;article;2017-06-08;"Implicit computation of compatible sets for state minimization of ISFSMs.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644029";0
journals/tcad/ShihLK93;article;2017-05-20;"ILLIADS: a fast timing and reliability simulator for digital MOS circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240086";0
journals/tcad/GivargisV02;article;2017-05-20;"Platune: a tuning framework for system-on-a-chip platforms.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804107";0
journals/tcad/MishchenkoZSBBC06;article;2017-05-20;"Using simulation and satisfiability to compute flexibilities in Boolean networks.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.860955";0
journals/tcad/AhnKPK16;article;2017-05-20;"Design Methodology for Synthesizing Resonant Clock Networks in the Presence of Dynamic Voltage/Frequency Scaling.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2543022";0
journals/tcad/HuM07;article;2017-05-20;"Guest Editorial.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.892957";0
journals/tcad/NarasimhamNRD94;article;2017-05-20;"Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298034";0
journals/tcad/Maxwell95;article;2017-05-20;"Reductions in quality caused by uneven fault coverage of different areas of an integrated circuit.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384423";0
journals/tcad/YanW12;article;2017-05-20;"Correctly Model the Diagonal Capacity in Escape Routing.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2169258";0
journals/tcad/CelikP99;article;2017-05-20;"Metrics and bounds for phase delay and signal attenuation in RC(L)clock trees.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748159";0
journals/tcad/LuzKK06;article;2017-05-20;"Reducing memory energy consumption of embedded applications that process dynamically allocated data.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859521";0
journals/tcad/JaffariA11;article;2017-05-20;"On Efficient LHS-Based Yield Analysis of Analog Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2070930";0
journals/tcad/DivekarD84;article;2017-05-20;"A Depletion-Mode MOSFET Model for Circuit Simulation.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270060";0
journals/tcad/RajskiT91;article;2017-05-20;"On the diagnostic properties of linear feedback shift registers.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88927";0
journals/tcad/KangKYK10;article;2017-05-20;"Temperature-Aware Integrated DVFS and Power Gating for Executing Tasks With Runtime Distribution.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2059290";0
journals/tcad/TahooriM05;article;2017-05-20;"Application-independent testing of FPGA interconnects.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852452";0
journals/tcad/ChakradharR97;article;2017-05-20;"Bottleneck removal algorithm for dynamic compaction in sequential circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662677";0
journals/tcad/AlpertHSS06;article;2017-05-20;"Accurate estimation of global buffer delay within a floorplan.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855889";0
journals/tcad/KlingB91;article;2017-05-20;"Empirical and theoretical studies of the simulated evolution method applied to standard cell placement.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88926";0
journals/tcad/KahngKRS13;article;2017-05-20;"Many-Core Token-Based Adaptive Power Gating.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2257923";0
journals/tcad/PanthSDL15;article;2017-05-20;"Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387827";0
journals/tcad/ChenLW06;article;2017-05-20;"I/O Clustering in Design Cost and Performance Optimization for Flip-Chip Design.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873900";0
journals/tcad/LiSPXLL17;article;2017-07-26;"Workload-Aware Elastic Striping With Hot Data Identification for SSD RAID Arrays.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2604292";0
journals/tcad/BogdanM11;article;2017-09-16;"Non-Stationary Traffic Analysis and Its Implications on Multicore Platform Design.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2111270";0
journals/tcad/YehKJ01;article;2017-05-20;"Converter-free multiple-voltage scaling techniques for low-powerCMOS digital design.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905685";0
journals/tcad/Cortadella13;article;2017-06-14;"Area-Optimal Transistor Folding for 1-D Gridded Cell Design.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2269680";0
journals/tcad/YangCKT16;article;2017-05-20;"Graceful Space Degradation: An Uneven Space Management for Flash Storage Devices.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512902";0
journals/tcad/DoboliV03;article;2017-05-20;"Behavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818302";0
journals/tcad/Maurer97;article;2017-05-20;"The inversion algorithm for digital simulation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644038";0
journals/tcad/WangG02a;article;2017-05-20;"An automatic test pattern generator for minimizing switching activity during scan testing activity.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/FawazN17;article;2017-07-26;"Fast Vectorless RLC Grid Verification.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2589899";0
journals/tcad/SchollMMD99;article;2017-06-14;"BDD minimization using symmetries.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743706";0
journals/tcad/CortadellaKKLPY99;article;2017-06-14;"Decomposition and technology mapping of speed-independent circuits using Boolean relations.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784116";0
journals/tcad/TangN92;article;2017-05-20;"Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation technique.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124421";0
journals/tcad/HorowitzD83;article;2017-05-20;"Resistance Extraction from Mask Layout Data.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270032";0
journals/tcad/SpringerT94;article;2017-05-20;"Exploiting the special structure of conflict and compatibility graphs in high-level synthesis.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293941";0
journals/tcad/HsinCLW14;article;2017-05-20;"Ant Colony Optimization-Based Fault-Aware Routing in Mesh-Based Network-on-Chip Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2347922";0
journals/tcad/RobachLG89;article;2017-05-20;"Knowledge-based functional specification of test and maintenance programs.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41500";0
journals/tcad/RajaramP11;article;2017-05-20;"Robust Chip-Level Clock Tree Synthesis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2106852";0
journals/tcad/LuoZFJ04;article;2017-05-20;"Register binding-based RTL power management for control-flow intensive designs.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831597";1
journals/tcad/AbramoVSHR93;article;2017-05-20;"A numerical method to compute isotropic band models from anisotropic semiconductor band structures.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240080";0
journals/tcad/TangLP15;article;2017-05-20;"An Offline Method for Designing Adaptive Routing Based on Pressure Model.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2379649";0
journals/tcad/DoenhardtL87;article;2017-05-20;"Algorithmic Aspects of One-Dimensional Layout Compaction.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270329";0
journals/tcad/StyblinskiH93;article;2017-05-20;"Drift reliability optimization in IC design: generalized formulation and practical examples.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238616";0
journals/tcad/Dervisoglu90;article;2017-05-20;"Application of scan hardware and software for debug and diagnostics in a workstation environment.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55191";0
journals/tcad/SafarpourV09;article;2017-05-20;"Automated Design Debugging With Abstraction and Refinement.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030593";0
journals/tcad/ChangBM07;article;2017-05-20;"Simulation-Based Bug Trace Minimization With BMC-Based Refinement.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882511";0
journals/tcad/SapatnekarVK94;article;2017-05-20;"Convexity-based algorithms for design centering.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331410";0
journals/tcad/ZhangLLXLWY16;article;2017-05-20;"Solar Power Prediction Assisted Intra-task Scheduling for Nonvolatile Sensor Nodes.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2527710";0
journals/tcad/LoweG98;article;2017-05-20;"A joint gate sizing and buffer insertion method for optimizing delay and power in CMOS and BiCMOS combinational logic.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703932";0
journals/tcad/ChoiKH05;article;2017-05-20;"Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837721";0
journals/tcad/Voyiatzis14;article;2017-05-20;"Aliasing Reduction in Accumulator-Based Response Verification.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2351582";0
journals/tcad/YuanQ05;article;2017-05-20;"Analysis of energy reduction on dynamic voltage scaling-enabled systems.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852658";0
journals/tcad/FirouziKT13;article;2017-05-20;"Power-Aware Minimum NBTI Vector Selection Using a Linear Programming Approach.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2211103";0
journals/tcad/CongL04a;article;2017-05-20;"Retiming-based timing analysis with an application to mincut-based global placement.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837718";0
journals/tcad/NamSR02;article;2017-05-20;"A new FPGA detailed routing approach via search-based Booleansatisfiability.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004311";0
journals/tcad/AgrawalD90;article;2017-05-20;"A hardware logic simulation system.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45853";0
journals/tcad/GordonBM92;article;2017-05-20;"Time-domain simulation of multiconductor transmission lines with frequency-dependent losses.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177401";0
journals/tcad/CongD94;article;2017-05-20;"FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273754";0
journals/tcad/DabholkarCPR98;article;2017-05-20;"Techniques for minimizing power dissipation in scan and combinational circuits during test application.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736572";0
journals/tcad/LeeS14;article;2017-05-20;"Adaptive Paired Page Prebackup Scheme for MLC NAND Flash Memory.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2309857";0
journals/tcad/KirovskiP03;article;2017-05-20;"Local watermarks: methodology and application to behavioral synthesis.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816208";0
journals/tcad/ChatterjeeA87;article;2017-05-20;"On the C-Testability of Generalized Counters.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270317";0
journals/tcad/AluruLD96;article;2017-05-20;"Simulation of the hydrodynamic device model on distributed memory parallel computers.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536710";0
journals/tcad/RosingerAC06;article;2017-05-20;"Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873898";0
journals/tcad/MahmoodGCCD14;article;2017-06-08;"Efficient Localization Methods for Passivity Enforcement of Linear Dynamical Models.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2329418";0
journals/tcad/IsmailF02;article;2017-05-20;"DTT: direct truncation of the transfer function - an alternative tomoment matching for tree structured interconnect.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980254";0
journals/tcad/KeutzerNRS00;article;2017-05-20;"System-level design: orthogonalization of concerns andplatform-based design.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898830";0
journals/tcad/StratigopoulosMB09;article;2017-05-20;"Evaluation of Analog/RF Test Measurements at the Design Stage.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2016136";0
journals/tcad/WalkerKSS93;article;2017-05-20;"The CDB/HCDB semiconductor wafer representation server.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205008";0
journals/tcad/Pomeranz17b;article;2017-07-26;"Identifying Biases of a Defect Diagnosis Procedure.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2618859";0
journals/tcad/LatifB82;article;2017-05-20;"Network Analysis Approach to Multidimensional Modeling of Transistors Including Thermal Effects.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269999";0
journals/tcad/SabryCARB11;article;2017-05-20;"Energy-Efficient Multiobjective Thermal Control for Liquid-Cooled 3-D Stacked Architectures.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2164540";0
journals/tcad/ChakrabartyH96;article;2017-05-20;"Test response compaction using multiplexed parity trees.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543772";0
journals/tcad/HarafujiMNKY93;article;2017-05-20;"A novel hierarchical approach for proximity effect correction in electron beam lithography.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256925";0
journals/tcad/ChernMAY89;article;2017-05-20;"SIERRA: a 3-D device simulator for reliability modeling.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24880";0
journals/tcad/ChongP09;article;2017-05-20;"Custom Floating-Point Unit Generation for Embedded Systems.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013999";0
journals/tcad/WangWSTGAPDT15;article;2017-05-20;"Aging Adaption in Integrated Circuits Using a Novel Built-In Sensor.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2366876";0
journals/tcad/CorazaoKGPR96;article;2017-05-20;"Performance optimization using template mapping for datapath-intensive high-level synthesis.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511568";0
journals/tcad/AlpertK95;article;2017-05-20;"Multiway partitioning via geometric embeddings, orderings, and dynamic programming.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469661";0
journals/tcad/Pomeranz11;article;2017-05-20;"Generation of Multi-Cycle Broadside Tests.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2138470";0
journals/tcad/HoCFC10;article;2017-06-08;"ECO Timing Optimization Using Spare Cells and Technology Remapping.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043573";0
journals/tcad/DuanM06;article;2017-05-20;"Frequency-Domain Simulation of Ring Oscillators With a Multiple-Probe Method.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882586";0
journals/tcad/YeagerD85;article;2017-05-20;"An Approach to Solving Multiparticle Diffusion Exhibiting Nonlinear Stiff Coupling.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270139";0
journals/tcad/JarndalEK16;article;2017-06-08;"A Reliable Model Parameter Extraction Method Applied to AlGaN/GaN HEMTs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2460461";0
journals/tcad/TaouilMHM15;article;2017-05-20;"Post-Bond Interconnect Test and Diagnosis for 3-D Memory Stacked on Logic.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432142";0
journals/tcad/LinMLC98;article;2017-05-20;"Cost-free scan: a low-overhead scan path design.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720320";0
journals/tcad/PomeranzZ01;article;2017-05-20;"Testing of scan circuits containing nonisolated random-logic legacycores.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936379";0
journals/tcad/BeneventiBVB16;article;2017-06-08;"Thermal Analysis and Interpolation Techniques for a Logic + WideIO Stacked DRAM Test Chip.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474382";0
journals/tcad/ChenKMJX13;article;2017-05-20;"Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2261120";0
journals/tcad/ChangLW01;article;2017-06-08;"Matching-based algorithm for FPGA channel segmentation design.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924831";0
journals/tcad/LeeSC12;article;2017-05-20;"Efficient Wakeup Scheduling Considering Both Resource Usage and Timing Budget for Power Gating Designs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2187205";0
journals/tcad/FavalliOR92;article;2017-06-08;"A probabilistic fault model for 'analog' faults in digital CMOS circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";None;0
journals/tcad/ManiDOZ07;article;2017-05-20;"A Statistical Algorithm for Power- and Timing-Limited Parametric Yield Optimization of Large Integrated Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895797";0
journals/tcad/GuWDZ07;article;2017-05-20;"Unified Incremental Physical-Level and High-Level Synthesis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895780";0
journals/tcad/AbadirFK88;article;2017-05-20;"Logic design verification via test generation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3141";0
journals/tcad/ZaksYSICGGA08;article;2017-05-20;"Bitwidth Reduction via Symbolic Interval Analysis for Software Model Checking.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925777";0
journals/tcad/EscovarOS05;article;2017-05-20;"An improved long distance treatment for mutual inductance.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846361";0
journals/tcad/SuCLTWH15;article;2017-05-20;"A Novel Fast Layout Encoding Method for Exact Multilayer Pattern Matching With Prfer Encoding.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2364973";0
journals/tcad/KohSG90;article;2017-05-20;"OPASYN: a compiler for CMOS operational amplifiers.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46777";0
journals/tcad/WongL94;article;2017-05-20;"JFET circuit simulation using SPICE implemented with an improved model.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273745";0
journals/tcad/ChengTW02;article;2017-05-20;"Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804101";0
journals/tcad/OuyangTTGD02;article;2017-06-08;"Multilevel cooperative search for the circuit/hypergraphpartitioning problem.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004312";0
journals/tcad/TranTB10;article;2017-05-20;"A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048594";0
journals/tcad/LeeWLG94;article;2017-05-20;"A transformation-based method for loop folding.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275354";0
journals/tcad/Patil98;article;2017-05-20;"New discretization scheme for two-dimensional semiconductor device simulation on triangular grid.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736188";0
journals/tcad/OzdalW06a;article;2017-05-20;"Algorithms for simultaneous escape routing and Layer assignment of dense PCBs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857376";0
journals/tcad/KarriWMK02;article;2017-05-20;"Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804378";0
journals/tcad/SheuHK88;article;2017-05-20;"An MOS transistor charge model for VLSI design.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3186";0
journals/tcad/ChangJC00;article;2017-05-20;"TAIR: testability analysis by implication reasoning.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822627";0
journals/tcad/GalaRWVU95;article;2017-05-20;"Built-in self test for C-testable ILA's.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469664";0
journals/tcad/AhmedTRB07;article;2017-05-20;"Local At-Speed Scan Enable Generation for Transition Fault Testing Using Low-Cost Testers.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884405";0
journals/tcad/CuiCTA11;article;2017-06-14;"A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2098131";0
journals/tcad/WangCNWXV11;article;2017-06-08;"Variation-Aware Task and Communication Mapping for MPSoC Architecture.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2077830";0
journals/tcad/WaliPC86;article;2017-05-20;"Compact Modified Nodal Approach for Switched-Capacitor Network Analysis.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270214";0
journals/tcad/BhardwajVB05;article;2017-05-20;"Probability distribution of signal arrival times using Bayesian networks.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852436";0
journals/tcad/FongKYFSRR16;article;2017-06-08;"Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481793";0
journals/tcad/SikdarGC02;article;2017-05-20;"Design of hierarchical cellular automata for on-chip test pattern generator.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804380";0
journals/tcad/WolfJM08;article;2017-05-20;"Multiprocessor System-on-Chip (MPSoC) Technology.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923415";0
journals/tcad/KarnRKRSSP00;article;2017-05-20;"EDA challenges facing future microprocessor design.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898828";0
journals/tcad/TianTW02;article;2017-05-20;"Dummy-feature placement for chemical-mechanical polishinguniformity in a shallow-trench isolation process.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974138";0
journals/tcad/HsiaoCW10;article;2017-05-20;"Built-In Self-Repair Schemes for Flash Memories.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049051";0
journals/tcad/MeissnerH15;article;2017-05-20;"FEATS: Framework for Explorative Analog Topology Synthesis.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2376987";0
journals/tcad/PlasVGS02;article;2017-05-20;"A layout synthesis methodology for array-type analog blocks.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004309";0
journals/tcad/GangeHNS14;article;2017-06-08;"Four-Valued Reasoning and Cyclic Circuits.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2304176";0
journals/tcad/NoseS00;article;2017-05-20;"Analysis and future trend of short-circuit power.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863642";0
journals/tcad/Pomeranz11a;article;2017-05-20;"Scan Shift Power of Functional Broadside Tests.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2149890";0
journals/tcad/LinLL13;article;2017-05-20;"Leakage and Aging Optimization Using Transmission Gate-Based Technique.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2214478";0
journals/tcad/CongKM01;article;2017-05-20;"Interconnect layout optimization under higher order RLC model forMCM designs.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969438";0
journals/tcad/SavirP94;article;2017-05-20;"Broad-side delay test.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298042";0
journals/tcad/NelsonMY07;article;2017-06-14;"Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883912";0
journals/tcad/BanerjeeCB07;article;2017-05-20;"An Efficient Scan Tree Design for Compact Test Pattern Set.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895840";0
journals/tcad/LinCSBN15;article;2017-05-20;"POLAR: A High Performance Mixed-Size Wirelengh-Driven Placer With Density Constraints.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394383";0
journals/tcad/WuQP01;article;2017-05-20;"Estimation of peak power dissipation in VLSI circuits using thelimiting distributions of extreme order statistics.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936376";0
journals/tcad/RoyCPP14;article;2017-08-31;"Towards Optimal Performance-Area Trade-Off in Adders by Synthesis of Parallel Prefix Structures.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2341926";0
journals/tcad/LiangSRC16;article;2017-09-19;"An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501303";0
journals/tcad/PrasitjutrakulK92;article;2017-05-20;"A performance-driven global router for custom VLSI chip design.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149775";0
journals/tcad/MemikMNL08;article;2017-05-20;"Optimizing Thermal Sensor Allocation for Microprocessors.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915538";0
journals/tcad/YuXGL0AP15;article;2017-05-20;"Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2401571";0
journals/tcad/WimerPF87;article;2017-05-20;"Optimal Chaining of CMOS Transistors in a Functional Cell.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270322";0
journals/tcad/PajouhiVYRR15;article;2017-07-27;"Exploring Spin-Transfer-Torque Devices for Logic Applications.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2413852";0
journals/tcad/EoSES04;article;2017-05-20;"A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831571";0
journals/tcad/SudaKWHHG94;article;2017-05-20;"QFP wiring problem-introduction and analytical considerations.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273750";0
journals/tcad/ReeceR16;article;2017-07-27;"Detection of Hardware Trojans in Third-Party Intellectual Property Using Untrusted Modules.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459038";0
journals/tcad/CourbonFLT15;article;2017-07-27;"Combining Image Processing and Laser Fault Injections for Characterizing a Hardware AES.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2391773";0
journals/tcad/VenerisA02;article;2017-05-20;"Design rewiring using ATPG.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804388";0
journals/tcad/GongR16;article;2017-05-20;"TSV Extracted Equivalent Circuit Model and an On-Chip Test Solution.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474411";0
journals/tcad/TokudaOSOE83;article;2017-05-20;"Delay-Time Modeling for ED MOS Logic LSI.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270030";0
journals/tcad/AksoyCFM08;article;2017-06-08;"Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923242";0
journals/tcad/KhursheedIRAH08;article;2017-05-20;"Bridging Fault Test Method With Adaptive Power Management Awareness.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923247";0
journals/tcad/AdyaYMVPM04;article;2017-05-20;"Benchmarking for large-scale placement and beyond.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825852";0
journals/tcad/RamanujamSLP11;article;2017-06-08;"Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2110550";0
journals/tcad/KumashiroRS93;article;2017-05-20;"Asymptotic waveform evaluation for transient analysis of 3-D interconnect structures.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238035";0
journals/tcad/KimU00;article;2017-05-20;"A practical approach to the synthesis of arithmetic circuits usingcarry-save-adders.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845087";0
journals/tcad/LuTB14;article;2017-05-20;"Dynamic On-Chip Thermal Sensor Calibration Using Performance Counters.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2302384";0
journals/tcad/GreenF92;article;2017-05-20;"A pragmatic approach to integrated process/device/circuit simulation for IC technology development.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125098";0
journals/tcad/HuangJ02;article;2017-05-20;"A parallel built-in self-diagnostic method for embedded memoryarrays.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992768";0
journals/tcad/FlobergM97;article;2017-05-20;"Symbolic analysis of switched-capacitor networks using compacted nodal analysis in the s-domain.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662681";0
journals/tcad/YuhSYC09;article;2017-06-08;"A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2023196";0
journals/tcad/ChenS87;article;2017-05-20;"A Methodology for Optimal Test Structure Design for Statistical Process Characterization and Diagnosis.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270307";0
journals/tcad/BurchYCM93;article;2017-05-20;"A new matrix solution technique for general circuit simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205003";0
journals/tcad/MaslovDMN08;article;2017-05-20;"Quantum Circuit Simplification and Level Compaction.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.911334";0
journals/tcad/IyengarCM03;article;2017-05-20;"Efficient test access mechanism optimization for system-on-chip.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810737";0
journals/tcad/HuangHTC14;article;2017-05-20;"Parametric Fault Testing and Performance Characterization of Post-Bond Interposer Wires in 2.5-D ICs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2290589";0
journals/tcad/KarriKSMMSB15;article;2017-05-20;"Guest Editorial Special Section on Hardware Security and Trust.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432680";0
journals/tcad/DalM09;article;2017-06-14;"Power Optimization With Power Islands Synthesis.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2020717";0
journals/tcad/MajzoubSWW10;article;2017-05-20;"Energy Optimization for Many-Core Platforms: Communication and PVT Aware Voltage-Island Formation and Voltage Selection Algorithm.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043587";0
journals/tcad/EbeidFQ16;article;2017-08-31;"Erratum to "Model-Driven Design of Network Aspects of Distributed Embedded Systems".";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2537681";0
journals/tcad/ShinS02;article;2017-05-20;"Power distribution analysis of VLSI interconnects using model orderreduction.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004318";0
journals/tcad/PomeranzR06c;article;2017-05-20;"Using Dummy Bridging Faults to Define Reduced Sets of Target Faults.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.860951";0
journals/tcad/KongN06;article;2017-05-20;"Semihiding operators and active-edge specification.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858349";0
journals/tcad/ErbKRSWB15;article;2017-05-20;"Accurate QBF-Based Test Pattern Generation in Presence of Unknown Values.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2440315";0
journals/tcad/LeeWGB95;article;2017-05-20;"An integrated system for assigning signal flow directions to CMOS transistors.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476575";0
journals/tcad/CondratKB14;article;2017-05-20;"Crossing-Aware Channel Routing for Integrated Optics.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2317575";0
journals/tcad/Pomeranz14c;article;2017-05-20;"Simultaneous Generation of Functional and Low-Power Non-Functional Broadside Tests.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2314293";0
journals/tcad/GhoshDN91;article;2017-05-20;"Test generation and verification for highly sequential circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79502";0
journals/tcad/MaziaszH90;article;2017-05-20;"Layout optimization of static CMOS functional cells.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55210";0
journals/tcad/Eijk00;article;2017-05-20;"Sequential equivalence checking based on structural similarities.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851997";0
journals/tcad/PomeranzR03a;article;2017-05-20;"Theorems for identifying undetectable faults in partial-scan circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814957";0
journals/tcad/HasanuzzamanM96;article;2017-05-20;"Process compilation of thin film microdevices.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503943";0
journals/tcad/SalehW90;article;2017-05-20;"Accelerating relaxation algorithms for circuit simulation using waveform-Newton and step-size refinement.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59071";0
journals/tcad/ZhuPCRBK07;article;2017-05-20;"Two-Stage Newton-Raphson Method for Transistor-Level Simulation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884576";0
journals/tcad/TongYCD07;article;2017-05-20;"Wire Retiming Problem With Net Topology Optimization.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895583";0
journals/tcad/DasKKJZ10;article;2017-05-20;"Pessimism Reduction in Coupling-Aware Static Timing Analysis Using Timing and Logic Filtering.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035532";0
journals/tcad/Laux96;article;2017-05-20;"On particle-mesh coupling in Monte Carlo semiconductor device simulation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541446";0
journals/tcad/SmithVAV05;article;2017-05-20;"Fault diagnosis and logic debugging using Boolean satisfiability.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852031";0
journals/tcad/AledoPWDS17;article;2017-07-26;"Towards a Verification Flow Across Abstraction Levels Verifying Implementations Against Their Formal Specification.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2611494";0
journals/tcad/Maffezzoni10;article;2017-05-20;"Computing the Synchronization Regions of Injection-Locked Strongly Nonlinear Oscillators for Frequency Division Applications.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061450";0
journals/tcad/IvanovRRAB01;article;2017-05-20;"On the detectability of CMOS floating gate transistor faults.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905680";0
journals/tcad/BasakB16;article;2017-05-20;"P-Val: Antifuse-Based Package-Level Defense Against Counterfeit ICs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501311";0
journals/tcad/WuHM06;article;2017-05-20;"Antenna Avoidance in Layer Assignment.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870061";0
journals/tcad/KaoH94a;article;2017-05-20;"Timing analysis for piecewise linear Rsim.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331407";0
journals/tcad/Sangiovanni-Vincentelli07;article;2017-06-08;"Remembering Richard [Obituary, Richard A.Newton].";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.902701";0
journals/tcad/Chan91;article;2017-05-20;"Comments on 'Asymptotic waveform evaluation for timing analysis'.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85745";0
journals/tcad/ChoXPP08;article;2017-05-20;"Track Routing and Optimization for Yield.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917589";0
journals/tcad/LeeTW96;article;2017-05-20;"A timing analysis algorithm for circuits with level-sensitive latches.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506140";0
journals/tcad/HanTY17;article;2017-09-21;"Exploiting Unused Spare Columns and Replaced Columns to Enhance Memory ECC.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2682639";0
journals/tcad/ChinKTCK13;article;2017-05-20;"Escaped Boundary Pins Routing for High-Speed Boards.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2221714";0
journals/tcad/KagarisTB95;article;2017-05-20;"Pseudo-exhaustive built-in TPG for sequential circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406718";0
journals/tcad/GladigauHT12;article;2017-05-20;"Model-Based Virtual Prototype Acceleration.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2205148";0
journals/tcad/Orailoglu97;article;2017-05-20;"Microarchitectural synthesis for rapid BIST testing.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640616";0
journals/tcad/Posluszny86;article;2017-05-20;"SLS: An Advanced Symbolic Layout System for Bipolar and FET Design.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270216";0
journals/tcad/AlpertHK98;article;2017-05-20;"Multilevel circuit partitioning.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.712098";0
journals/tcad/HuK12;article;2017-05-20;"Guest Editorial Special Section on the 2011 International Symposium on Physical Design.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181741";0
journals/tcad/ConstantinKSCZ12;article;2017-05-20;"Formulations and a Computer-Aided Test Method for the Estimation of IMD Levels in an Envelope Feedback RFIC Power Amplifier.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2207954";0
journals/tcad/HarrisT02;article;2017-05-20;"Testing and diagnosis of interconnect faults in cluster-based FPGA architectures.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804108";0
journals/tcad/MalySD86;article;2017-05-20;"VLSI Yield Prediction and Estimation: A Unified Framework.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270182";0
journals/tcad/RoyCPP16;article;2017-05-20;"Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481794";0
journals/tcad/VecianaLHMS07;article;2017-05-20;"In Memoriam: Margarida F. Jacome.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.903725";0
journals/tcad/HsuCH14;article;2017-05-20;"Stacking Signal TSV for Thermal Dissipation in Global Routing for 3-D IC.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2307488";0
journals/tcad/PillaiJ05;article;2017-05-20;"Predicated switching - optimizing speculation on EPIC machines.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842804";0
journals/tcad/ChenM10;article;2017-05-20;"Functional Test Generation Using Efficient Property Clustering and Learning Techniques.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041846";0
journals/tcad/MandalSP08;article;2017-05-20;"ANN- and PSO-Based Synthesis of On-Chip Spiral Inductors for RF ICs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907284";0
journals/tcad/LandiCS88;article;2017-05-20;"Numerical simulation of the gas immersion laser doping (GILD) process in silicon.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3150";0
journals/tcad/SongYD14;article;2017-06-08;"Reachability-Based Robustness Verification and Optimization of SRAM Dynamic Stability Under Process Variations.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2304704";0
journals/tcad/RazdanS86;article;2017-05-20;"A Statistical Design Rule Developer.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270222";0
journals/tcad/DevadasMN88;article;2017-05-20;"On the verification of sequential machines at differing levels of abstraction.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3210";0
journals/tcad/LeeM96;article;2017-05-20;"Bit-parallel multidelay simulation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552088";0
journals/tcad/WuDLHCYW15;article;2017-05-20;"An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2422843";0
journals/tcad/LindermanRG89;article;2017-05-20;"Design and application of an optimizing XROM silicon compiler.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44507";0
journals/tcad/PomeranzR10d;article;2017-05-20;"On Undetectable Faults and Fault Diagnosis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2053476";0
journals/tcad/SchulzA89;article;2017-05-20;"Improved deterministic test pattern generation with applications to redundancy identification.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31539";0
journals/tcad/KimK03;article;2017-05-20;"A linear programming-based algorithm for floorplanning in VLSI design.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810748";0
journals/tcad/WisniewskiYFCMFN03;article;2017-05-20;"The physical design of on-chip interconnections.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807881";0
journals/tcad/ZhangC06;article;2017-05-20;"A unified approach for fault tolerance and dynamic power management in fixed-priority real-time embedded systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852657";0
journals/tcad/MaurineRAA02;article;2017-05-20;"Transition time modeling in deep submicron CMOS.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804088";0
journals/tcad/LiCWFH13;article;2017-06-14;"A Multilevel FFT Method for the 3-D Capacitance Extraction.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2224345";0
journals/tcad/WongKMP04;article;2017-05-20;"Probabilistic constructive optimization techniques.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828136";0
journals/tcad/BeltrameFS09;article;2017-06-08;"ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030268";0
journals/tcad/Ozdal09;article;2017-05-20;"Detailed-Routing Algorithms for Dense Pin Clusters in Integrated Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013274";0
journals/tcad/ChangC04;article;2017-05-20;"Self-referential verification for gate-level implementations of arithmetic circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829799";0
journals/tcad/DebackerHKLRW17;article;2017-09-16;"MILP-Based Optimization of 2-D Block Masks for Timing-Aware Dummy Segment Removal in Self-Aligned Multiple Patterning Layouts.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2685594";0
journals/tcad/MeleF11;article;2017-06-08;"A SAT Based Test Generation Method for Delay Fault Testing of Macro Based Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2093290";0
journals/tcad/FangHC09;article;2017-06-08;"An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009151";0
journals/tcad/DoucetSOG03;article;2017-05-20;"BALBOA: a component-based design environment for system models.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819385";0
journals/tcad/YuL11;article;2017-05-20;"Hierarchical Analog/Mixed-Signal Circuit Optimization Under Process Variations and Tuning.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2071250";0
journals/tcad/PomeranzR10c;article;2017-05-20;"Hazard-Based Detection Conditions for Improved Transition Path Delay Fault Coverage.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049462";0
journals/tcad/LinC04;article;2017-06-08;"TCG-S: orthogonal coupling of P/sup */-admissible representations for general floorplans.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828114";0
journals/tcad/DaniellD91;article;2017-05-20;"An object oriented approach to CAD tool control [VLSI].";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137499";1
journals/tcad/PanthSDL17;article;2017-10-11;"Shrunk-2-D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3-D ICs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2648839";0
journals/tcad/FaresK95;article;2017-05-20;"FPAD: a fuzzy nonlinear programming approach to analog circuit design.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391726";0
journals/tcad/LiuHS08;article;2017-05-20;"Buffering Interconnect for Multicore Processor Designs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006149";0
journals/tcad/BlumenrohrES99;article;2017-05-20;"On the efficiency of formal synthesis-experimental results.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.739056";0
journals/tcad/CoxR88;article;2017-05-20;"A method of fault analysis for test generation and fault diagnosis.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3952";0
journals/tcad/AgarwalASB06;article;2017-05-20;"Statistical interconnect metrics for physical-design optimization.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855954";0
journals/tcad/ChongS93a;article;2017-05-20;"Optimal realizations of floorplans [VLSI layout].";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229753";0
journals/tcad/KimKP06;article;2017-05-20;"Micropreemption synthesis: an enabling mechanism for multitask VLSI systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852668";0
journals/tcad/HanS87;article;2017-05-20;"Layering Algorithms For Single-Row Routing.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270251";0
journals/tcad/JenS98;article;2017-05-20;"A compact and unified MOS DC current model with highly continuous conductances for low-voltage ICs.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681266";0
journals/tcad/YangCCP04;article;2017-05-20;"A high-efficiency strongly self-checking asynchronous datapath.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835129";0
journals/tcad/RayCN02;article;2017-05-20;"Efficient synthesis of OTA network for linear analog functions.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998624";0
journals/tcad/EggersglussD11;article;2017-06-14;"Efficient Data Structures and Methodologies for SAT-Based ATPG Providing High Fault Coverage in Industrial Application.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2152450";0
journals/tcad/DevadasK91;article;2017-05-20;"A unified approach to the synthesis of fully testable sequential machines.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62790";0
journals/tcad/KondratyevKY98;article;2017-06-14;"Hazard-free implementation of speed-independent circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720313";0
journals/tcad/DuHLN91;article;2017-05-20;"MUSE: a multilevel symbolic encoding algorithm for state assignment.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62789";0
journals/tcad/YoungCLW01;article;2017-05-20;"Handling soft modules in general nonslicing floorplan usingLagrangian relaxation.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920707";0
journals/tcad/MarculescuMP99;article;2017-09-16;"Sequence compaction for power estimation: theory and practice.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771179";0
journals/tcad/AcarO08;article;2017-05-20;"Defect-Oriented Testing of RF Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917578";0
journals/tcad/BelkhaleB91;article;2017-05-20;"Parallel algorithms for VLSI circuit extraction.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79498";0
journals/tcad/ChaoLM97;article;2017-05-20;"Optimal testing of VLSI analog circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559332";0
journals/tcad/KhandelwalS08;article;2017-05-20;"Variability-Driven Formulation for Simultaneous Gate Sizing and Postsilicon Tunability Allocation.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917960";0
journals/tcad/InohiraSNTI85;article;2017-05-20;"A Statistical Model Including Parameter Matching for Analog Integrated Circuits Simulation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270162";0
journals/tcad/CabodiNQ09;article;2017-05-20;"Strengthening Model Checking Techniques With Inductive Invariants.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009147";0
journals/tcad/AhrensGK0P0T15;article;2017-05-20;"Detailed Routing Algorithms for Advanced Technology Nodes.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2385755";0
journals/tcad/EstreichD82;article;2017-05-20;"Modeling Latch-Up in CMOS Integrated Circuits.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270006";0
journals/tcad/RoseSV88;article;2017-05-20;"Parallel standard cell placement algorithms with quality equivalent to simulated annealing.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3172";0
journals/tcad/MaciiPS97;article;2017-05-20;"Formal verification of digital systems by automatic reduction of data paths.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662676";0
journals/tcad/SeidlS85;article;2017-05-20;"Numerical Conformal Mapping for Treatment of Geometry Problems in Process Simulation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270138";0
journals/tcad/QianNS05a;article;2017-05-20;"Power grid analysis using random walks.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850863";0
journals/tcad/NajemBAST17;article;2017-07-26;"A Design-Time Method for Building Cost-Effective Run-Time Power Monitoring.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2614347";0
journals/tcad/VidigalD82;article;2017-05-20;"A Design Centering Algorithm for Nonconvex Regions of Acceptability.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269992";0
journals/tcad/LinM86;article;2017-05-20;"A Hierarchical Timing Simulation Model.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270186";0
journals/tcad/TohNS94;article;2017-05-20;"Algorithms for simulation of three-dimensional etching.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277635";0
journals/tcad/WindhPGPB17;article;2017-07-27;"Performance Improvements and Congestion Reduction for Routing-Based Synthesis for Digital Microfluidic Biochips.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2557726";0
journals/tcad/MukherjeeCR00;article;2017-05-20;"Efficient handling of operating range and manufacturing linevariations in analog cell synthesis.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856971";0
journals/tcad/WettinKMYPGH14;article;2017-06-14;"Design Space Exploration for Wireless NoCs Incorporating Irregular Network Routing.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2351577";0
journals/tcad/CarterHW88;article;2017-05-20;"TRIM: testability range by ignoring the memory.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3128";0
journals/tcad/LinG15;article;2017-05-20;"Formulation of the Obreshkov-Based Transient Circuit Simulator in the Presence of Nonlinear Memory Elements.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2364974";0
journals/tcad/FeldmannF95;article;2017-05-20;"Efficient linear circuit analysis by Pade approximation via the Lanczos process.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384428";0
journals/tcad/VasudevanE10;article;2017-05-20;"Buffer Sharing in Rendezvous Programs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2052840";0
journals/tcad/HojatK88;article;2017-05-20;"On the simplification of a placement problem.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3951";0
journals/tcad/NguyenTWBSK08;article;2017-05-20;"Unbounded Protocol Compliance Verification Using Interval Property Checking With Invariants.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006092";0
journals/tcad/Marek-Sadowska84;article;2017-05-20;"An Unconstrained Topological Via Minimization Problem for Two-Layer Routing.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270074";0
journals/tcad/ChenSMV10;article;2017-06-08;"Automated Design Debugging With Maximum Satisfiability.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061270";0
journals/tcad/JungS15;article;2017-08-31;"Garbage Collection for Low Performance Variation in NAND Flash Storage Systems.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2369501";0
journals/tcad/ThornbergPHOKOC07;article;2017-05-20;"Bit-Width Constrained Memory Hierarchy Optimization for Real-Time Video Systems.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884569";0
journals/tcad/RaghunathanAM95;article;2017-05-20;"Test generation for cyclic combinational circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469666";0
journals/tcad/LinN90;article;2017-05-20;"A circuit disassembly technique for synthesizing symbolic layouts from mask descriptions.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59072";0
journals/tcad/ChenHTHH13;article;2017-05-20;"A Reliability-Oriented Placement Algorithm for Reconfigurable Digital Microfluidic Biochips Using 3-D Deferred Decision Making Technique.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2249558";0
journals/tcad/HrkicL03;article;2017-05-20;"Buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost, congestion, and blockages.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809648";0
journals/tcad/WangDWCL14;article;2017-06-14;"Mixed-Crossing-Avoided Escape Routing of Mixed-Pattern Signals on Staggered-Pin-Array PCBs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2301676";0
journals/tcad/ParikhLSW93;article;2017-05-20;"HS: a hierarchical search package for CAD data.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184838";0
journals/tcad/ZhongMAM99;article;2017-05-20;"Using configurable computing to accelerate Boolean satisfiability.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766733";0
journals/tcad/TangLL98;article;2017-05-20;"A graph representation for programmable logic arrays to facilitate testing and logic design.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728922";0
journals/tcad/MartinR93;article;2017-05-20;"Delay prediction from resistance-capacitance models of general MOS circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238036";0
journals/tcad/HsiaoD16;article;2017-05-20;"CAPLET: A Highly Parallelized Field Solver for Capacitance Extraction Using Instantiable Basis Functions.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474380";0
journals/tcad/BecerBPH03;article;2017-05-20;"Early probabilistic noise estimation for capacitively coupled interconnects.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807892";0
journals/tcad/KallaC02;article;2017-05-20;"A comprehensive approach to the partial scan problem using implicitstate enumeration.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013894";0
journals/tcad/GuoL08;article;2017-05-20;"A Compact RF CMOS Modeling for Accurate High-Frequency Noise Simulation in Sub-100-nm MOSFETs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927736";0
journals/tcad/LiuPP06;article;2017-05-20;"Practical repeater insertion for low power: what repeater library do we need?";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.855968";0
journals/tcad/GengLLCGS15;article;2017-05-20;"Selective Body Biasing for Post-Silicon Tuning of Sub-Threshold Designs: An Adaptive Filtering Approach.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2401552";0
journals/tcad/PanCCCLL15;article;2017-06-08;"A Fast Prototyping Framework for Analog Layout Migration With Planar Preservation.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2418312";0
journals/tcad/MarpleSH90;article;2017-05-20;"Tailor: a layout system based on trapezoidal corner stitching.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45858";0
journals/tcad/ChangC99;article;2017-05-20;"An efficient approach to multilayer layer assignment with anapplication to via minimization.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759077";0
journals/tcad/BermanKVWZ00;article;2017-06-08;"Optimal phase conflict removal for layout of dark field alternatingphase shifting masks.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828546";0
journals/tcad/BurglerCF91;article;2017-05-20;"An adaptive grid refinement strategy for the drift-diffusion equations.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88921";0
journals/tcad/MengBM89;article;2017-05-20;"Automatic synthesis of asynchronous circuits from high-level specifications.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41504";0
journals/tcad/KarmarkarT14;article;2017-05-20;"On-Chip Codeword Generation to Cope With Crosstalk.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2284017";0
journals/tcad/Mijalkovic96;article;2017-05-20;"Exponentially fitted discretization schemes for diffusion process simulation on coarse grids.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506136";0
journals/tcad/MazzoneR84;article;2017-05-20;"Three-Dimensional Monte Carlo Simulations--Part I: Implanted Profiles for Dopants in Submicron Device.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270058";0
journals/tcad/Pomeranz14b;article;2017-05-20;"Selection of Functional Test Sequences With Overlaps.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2293473";0
journals/tcad/ShiCTFH07;article;2017-05-20;"Pattern-Based Iterative Method for Extreme Large Power/Ground Analysis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.892337";0
journals/tcad/RuetzPB86;article;2017-05-20;"Computer Generation of Digital Filter Banks.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270194";0
journals/tcad/ChopraV06;article;2017-05-20;"Efficient Symbolic Algorithms for Computing the Minimum and Bounded Leakage States.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882603";0
journals/tcad/LiM84;article;2017-05-20;"Global Routing for Gate Array.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270088";0
journals/tcad/MaideeB10;article;2017-05-20;"Improvements on Efficiency and Efficacy of SPFD-Based Rewiring for LUT-Based Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061750";0
journals/tcad/XiangCPW08;article;2017-05-20;"Is Your Layout-Density Verification Exact? - A Fast Exact Deep Submicrometer Density Calculation Algorithm.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917962";0
journals/tcad/Simpson91;article;2017-05-20;"PRIDE: an integrated design environment for semiconductor device simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85763";0
journals/tcad/TahooriM04;article;2017-05-20;"Techniques and algorithms for fault grading of FPGA interconnect test configurations.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822112";0
journals/tcad/SmithR93;article;2017-05-20;"Non-isothermal extension of the Scharfetter-Gummel technique for hot carrier transport in heterostructure simulations.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256926";0
journals/tcad/LiuKA04;article;2017-05-20;"A delay metric for RC circuits based on the Weibull distribution.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823343";0
journals/tcad/HuangTZTC15;article;2017-05-20;"General Timing-Aware Built-In Self-Repair for Die-to-Die Interconnects.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432131";0
journals/tcad/DongL09;article;2017-05-20;"A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014000";0
journals/tcad/GaoYWY12;article;2017-05-20;"Efficient Full-Chip Statistical Leakage Analysis Based on Fast Matrix Vector Product.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2171962";0
journals/tcad/IvanovSADGW91;article;2017-05-20;"Iterative algorithms for computing aliasing probabilities.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68413";0
journals/tcad/YangCSH93;article;2017-05-20;"Switch-level timing simulation of bipolar ECL circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229735";0
journals/tcad/KahngMS01;article;2017-05-20;"Toward accurate models of achievable routing.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920697";0
journals/tcad/ShanFX15;article;2017-05-20;"A Secure Reconfigurable Crypto IC With Countermeasures Against SPA, DPA, and EMA.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419621";0
journals/tcad/SpevakG07;article;2017-05-20;"Discretization of Macroscopic Transport Equations on Non-Cartesian Coordinate Systems.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891378";0
journals/tcad/ParkP93;article;2017-05-20;"An efficient algorithm for VLSI network partitioning problem using a cost function with balancing factor.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248079";0
journals/tcad/TheuneTJL94;article;2017-05-20;"Robust methods for EMC-driven routing.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329265";0
journals/tcad/ZhangD03;article;2017-05-20;"TEG: a new post-layout optimization method.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809652";0
journals/tcad/DaoudO89;article;2017-05-20;"Highly vectorizable fault simulation on the Cray X-MP supercomputer.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44516";0
journals/tcad/LeeKCK14;article;2017-05-20;"A New Fuse Architecture and a New Post-Share Redundancy Scheme for Yield Enhancement in 3-D-Stacked Memories.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2296538";0
journals/tcad/ChhabraRJTPBK15;article;2017-05-20;"FALPEM: Framework for Architectural-Level Power Estimation and Optimization for Large Memory Sub-Systems.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387859";0
journals/tcad/Pomeranz13a;article;2017-05-20;"Functional Broadside Tests With Incompletely Specified Scan-In States.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2261121";0
journals/tcad/EscovarS04;article;2017-05-20;"Optimal design of clock trees for multigigahertz applications.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823350";0
journals/tcad/HsiaoF90;article;2017-05-20;"Using a multiple storage quad tree on a hierarchical VLSI compaction scheme.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55182";0
journals/tcad/SenNDC14;article;2017-05-20;"Process-Variation Tolerant Channel-Adaptive Virtually Zero-Margin Low-Power Wireless Receiver Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2358535";0
journals/tcad/BhardwajVG08;article;2017-05-20;"A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927671";0
journals/tcad/HartleyC94;article;2017-05-20;"Optimizing pipelined networks of associative and commutative operators.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329271";0
journals/tcad/TsaiCF92;article;2017-06-08;"An H-V alternating router.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149769";0
journals/tcad/GuoTCY01;article;2017-05-20;"Floorplanning using a tree representation.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908471";0
journals/tcad/AhnS93;article;2017-05-20;"Constrained via minimization.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205007";0
journals/tcad/ChanVGLV91;article;2017-05-20;"Nonlinear transformer model for circuit simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75630";0
journals/tcad/RudnickPGN97;article;2017-05-20;"A genetic algorithm framework for test generation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658571";0
journals/tcad/RamboD93;article;2017-05-20;"Time stability of Monte Carlo device simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248084";0
journals/tcad/ZhanS07;article;2017-05-20;"High-Efficiency Green Function-Based Thermal Simulation Algorithms.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895754";0
journals/tcad/TenentesKK10;article;2017-05-20;"Single and Variable-State-Skip LFSRs: Bridging the Gap Between Test Data Compression and Test Set Embedding for IP Cores.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2051096";0
journals/tcad/PalI16;article;2017-06-08;"Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474408";0
journals/tcad/Thurgate91;article;2017-05-20;"Segment-based etch algorithm and modeling.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85756";0
journals/tcad/SaifhashemiHB17;article;2017-07-26;"Reconditioning: A Framework for Automatic Power Optimization of QDI Circuits.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2571840";0
journals/tcad/AbrishamiHP13;article;2017-05-20;"Design and Multicorner Optimization of the Energy-Delay Product of CMOS Flip-Flops Under the Negative Bias Temperature Instability Effect.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2237227";0
journals/tcad/Sapatnekar00;article;2017-05-20;"A timing model incorporating the effect of crosstalk on delay andits application to optimal channel routing.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845079";0
journals/tcad/KhursheedARH09;article;2017-05-20;"Diagnosis of Multiple-Voltage Design With Bridge Defect.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013540";0
journals/tcad/HageR82;article;2017-05-20;"Efficient Op Amp Circuit Analysis with Manufacturer Specified Macromodel Parameters.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270000";0
journals/tcad/MukherjeeFRW00;article;2017-06-08;"Emerging simulation approaches for micromachined devices.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898833";0
journals/tcad/MarculescuMP96;article;2017-09-16;"Information theoretic measures for power analysis [logic design].";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503930";0
journals/tcad/WuHCC85;article;2017-05-20;"An Efficient Timing Model for CMOS Combinational Logic Gates.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270164";0
journals/tcad/AlizadehMF10;article;2017-05-20;"Coverage Driven High-Level Test Generation Using a Polynomial Model of Sequential Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043571";0
journals/tcad/DimouBL14;article;2017-05-20;"Performance-Driven Clustering of Asynchronous Circuits.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2287189";0
journals/tcad/ChangMH96;article;2017-05-20;"Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541442";0
journals/tcad/HoranLMCL89;article;2017-05-20;"Analysis of distributed resistance effects in MOS transistors.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21817";0
journals/tcad/HsiehLC00;article;2017-05-20;"Integrated parametric timing optimization of digital systems.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838997";0
journals/tcad/KimL08;article;2017-05-20;"A Layout-Level Logic Restructuring Framework for LUT-Based FPGAs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006153";0
journals/tcad/GrammatikakisPP15;article;2017-05-20;"Security in MPSoCs: A NoC Firewall and an Evaluation Framework.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2448684";0
journals/tcad/ChengGSQH11;article;2017-05-20;"Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2089568";0
journals/tcad/PacelliML00;article;2017-05-20;"Generation of equivalent circuits from physics-based devicesimulation.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892849";0
journals/tcad/Kuh83;article;2017-05-20;"Editorial: Routing in Microelectronics.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270038";0
journals/tcad/KoyamaUAKT00;article;2017-05-20;"Switching well noise modeling and minimization strategy for digitalcircuits with a controllable threshold voltage scheme.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.848087";1
journals/tcad/Fardi93;article;2017-05-20;"Simulation and modeling of p-n-p-n optical switches.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277611";0
journals/tcad/Caruso91;article;2017-05-20;"Near optimal factorization of Boolean functions.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85744";0
journals/tcad/GuanZQ04;article;2017-05-20;"2-D CA variation with asymmetric neighborship for pseudorandom number generation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823344";0
journals/tcad/JallepalliMPHM16a;article;2017-05-20;"Rapid Assessment of Design Sensitivity to Process Excursions via Scaled Sigma Sampling.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523445";0
journals/tcad/Ito95;article;2017-05-20;"A voltage dependent capacitance model including effects of manufacturing process variabilities on voltage coefficients.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406711";0
journals/tcad/SaldanhaVBS94;article;2017-06-08;"Satisfaction of input and output encoding constraints.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277632";0
journals/tcad/MalyP85;article;2017-05-20;"Tolerance Assignment for IC Selection Tests.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270109";0
journals/tcad/YangKM05;article;2017-05-20;"Divide-and-concatenate: an architecture-level optimization technique for universal hash functions.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852455";0
journals/tcad/TalkhanAS89;article;2017-05-20;"Microprocessors functional testing techniques.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21850";0
journals/tcad/DasguptaSB98;article;2017-05-20;"A unified approach to topology generation and optimal sizing of floorplans.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681262";0
journals/tcad/LiGSWCY15;article;2017-07-27;"RRAM-Based Analog Approximate Computing.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2445741";0
journals/tcad/Schroeder90;article;2017-05-20;"Three-dimensional nonequilibrium interface conditions for electron transport at band edge discontinuities.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62750";0
journals/tcad/PosserMJRS16;article;2017-05-20;"Cell-Internal Electromigration: Analysis and Pin Placement Based Optimization.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2456427";0
journals/tcad/WilliamsP88;article;2017-05-20;"ADAM: a two dimensional, two-carrier MOSFET simulator based on generalized stream functions.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3154";0
journals/tcad/RyuM04;article;2017-05-20;"Automated bus generation for multiprocessor SoC design.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835119";0
journals/tcad/DallyB85;article;2017-05-20;"A Hardware Architecture for Switch-Level Simulation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270120";0
journals/tcad/CongHS93;article;2017-05-20;"A provably good multilayer topological planar routing algorithm in IC layout designs.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184844";0
journals/tcad/LeeCCWC05;article;2017-05-20;"HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847938";0
journals/tcad/Sukharev05;article;2017-09-16;"Physically based simulation of electromigration-induced degradation mechanisms in dual-inlaid copper interconnects.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852061";0
journals/tcad/SabrySMCA13;article;2017-05-20;"GreenCool: An Energy-Efficient Liquid Cooling Design Technique for 3-D MPSoCs Via Channel Width Modulation.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2226032";0
journals/tcad/LukasiewyczKS16;article;2017-06-14;"Synthesis of Active Cell Balancing Architectures for Battery Packs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2531049";0
journals/tcad/ChowdharyH05;article;2017-05-20;"Area-optimal technology mapping for field-programmable gate arrays based on lookup tables.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850893";0
journals/tcad/CimattiRT08;article;2017-06-08;"Symbolic Compilation of PSL.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003303";0
journals/tcad/TaiDL91;article;2017-05-20;"A transformational approach to synthesizing combinational circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67783";0
journals/tcad/ThakurCWM97;article;2017-06-08;"Algorithms for an FPGA switch module routing problem with application to global routing.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559330";0
journals/tcad/MatsutaniKIUNA11;article;2017-05-20;"Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time Power-Gating Routers for CMPs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2110470";0
journals/tcad/RaviLJ01;article;2017-05-20;"Testing of core-based systems-on-a-chip.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913760";0
journals/tcad/NoiaC14;article;2017-05-20;"Retiming for Delay Recovery After DfT Insertion on Interdie Paths in 3-D ICs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2289857";0
journals/tcad/ChenJHCC08;article;2017-06-08;"NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923063";0
journals/tcad/LiZP08;article;2017-05-20;"Quadratic Statistical MAX Approximation for Parametric Yield Estimation of Analog/RF Integrated Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917582";0
journals/tcad/LingSB07;article;2017-05-20;"FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891362";0
journals/tcad/HamaE99a;article;2017-05-20;"Curvilinear detailed routing with simultaneous wire-spreading and wire-fattening.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806809";0
journals/tcad/WangRJD04;article;2017-05-20;"Resource budgeting for Multiprocess High-level synthesis.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829806";0
journals/tcad/LinH99;article;2017-05-20;"On determining sensitization criterion in an iterative gate sizing process.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743742";0
journals/tcad/LowD89;article;2017-05-20;"An efficient methodology for building macromodels of IC fabrication processes.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44510";0
journals/tcad/MrugalskiRRST17;article;2017-07-26;"Star-EDT: Deterministic On-Chip Scheme Using Compressed Test Patterns.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2597214";0
journals/tcad/BeniniBPM99;article;2017-05-20;"Policy optimization for dynamic power management.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766730";0
journals/tcad/BoothroydTS91;article;2017-05-20;"MISNAN-a physically based continuous MOSFET model for CAD applications.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103501";0
journals/tcad/Meher09;article;2017-05-20;"Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014006";0
journals/tcad/LiuP16;article;2017-05-20;"Compact Modeling of Phase-Locked Loop Frequency Synthesizer for Transient Phase Noise and Jitter Simulation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2472018";0
journals/tcad/CongLNNVZ11;article;2017-05-20;"High-Level Synthesis for FPGAs: From Prototyping to Deployment.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2110592";0
journals/tcad/YiW06;article;2017-06-14;"Hierarchical synthesis of complex DSP functions using IRIS.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855957";0
journals/tcad/WangWH93;article;2017-05-20;"Device and circuit simulation of anomalous DX trap effects in DCFL and SCFL HEMT inverters.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248087";0
journals/tcad/HsiehCWH07;article;2017-05-20;"A Bus-Encoding Scheme for Crosstalk Elimination in High-Performance Processor Design.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907260";0
journals/tcad/0001Z14;article;2017-05-20;"Local State Space Analysis Leads to Better Partial Order Reduction.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2301671";0
journals/tcad/HuangLTC14;article;2017-05-20;"Pulse-Vanishing Test for Interposers Wires in 2.5-D IC.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2316093";0
journals/tcad/Pomeranz14;article;2017-05-20;"Unknown Output Values of Faulty Circuits and Output Response Compaction.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2284012";0
journals/tcad/PlazaM15;article;2017-05-20;"Solving the Third-Shift Problem in IC Piracy With Test-Aware Logic Locking.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2404876";0
journals/tcad/LinL15;article;2017-05-20;"Placement Density Aware Power Switch Planning Methodology for Power Gating Designs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2401573";0
journals/tcad/WassalH01;article;2017-05-20;"Low-power system-level design of VLSI packet switching fabrics.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924826";0
journals/tcad/NiermannCP92;article;2017-05-20;"PROOFS: a fast, memory-efficient sequential circuit fault simulator.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124398";0
journals/tcad/ZhouZSQS16;article;2017-05-20;"Macro Model of Advanced Devices for Parasitic Extraction.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2524577";0
journals/tcad/LursinsapG88;article;2017-05-20;"A technique for pull-up transistor folding.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3220";0
journals/tcad/HsuCN11;article;2017-06-08;"Simultaneous Layout Migration and Decomposition for Double Patterning Technology.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2079990";0
journals/tcad/GupteW15;article;2017-05-20;"Secure Power Grid Simulation on Cloud.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387372";0
journals/tcad/KimLSYCP11;article;2017-05-20;"High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2161217";0
journals/tcad/PanLXS16;article;2017-05-20;"DCS: Diagonal Coding Scheme for Enhancing the Endurance of SSD-Based RAID Arrays.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504333";0
journals/tcad/Cai89;article;2017-05-20;"On empty rooms in floorplan graphics: comments on a deficiency in two papers.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31536";0
journals/tcad/Moffitt08;article;2017-05-20;"MaizeRouter: Engineering an Effective Global Router.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006082";0
journals/tcad/Jha88;article;2017-05-20;"Testing for multiple faults in domino-CMOS logic circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3138";0
journals/tcad/PilatoMGC17;article;2017-06-14;"System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2611506";0
journals/tcad/0002Y10;article;2017-05-20;"Multivoltage Floorplan Design.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042895";0
journals/tcad/LeeP96;article;2017-05-20;"Hierarchical test generation under architectural level functional constraints.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536720";0
journals/tcad/MaoH96;article;2017-05-20;"Analysis of convergence properties of a stochastic evolution algorithm.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503949";0
journals/tcad/LeeR12;article;2017-05-20;"Viterbi-Based Efficient Test Data Compression.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2172609";0
journals/tcad/ZachariahC04;article;2017-05-20;"Extraction of two-node bridges from large industrial circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823351";0
journals/tcad/Cheng93a;article;2017-05-20;"Transition fault testing for sequential circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251160";0
journals/tcad/KinsmanN11;article;2017-05-20;"Automated Range and Precision Bit-Width Allocation for Iterative Computations.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2152840";0
journals/tcad/HerrB86;article;2017-05-20;"Statistical Circuit Simulation Modeling of CMOS VLSI.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270173";0
journals/tcad/MaffezzoniD09;article;2017-05-20;"Evaluating Pulling Effects in Oscillators Due to Small-Signal Injection.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009142";0
journals/tcad/TsoutsosM15;article;2017-05-20;"The HEROIC Framework: Encrypted Computation Without Shared Keys.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419619";0
journals/tcad/QiuQP01;article;2017-05-20;"Stochastic modeling of a power-managed system-construction andoptimization.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.952737";0
journals/tcad/PramanickR97;article;2017-05-20;"On the fault coverage of gate delay fault detecting tests.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559333";0
journals/tcad/ChoudhuryM13;article;2017-05-20;"Low Cost Concurrent Error Masking Using Approximate Logic Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2250581";0
journals/tcad/LiM97;article;2017-05-20;"Performance analysis of embedded software using implicit path enumeration.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664229";0
journals/tcad/PomeranzC93;article;2017-05-20;"STOIC: state assignment based on output/input functions.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238605";0
journals/tcad/WangMTR05;article;2017-05-20;"Delay-fault diagnosis using timing information.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852062";0
journals/tcad/HallHYM87;article;2017-05-20;"SPIDER -- A CAD System for Modeling VLSI Metallization Patterns.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270343";0
journals/tcad/BoisC96;article;2017-05-20;"Efficient generation of diagonal constraints for 2-D mask compaction.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536717";0
journals/tcad/MaciiPS98;article;2017-05-20;"High-level power modeling, estimation, and optimization.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736181";0
journals/tcad/TianS91;article;2017-05-20;"Numerical integral method for diffusion modeling.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85757";0
journals/tcad/Beetem98;article;2017-05-20;"Rebel: a clustering algorithm for look-up table FPGA's.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703938";0
journals/tcad/HuangLHTC13;article;2017-05-20;"Programmable Leakage Test and Binning for TSVs With Self-Timed Timing Control.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2252056";0
journals/tcad/Pomeranz04a;article;2017-05-20;"Reducing test-data volume using P-testable scan chains in circuits with multiple scan chains.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835131";0
journals/tcad/MagargleHM06;article;2017-05-20;"Microfluidic Injector Models Based on Artificial Neural Networks.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855936";0
journals/tcad/SaabSA96;article;2017-05-20;"Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541447";0
journals/tcad/LumsdaineSW93;article;2017-06-08;"Massively parallel simulation algorithms for grid-based analog signal processors.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248077";0
journals/tcad/AtasuODML08;article;2017-05-20;"CHIPS: Custom Hardware Instruction Processor Synthesis.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915536";0
journals/tcad/ArumiMFEHK11;article;2017-06-08;"Diagnosis of Interconnect Full Open Defects in the Presence of Fan-Out.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2165071";0
journals/tcad/PatelSB07;article;2017-06-14;"Heterogeneous Behavioral Hierarchy Extensions for SystemC.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884859";0
journals/tcad/PatelBMP06;article;2017-05-20;"Reducing Conflict Misses by Application-Specific Reconfigurable Indexing.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882588";0
journals/tcad/BrasenS98;article;2017-05-20;"Using cone structures for circuit partitioning into FPGA packages.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709397";0
journals/tcad/SrivastavaCSSB08;article;2017-05-20;"A Novel Approach to Perform Gate-Level Yield Analysis and Optimization Considering Correlated Variations in Power and Performance.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907227";0
journals/tcad/BurnsSY17;article;2017-07-26;"A Structured Visual Approach to GALS Modeling and Verification of Communication Circuits.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2611508";0
journals/tcad/ZhuYCP16;article;2017-05-20;"Toward a Profitable Grid-Connected Hybrid Electrical Energy Storage System for Residential Use.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501296";0
journals/tcad/CapobianchiLSM06;article;2017-05-20;"Simulating the Electrical Behavior of Integrated Circuit Devices in the Presence of Thermal Interactions.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859488";0
journals/tcad/YouH88;article;2017-05-20;"Implementation of VLSI self-testing by regularization.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16804";0
journals/tcad/HeldringRTP08;article;2017-08-30;"Compressed Block-Decomposition Algorithm for Fast Capacitance Extraction.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907236";0
journals/tcad/Fujiwara89;article;2017-05-20;"Enhancing random-pattern coverage of programmable logic arrays via masking technique.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35555";0
journals/tcad/GaiSS87;article;2017-05-20;"Fast and Coherent Simulation with Zero Delay Elements.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/WilliamsDGS88;article;2017-05-20;"Bounds and analysis of aliasing errors in linear feedback shift registers.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3132";0
journals/tcad/LinHT90;article;2017-05-20;"Hybrid routing.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46781";0
journals/tcad/BorahOI97;article;2017-05-20;"A fast algorithm for minimizing the Elmore delay to identified critical sinks.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644036";0
journals/tcad/LiuS09;article;2017-05-20;"A Framework for Scalable Postsilicon Statistical Delay Prediction Under Process Variations.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021732";0
journals/tcad/YangCKK10;article;2017-05-20;"EOF: Efficient Built-In Redundancy Analysis Methodology With Optimal Repair Rate.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2044846";0
journals/tcad/LuoCH14;article;2017-05-20;"Biochemistry Synthesis on a Cyberphysical Digital Microfluidics Platform Under Completion-Time Uncertainties in Fluidic Operations.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2303948";0
journals/tcad/TheodorouKPG14;article;2017-05-20;"Software-Based Self-Test for Small Caches in Microprocessors.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363387";0
journals/tcad/GaoH06;article;2017-05-20;"Exact and Heuristic Approaches to Input Vector Control for Leakage Power Reduction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.875711";0
journals/tcad/ChanakCS92;article;2017-05-20;"Switched-capacitor simulation models for full-chips verification.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177400";0
journals/tcad/CasuM05;article;2017-05-20;"Throughput-driven floorplanning with wire pipelining.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846371";0
journals/tcad/LiangMJ15;article;2017-09-19;"Instruction Cache Locking Using Temporal Reuse Profile.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2418320";0
journals/tcad/LiLHCC05;article;2017-05-20;"Power modeling and characteristics of field programmable gate arrays.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852293";0
journals/tcad/KonukF98;article;2017-05-20;"Oscillation and sequential behavior caused by opens in the routing in digital CMOS circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736192";0
journals/tcad/HuangL12;article;2017-05-20;"Built-In Self-Repair Scheme for the TSVs in 3-D ICs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2198475";0
journals/tcad/SridharSA14;article;2017-05-20;"A Semi-Analytical Thermal Modeling Framework for Liquid-Cooled ICs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2323194";0
journals/tcad/ChungK95;article;2017-05-20;"A path-oriented algorithm for the cell selection problem.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365121";0
journals/tcad/NanshiS13;article;2017-05-20;"Using Abstraction to Guide the Search for Long Error Traces.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228266";0
journals/tcad/MakLCW12;article;2017-05-20;"Pad Assignment for Die-Stacking System-in-Package Design.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2202395";0
journals/tcad/Bailey92a;article;2017-05-20;"A time-based model for investigating parallel logic-level simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144846";0
journals/tcad/WintonB98;article;2017-05-20;"A simple, continuous, analytical charge/capacitance model for the short-channel MOSFET.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709402";0
journals/tcad/GeurtsCM95;article;2017-05-20;"Quadratic zero-one programming-based synthesis of application-specific data paths.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363127";0
journals/tcad/BeniniMMPS00;article;2017-05-20;"A multilevel engine for fast power simulation of realistic inputstreams.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838995";0
journals/tcad/RajendranASK15;article;2017-05-20;"Belling the CAD: Toward Security-Centric Electronic System Design.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2428707";0
journals/tcad/KamS95;article;2017-05-20;"Comparing layouts with HDL models: a formal verification technique.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372376";0
journals/tcad/LalgudiP97;article;2017-05-20;"Retiming edge-triggered circuits under general delay models.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664222";0
journals/tcad/StralenP13;article;2017-05-20;"Fitness Prediction Techniques for Scenario-Based Design Space Exploration.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2252711";0
journals/tcad/WangCE14;article;2017-05-20;"Scan-Based Testing of Post-Bond Silicon Interposer Interconnects in 2.5-D ICs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2331336";0
journals/tcad/VillaKBS97;article;2017-06-08;"Explicit and implicit algorithms for binate covering problems.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644030";0
journals/tcad/UchinoC02;article;2017-05-20;"An interconnect energy model considering coupling effects.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013890";0
journals/tcad/DevadasN91;article;2017-05-20;"Exact algorithms for output encoding, state assignment, and four-level Boolean minimization.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62788";0
journals/tcad/WagnerBA08;article;2017-05-20;"Using Field-Repairable Control Logic to Correct Design Errors in Microprocessors.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907239";0
journals/tcad/ChenHS94;article;2017-05-20;"Optimal algorithms for bubble sort based non-Manhattan channel routing.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277633";0
journals/tcad/KahngR06b;article;2017-05-20;"Zero-Change Netlist Transformations: A New Technique for Placement Benchmarking.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882473";0
journals/tcad/ZhuSW05;article;2017-05-20;"Algorithms in FastImp: a fast and wide-band impedance extraction program for complicated 3-D geometries.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847897";0
journals/tcad/SuGS03;article;2017-05-20;"Analysis and optimization of structured power/ground networks.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818372";0
journals/tcad/LeeDW11;article;2017-05-20;"A Memory Built-In Self-Repair Scheme Based on Configurable Spares.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2106812";0
journals/tcad/Topaloglu14;article;2017-05-20;"Guest Editorial Special Section on Optical Interconnects.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2321020";0
journals/tcad/FlachRPJR14;article;2017-05-20;"Effective Method for Simultaneous Gate Sizing and $V$ th Assignment Using Lagrangian Relaxation.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2305847";0
journals/tcad/EbrahimiETCACS15;article;2017-05-20;"Comprehensive Analysis of Sequential and Combinational Soft Errors in an Embedded Processor.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2422845";0
journals/tcad/RonakF17;article;2017-09-16;"Multipumping Flexible DSP Blocks for Resource Reduction on Xilinx FPGAs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2629421";0
journals/tcad/GuptaBS93;article;2017-05-20;"Automating the design of computer systems.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229731";0
journals/tcad/LinPHL91;article;2017-05-20;"Channel density reduction by routing over the cells.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85743";0
journals/tcad/HwangD88;article;2017-05-20;"Hot carrier transport effect in Schottky-barrier diode grown by MBE.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3195";0
journals/tcad/RaghunathanRL00;article;2017-05-20;"Integrating variable-latency components into high-level synthesis.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875270";0
journals/tcad/BeniniM96;article;2017-05-20;"Automatic synthesis of low-power gated-clock finite-state machines.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503933";0
journals/tcad/OliveiraM03;article;2017-06-08;"On the problem of gate assignment under different rise and fall delays.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811455";0
journals/tcad/Shima86;article;2017-05-20;"Table Lookup MOSFET Capacitance Model for Short-Channel Devices.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270232";0
journals/tcad/HerW95;article;2017-05-20;"On over-the-cell channel routing with cell orientations consideration.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387737";0
journals/tcad/LahiriRD04;article;2017-05-20;"Efficient power profiling for battery-driven embedded system design.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828137";0
journals/tcad/ChongS93;article;2017-05-20;"Minimizing total wire length by flipping modules.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184854";0
journals/tcad/ChampacRF94;article;2017-05-20;"Electrical model of the floating gate defect in CMOS ICs: implications on I";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265677";0
journals/tcad/XuNC07;article;2017-05-20;"Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.893556";0
journals/tcad/ChakrabartiDDB00;article;2017-09-25;"Synthesis of symmetric functions for path-delay fault testability.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863647";0
journals/tcad/SyalH06;article;2017-05-20;"New techniques for untestable fault identification in sequential circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855967";0
journals/tcad/LinW10;article;2017-05-20;"Improving FPGA Placement With Dynamically Adaptive Stochastic Tunneling.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061670";0
journals/tcad/BaoFS15;article;2017-05-20;"Temperature Tracking: Toward Robust Run-Time Detection of Hardware Trojans.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2424929";0
journals/tcad/PomeranzR09a;article;2017-05-20;"Double-Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013281";0
journals/tcad/LeeH96;article;2017-05-20;"HOPE: an efficient parallel fault simulator for synchronous sequential circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536711";0
journals/tcad/PatelS08;article;2017-06-14;"On Cosimulating Multiple Abstraction-Level System-Level Models.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.913392";0
journals/tcad/DingTP98;article;2017-06-14;"Gate-level power estimation using tagged probabilistic simulation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736184";0
journals/tcad/ArtsBE98;article;2017-05-20;"Computing observability don't cares efficiently through polarization.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709395";0
journals/tcad/HallschmidS08;article;2017-05-20;"Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915532";0
journals/tcad/PlusquellicSPG03;article;2017-05-20;"Power supply transient signal analysis for defect-oriented test.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807896";0
journals/tcad/ZhouCGC14;article;2017-05-20;"A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA).";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2309859";0
journals/tcad/CimattiNR13;article;2017-06-08;"Software Model Checking SystemC.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";None;0
journals/tcad/KochteEW12;article;2017-05-20;"Accurate X-Propagation for Test Applications by SAT-Based Reasoning.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2210422";0
journals/tcad/ZhangH03;article;2017-05-20;"Partial BIST insertion to eliminate data correlation.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807893";0
journals/tcad/MukherjeePRT11;article;2017-05-20;"BIST-Based Fault Diagnosis for Read-Only Memories.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2127030";0
journals/tcad/ChenKRZZ05;article;2017-08-10;"Compressible area fill synthesis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850859";0
journals/tcad/WuK04;article;2017-05-20;"Fault secure datapath synthesis using hybrid time and hardware redundancy.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835132";1
journals/tcad/BurglerBFS89;article;2017-05-20;"A new discretization scheme for the semiconductor current continuity equations.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24876";0
journals/tcad/LoiAFMB11;article;2017-05-20;"Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2065990";0
journals/tcad/AnastasakisGKP94;article;2017-05-20;"Enhancing the stability of asymptotic waveform evaluation for digital interconnect circuit applications.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285247";0
journals/tcad/TsengLHS15;article;2017-09-28;"ILP-Based Alleviation of Dense Meander Segments With Prioritized Shifting and Progressive Fixing in PCB Routing.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2402657";0
journals/tcad/FengZZ11;article;2017-05-20;"Robust Parallel Preconditioned Power Grid Simulation on GPU With Adaptive Runtime Performance Modeling and Optimization.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2091437";0
journals/tcad/ChenLT12;article;2017-05-20;"Cost-Efficient Built-In Redundancy Analysis With Optimal Repair Rate for RAMs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181510";0
journals/tcad/SalamyR12;article;2017-05-20;"An Effective Solution to Task Scheduling and Memory Partitioning for Multiprocessor System-on-Chip.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2181848";0
journals/tcad/MehtaMTR08;article;2017-05-20;"Improving the Resolution of Single-Delay-Fault Diagnosis.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917588";0
journals/tcad/LaiWF06;article;2017-05-20;"Low-Power BIST With a Smoother and Scan-Chain Reorder Under Optimal Cluster Size.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870861";0
journals/tcad/MomenzadehHTL05;article;2017-05-20;"Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852667";0
journals/tcad/ThakkerSSBRP09;article;2017-06-08;"A Novel Table-Based Approach for Design of FinFET Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017431";0
journals/tcad/AnderssonBCH03;article;2017-05-20;"Design automation with mixtures of proof strategies for propositional logic.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814959";0
journals/tcad/LachMP01;article;2017-05-20;"Fingerprinting techniques for field-programmable gate arrayintellectual property protection.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.952741";0
journals/tcad/Nakamura87;article;2017-05-20;"An Integrated Logic Design Environment Based on Behavioral Description.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270277";0
journals/tcad/DevadasN89a;article;2017-05-20;"Decomposition and factorization of sequential finite state machines.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41505";0
journals/tcad/DrechslerSS98;article;2017-06-14;"The complexity of the inclusion operation on OFDD's.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703943";0
journals/tcad/WuM03;article;2017-05-20;"Testing ASICs with multiple identical cores.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807889";0
journals/tcad/KandemirRIVKP04;article;2017-05-20;"A compiler-based approach for dynamically managing scratch-pad memories in embedded systems.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822123";0
journals/tcad/TingT83;article;2017-05-20;"Routing Techniques for Gate Array.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270048";0
journals/tcad/Jones91;article;2017-05-20;"Fast batch incremental netlist compilation hierarchical schematics.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87602";0
journals/tcad/LaiM88;article;2017-05-20;"Design of MOS networks in single-rail input logic for incompletely specified functions.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3167";0
journals/tcad/SomenziGMP84;article;2017-05-20;"PART: Programmable Array Testing Based on a Partitioning Algorithm.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270068";0
journals/tcad/CzyszKLMRT09;article;2017-05-20;"Low-Power Scan Operation in Test Compression Environment.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030445";0
journals/tcad/HeydariP05;article;2017-05-20;"Capacitive coupling noise in high-speed VLSI circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842798";0
journals/tcad/KimuraIS02;article;2017-05-20;"Table look-up model of thin-film transistors for circuit simulationusing spline interpolation with transformation by y=x+log(x).";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801090";0
journals/tcad/ZhuFT05;article;2017-05-20;"Calligrapher: a new layout-migration engine for hard intellectual property libraries.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852040";0
journals/tcad/DHalleweynBRMS04;article;2017-05-20;"MOOSE: a physically based compact DC model of SOI LD MOSFETs for analogue circuit simulation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835125";0
journals/tcad/MalavasiS93;article;2017-06-08;"Area routing for analog layout.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238611";0
journals/tcad/XuC08;article;2017-05-20;"A Droplet-Manipulation Method for Achieving High-Throughput in Cross-Referencing-Based Digital Microfluidic Biochips.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006086";0
journals/tcad/Rodriguez-TellezSG96;article;2017-05-20;"Comparison of temperature models for the drain current of MESFET's.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511576";0
journals/tcad/YanC13;article;2017-05-20;"SDS: An Optimal Slack-Driven Block Shaping Algorithm for Fixed-Outline Floorplanning.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228304";0
journals/tcad/Huang85;article;2017-05-20;"The Constant-Flow Patch Test -- A Unique Guideline for the Evaluation of Discretization Schemes for the Current Continuity Equations.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270160";0
journals/tcad/DasK02;article;2017-05-20;"An efficient and regular routing methodology for datapath designsusing net regularity extraction.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974141";0
journals/tcad/HassounCC03;article;2017-05-20;"Static timing analysis for level-clocked circuits in the presence of crosstalk.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816209";0
journals/tcad/Lewis92;article;2017-05-20;"A compiled-code hardware accelerator for circuit simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127617";0
journals/tcad/BadamiK12;article;2017-05-20;"Quasi-Static Compact Model for Coupling Between Aligned Contacts on Finite Substrates With Insulating or Conducting Backplanes.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2184106";0
journals/tcad/ChenD93;article;2017-05-20;"Path sensitization in critical path problem [logic circuit design].";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205001";0
journals/tcad/DeyP97;article;2017-05-20;"Nonscan design-for-testability techniques using RT-level design information.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664230";0
journals/tcad/NaseerBK98;article;2017-05-20;"Direct mapping of RTL structures onto LUT-based FPGA's.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709401";0
journals/tcad/Pomeranz16;article;2017-05-20;"Balancing the Numbers of Detected Faults for Improved Test Set Quality.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2460463";0
journals/tcad/CongH01;article;2017-05-20;"Boolean matching for LUT-based logic blocks with applications toarchitecture evaluation and technology mapping.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945303";0
journals/tcad/Schafer16;article;2017-06-08;"Probabilistic Multiknob High-Level Synthesis Design Space Exploration Acceleration.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2472007";0
journals/tcad/Micheli86;article;2017-05-20;"Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270230";0
journals/tcad/LiP03;article;2017-07-27;"Efficient per-nonlinearity distortion analysis for analog and RF circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818130";0
journals/tcad/BoserKMW88;article;2017-05-20;"Simulating and testing oversampled analog-to-digital converters.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3206";0
journals/tcad/AlexanderR96;article;2017-05-20;"New performance-driven FPGA routing algorithms.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552083";0
journals/tcad/MaoL94;article;2017-05-20;"Waveform relaxation solution of the ABCD matrices of nonuniform transmission lines for transient analysis.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329269";0
journals/tcad/TsaiHY94;article;2017-05-20;"An efficient analytical model for calculating trapped charge in amorphous silicon.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285246";0
journals/tcad/EbendtGD03;article;2017-06-14;"An improved branch and bound algorithm for exact BDD minimization.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819427";0
journals/tcad/ZolotovXFV10;article;2017-05-20;"Statistical Path Selection for At-Speed Test.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043570";0
journals/tcad/KumarAV14;article;2017-05-20;"Efficient Statistical Model Checking of Hardware Circuits With Multiple Failure Regions.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2299957";0
journals/tcad/BennettF85;article;2017-05-20;"Improved Physics for Simulating Submicron Bipolar Devices.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270150";0
journals/tcad/QuS97;article;2017-05-20;"Parameter extraction for statistical IC modeling based on recursive inverse approximation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663816";0
journals/tcad/CotaL06;article;2017-05-20;"Constraint-Driven Test Scheduling for NoC-Based Systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.881331";0
journals/tcad/RotmanG93;article;2017-05-20;"Control unit synthesis from a high-level language.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184853";0
journals/tcad/Stapper91;article;2017-05-20;"Statistics associated with spatial fault simulation used for evaluating integrated circuit yield enhancement.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67793";0
journals/tcad/TokudaKTAOE84;article;2017-05-20;"A Hierarchical Standard Cell Approach for Custom VLSI Design.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270072";0
journals/tcad/TsuchiyaT96;article;2017-05-20;"A neural network approach to PLA folding problems.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541450";0
journals/tcad/FavalliD02;article;2017-06-08;"Bridging fault modeling and simulation for deep submicron CMOS ICs.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800457";0
journals/tcad/ChenHP00;article;2017-05-20;"Simultaneous gate sizing and placement.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828549";0
journals/tcad/MuhammadR02;article;2017-05-20;"A graph theoretic approach for synthesizing very low-complexityhigh-speed digital filters.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980259";0
journals/tcad/LiZS12;article;2017-05-20;"$O(mn)$ Time Algorithm for Optimal Buffer Insertion of Nets With $m$ Sinks.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2174639";0
journals/tcad/SongPCL16;article;2017-07-27;"More Power Reduction With 3-Tier Logic-on-Logic 3-D ICs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2550583";0
journals/tcad/IwamuroT93;article;2017-05-20;"Two-dimensional power device simulator considering an integral external circuit equation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229766";0
journals/tcad/TsaiRM00;article;2017-05-20;"Star test: the theory and its applications.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863645";0
journals/tcad/LinH11;article;2017-05-20;"UFO: Unified Convex Optimization Algorithms for Fixed-Outline Floorplanning Considering Pre-Placed Modules.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2114531";0
journals/tcad/TsayL95;article;2017-05-20;"A row-based cell placement method that utilizes circuit structural properties.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365130";0
journals/tcad/YamashitaSN00;article;2017-05-20;"SPFD: A new method to express functional flexibility.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856972";0
journals/tcad/WengCC12;article;2017-05-20;"Time-Domain Analysis of Large-Scale Circuits by Matrix Exponential Method With Adaptive Control.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2189396";0
journals/tcad/RashidzadehAM07;article;2017-05-20;"Test and Measurement of Analog and RF Cores in Mixed-Signal SoC Environment.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895791";0
journals/tcad/LiuLCLW14;article;2017-05-20;"Efficient Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Geometric Reduction.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363390";0
journals/tcad/RohA03;article;2017-05-20;"A comprehensive signature analysis scheme for oscillation-test.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818133";0
journals/tcad/MaffezzoniL12;article;2017-05-20;"Phase-Noise Analysis and Simulation of LC Oscillator-Based Injection-Locked Frequency Dividers.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2205927";0
journals/tcad/BlaauwCSS08;article;2017-05-20;"Statistical Timing Analysis: From Basic Principles to State of the Art.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907047";0
journals/tcad/LinL15a;article;2017-05-20;"Circuit Performance Classification With Active Learning Guided Sampling for Support Vector Machines.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2413840";0
journals/tcad/ChenL17;article;2017-07-27;"Test Stimulus Compression Based on Broadcast Scan With One Single Input.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2561411";0
journals/tcad/ShihC12;article;2017-06-08;"Fast Timing-Model Independent Buffered Clock-Tree Synthesis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2191554";0
journals/tcad/MakW97a;article;2017-05-20;"Minimum replication min-cut partitioning.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662685";0
journals/tcad/JungMPL12;article;2017-05-20;"TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2188400";0
journals/tcad/LloydDPS90;article;2017-05-20;"Technology CAD for competitive products.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62758";0
journals/tcad/CongLR08;article;2017-05-20;"Highly Efficient Gradient Computation for Density-Constrained Analytical Placement.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006158";0
journals/tcad/Linares-BarrancoS07;article;2017-06-08;"On an Efficient CAD Implementation of the Distance Term in Pelgrom's Mismatch Model.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.893546";0
journals/tcad/MazumderY93;article;2017-05-20;"A new built-in self-repair approach to VLSI memory yield enhancement by using neural-type circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184849";0
journals/tcad/Maurer93;article;2017-05-20;"The shadow algorithm: a scheduling technique for both compiled and interpreted simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240088";0
journals/tcad/AlbrechtKLMZ03;article;2017-06-08;"On the skew-bounded minimum-buffer routing tree problem.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814238";0
journals/tcad/VisweswariahRKWNBPVH06;article;2017-05-20;"First-Order Incremental Block-Based Statistical Timing Analysis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862751";0
journals/tcad/ZhuWZC93;article;2017-05-20;"A new one-and-half layer channel routing algorithm based on assigning resources for CMOS gate array.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205005";0
journals/tcad/LinHC15;article;2017-05-20;"Clock-Tree Aware Multibit Flip-Flop Generation During Placement for Power Optimization.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2376988";0
journals/tcad/GebotysE93;article;2017-05-20;"Global optimization approach for architectural synthesis.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240074";0
journals/tcad/ChenK86;article;2017-05-20;"Glitter: A Gridless Variable-Width Channel Router.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270217";0
journals/tcad/LopezJS96;article;2017-05-20;"Efficient net extraction for restricted orientation designs [VLSI layout].";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536721";0
journals/tcad/FeitenSSTPB15;article;2017-05-20;"Formal Vulnerability Analysis of Security Components.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2448687";0
journals/tcad/YiWSS09;article;2017-05-20;"Inductance Extraction for Interconnects in the Presence of Nonlinear Magnetic Materials.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2018869";0
journals/tcad/RezvaniP03;article;2017-05-20;"A fanout optimization algorithm based on the effort delay model.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819423";0
journals/tcad/LiMWCVG10;article;2017-05-20;"Statistical Modeling With the PSP MOSFET Model.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042892";0
journals/tcad/HsiehHC14;article;2017-05-20;"Biochip Synthesis and Dynamic Error Recovery for Sample Preparation Using Digital Microfluidics.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2284010";0
journals/tcad/ChenFC17;article;2017-07-26;"Towards Maximum Utilization of Remained Bandwidth in Defected NoC Links.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2570680";0
journals/tcad/ZhangS06;article;2017-05-20;"Soft-Error-Rate-Analysis (SERA) Methodology.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862738";0
journals/tcad/GaiSU87;article;2017-05-20;"Advances in Concurrent Multilevel Simulation.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270341";0
journals/tcad/Jouppi87a;article;2017-05-20;"Timing Analysis and Performance Improvement of MOS VLSI Designs.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270311";0
journals/tcad/DhaeneZ92;article;2017-05-20;"Selection of lumped element models for coupled lossy transmission lines.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144845";0
journals/tcad/ChenWY13;article;2017-09-25;"NICSLU: An Adaptive Sparse Matrix Solver for Parallel Circuit Simulation.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2217964";0
journals/tcad/Cocchini03;article;2017-05-20;"A methodology for optimal repeater insertion in pipelined interconnects.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819422";0
journals/tcad/ForoutanSP14;article;2017-05-20;"Assignment of Vertical-Links to Routers in Vertically-Partially-Connected 3-D-NoCs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2323219";0
journals/tcad/CohoonHMR91;article;2017-05-20;"Distributed genetic algorithms for the floorplan design problem.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75631";0
journals/tcad/PongB91;article;2017-05-20;"A parasitics extraction and network reduction algorithm for analog VLSI.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68401";0
journals/tcad/CorbexGMP88;article;2017-05-20;"Data structuring for process and device simulations.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3184";0
journals/tcad/MurataFK98;article;2017-05-20;"VLSI/PCB placement with obstacles based on sequence pair.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.673633";0
journals/tcad/YaoWSHC16;article;2017-05-20;"Integrated Functional and Washing Routing Optimization for Cross-Contamination Removal in Digital Microfluidic Biochips.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504397";0
journals/tcad/ButlerDSY00;article;2017-05-20;"Comments on "Sympathy: fast exact minimization of fixedpolarity Reed-Muller expansion for symmetric functions".";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892862";0
journals/tcad/JhaA93;article;2017-05-20;"Easily testable nonrestoring and restoring gate-level cellular array dividers.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184848";0
journals/tcad/AllanWH92;article;2017-05-20;"A yield improvement technique for IC layout using local design rules.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177399";0
journals/tcad/ChakrabortyYD99;article;2017-06-08;"Timing analysis of asynchronous systems using time separation of events.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775628";0
journals/tcad/LuMT12;article;2017-05-20;"Integrated Clock Mesh Synthesis With Incremental Register Placement.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2173491";0
journals/tcad/ChandyKRPB97;article;2017-06-08;"An evaluation of parallel simulated annealing strategies with application to standard cell placement.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602476";0
journals/tcad/DingCC16;article;2017-05-20;"A New Paradigm of Common Subexpression Elimination by Unification of Addition and Subtraction.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2527700";0
journals/tcad/LinharesYT99;article;2017-06-14;"Linear gate assignment: a fast statistical mechanics approach.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811324";0
journals/tcad/JerkeL04;article;2017-05-20;"Hierarchical current-density verification in arbitrarily shaped metallization patterns of analog circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819899";0
journals/tcad/FrezzaL93;article;2017-05-20;"SPAR: a schematic place and route system.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238032";0
journals/tcad/AbderrahmanCK99;article;2017-05-20;"Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748163";0
journals/tcad/RamachandranK94;article;2017-05-20;"Combined topological and functionality-based delay estimation using a layout-driven approach for high-level applications.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331402";0
journals/tcad/GargCGIPCMSEKCPKM99;article;2017-05-20;"Accurate high-speed performance prediction for full differential current-mode logic: the effect of dielectric anisotropy.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743736";0
journals/tcad/CongFK00;article;2017-05-20;"Via design rule consideration in multilayer maze routing algorithms.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828550";0
journals/tcad/WeisLBW13;article;2017-05-20;"Exploration and Optimization of 3-D Integrated DRAM Subsystems.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2235125";0
journals/tcad/UmK03;article;2017-05-20;"Synthesis of arithmetic circuits considering layout effects.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818301";0
journals/tcad/ErdoganO11;article;2017-05-20;"A Multi-Site Test Solution for Quadrature Modulation RF Transceivers.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2144594";0
journals/tcad/PrihozhyBRM15;article;2017-05-20;"Synthesis and Optimization of Pipelines for HW Implementations of Dataflow Programs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2427278";0
journals/tcad/ParkHM09;article;2017-05-20;"Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA).";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030595";0
journals/tcad/NormanPKS05;article;2017-06-14;"Evaluating the reliability of NAND multiplexing with PRISM.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852033";0
journals/tcad/ShuWK88;article;2017-05-20;"Improved net merging method for gate matrix layout.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7793";0
journals/tcad/MailhotM93;article;2017-05-20;"Algorithms for technology mapping based on binary decision diagrams and on Boolean operations.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277607";0
journals/tcad/QinWM12;article;2017-05-20;"TCEC: Temperature and Energy-Constrained Scheduling in Real-Time Multitasking Systems.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2190824";0
journals/tcad/PasslackUE90;article;2017-05-20;"Analysis of propagation delays in high-speed VLSI circuits using a distributed line model.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57789";0
journals/tcad/WuLWD89;article;2017-05-20;"New approaches in a 3-D one-carrier device solver.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24881";0
journals/tcad/HuangJ02a;article;2017-05-20;"A parallel transparent BIST method for embedded memory arrays bytolerating redundant operations.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998632";0
journals/tcad/Ma85;article;2017-05-20;"A Physical and SPICE-Compatible Model for the MOS Depletion Device.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270131";0
journals/tcad/DasBD12;article;2017-05-20;"Early Analysis of Critical Faults: An Approach to Test Generation From Formal Specifications.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2171183";0
journals/tcad/YunLDD98;article;2017-05-20;"BDD-based synthesis of extended burst-mode controllers.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720315";1
journals/tcad/GaoLBCO02;article;2017-06-08;"Implementation of a comprehensive and robust MOSFET model in cadence SPICE for ESD applications.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804379";0
journals/tcad/RajaramP10;article;2017-05-20;"MeshWorks: A Comprehensive Framework for Optimized Clock Mesh Network Synthesis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061130";0
journals/tcad/JungP10;article;2017-05-20;"Supervised Learning Based Power Management for Multicore Processors.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2059270";0
journals/tcad/Narayanan14;article;2017-05-20;"Editorial.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2292271";0
journals/tcad/DasEGBV13;article;2017-05-20;"Security Analysis of Industrial Test Compression Schemes.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2274619";0
journals/tcad/HsuS87;article;2017-05-20;"Inverse-Geometry Dependence of MOS Transistor Electrical Parameters.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270305";0
journals/tcad/MrugalskiRT04;article;2017-05-20;"Ring generators - new devices for embedded test applications.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831584";0
journals/tcad/NishiSKUMU89;article;2017-05-20;"A general-purpose two-dimensional process simulator-OPUS for arbitrary structures.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21815";0
journals/tcad/LimLK15;article;2017-05-20;"3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2413411";0
journals/tcad/El-MalehMRM97;article;2017-05-20;"Behavior and testability preservation under the retiming transformation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631217";0
journals/tcad/ObrechtEH95;article;2017-05-20;"TRASIM: compact and efficient two-dimensional transient simulator for arbitrary planar semiconductor devices.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372371";0
journals/tcad/NakatakeFMK98;article;2017-05-20;"Module packing based on the BSG-structure and IC layout applications.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703832";0
journals/tcad/DrechslerSF04;article;2017-06-14;"Synthesis of fully testable circuits from BDDs.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823342";0
journals/tcad/ChakrabartyIK05;article;2017-05-20;"Test planning for modular testing of hierarchical SOCs.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842816";0
journals/tcad/ChandrasekharB89;article;2017-05-20;"Optimal routing of two rectangular blocks.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29595";0
journals/tcad/TakeuchiYSSH04;article;2017-05-20;"Probabilistic crosstalk delay estimation for ASICs.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833605";0
journals/tcad/PaekSSK13;article;2017-05-20;"PowerField: A Probabilistic Approach for Temperature-to-Power Conversion Based on Markov Random Field Theory.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2272542";0
journals/tcad/HarjaniRC89;article;2017-05-20;"OASYS: a framework for analog circuit synthesis.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44506";0
journals/tcad/Pomeranz17d;article;2017-10-11;"Restoration-Based Merging of Functional Test Sequences.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2638444";0
journals/tcad/HuangLWG03;article;2017-05-20;"Maze routing with buffer insertion under transition time constraints.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805725";0
journals/tcad/TsukiyamaHFS83;article;2017-05-20;"A New Global Router for Gate Array LSIsi.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270049";0
journals/tcad/MartinsPSS98;article;2017-05-20;"High-precision interconnect analysis.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736187";0
journals/tcad/ParkP88;article;2017-05-20;"Sehwa: a software package for synthesis of pipelines from behavioral specifications.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3169";0
journals/tcad/HongBBM00;article;2017-05-20;"Sibling-substitution-based BDD minimization using don't cares.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822619";0
journals/tcad/KumarMCH10;article;2017-06-08;"Iterative Probabilistic Performance Prediction for Multi-Application Multiprocessor Systems.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042887";0
journals/tcad/MorrisonR14;article;2017-05-20;"Synthesis of Dual-Rail Adiabatic Logic for Low Power Security Applications.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2313454";0
journals/tcad/ZhuBGS12;article;2017-06-14;"Efficient Retiming of Multirate DSP Algorithms.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2182352";0
journals/tcad/ShinSS90;article;2017-06-08;"'Zone-refining' techniques for IC layout compaction.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46783";0
journals/tcad/AminDI05;article;2017-05-20;"Weibull-based analytical waveform model.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850826";0
journals/tcad/XuCJ07;article;2017-06-14;"Design of Low-Complexity FIR Filters Based on Signed-Powers-of-Two Coefficients With Reusable Common Subexpressions.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895615";0
journals/tcad/Argade89;article;2017-05-20;"Sizing an inverter with a precise delay: generation of complementary signals with minimal skew and pulsewidth distortion in CMOS.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21816";0
journals/tcad/MukherjeeJTFAF99;article;2017-05-20;"An efficient filter-based approach for combinational verification.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806801";0
journals/tcad/WangMH90;article;2017-05-20;"The excess capacitance of a microstrip via in a dielectric substrate.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45856";0
journals/tcad/AlizadehF10;article;2017-05-20;"Modular Datapath Optimization and Verification Based on Modular-HED.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2059271";0
journals/tcad/KuhlmannS01;article;2017-05-20;"Exact and efficient crosstalk estimation.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.931008";0
journals/tcad/KahngRSZ99;article;2017-06-08;"Filling algorithms and analyses for layout density control.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752928";1
journals/tcad/DasdanG98;article;2017-05-20;"Faster maximum and minimum mean cycle algorithms for system-performance analysis.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728912";0
journals/tcad/ChoP08;article;2017-05-20;"A High-Performance Droplet Routing Algorithm for Digital Microfluidic Biochips.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003282";0
journals/tcad/ChoCSCM17;article;2017-09-21;"System-Level Effects of Soft Errors in Uncore Components.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2651824";0
journals/tcad/ClarkeGS04;article;2017-05-20;"SAT-based counterexample-guided abstraction refinement.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829807";0
journals/tcad/YuanYP12;article;2017-05-20;"E-Beam Lithography Stencil Planning and Optimization With Overlapped Characters.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2179041";0
journals/tcad/HoLLCCLS14;article;2017-06-08;"Obstacle-Avoiding Free-Assignment Routing for Flip-Chip Designs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2285275";0
journals/tcad/FatemiJO91;article;2017-05-20;"Solution of the hydrodynamic device model using high-order nonoscillatory shock capturing algorithms.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68410";0
journals/tcad/CamposanoR89;article;2017-05-20;"Synthesizing circuits from behavioural descriptions.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21835";0
journals/tcad/ChenH06;article;2017-05-20;"Modeling and synthesis of multiport transmission line for multichannel communication.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858272";0
journals/tcad/JaegerGD83;article;2017-05-20;"An Efficient Numerical Algorithm for Simulation of MOS Capacitance.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270027";0
journals/tcad/YiH06;article;2017-05-20;"High-level delay test generation for modular circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853697";0
journals/tcad/YeX14;article;2017-05-20;"Learning-Based Power Management for Multicore Processors via Idle Period Manipulation.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2305838";0
journals/tcad/VanasscheGS02;article;2017-05-20;"Symbolic modeling of periodically time-varying systems usingharmonic transfer matrices.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801098";0
journals/tcad/DembaULG90;article;2017-05-20;"Experiences with concurrent fault simulation of diagnostic programs.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55192";0
journals/tcad/CaoZCC15;article;2017-05-20;"A Low-Power Hybrid RO PUF With Improved Thermal Stability for Lightweight Applications.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2424955";0
journals/tcad/PomeranzR95;article;2017-05-20;"On correction of multiple design errors.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370421";0
journals/tcad/JouLW11;article;2017-05-20;"Model-Driven Design and Generation of New Multi-Facet Arbiters: From the Design Model to the Hardware Synthesis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2139211";0
journals/tcad/KeM95;article;2017-05-20;"Path-delay-fault testable nonscan sequential circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384419";0
journals/tcad/CoelhoM96;article;2017-05-20;"Analysis and synthesis of concurrent digital circuits using control-flow expressions.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511567";1
journals/tcad/BalasaCM97;article;2017-05-20;"Practical solutions for counting scalars and dependences in ATOMIUM-a memory management system for multidimensional signal processing.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573828";0
journals/tcad/OhKCB08;article;2017-05-20;"Speculative Loop-Pipelining in Binary Translation for Hardware Acceleration.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915533";0
journals/tcad/RiversGSKB11;article;2017-05-20;"Error Tolerance in Server Class Processors.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2158100";0
journals/tcad/AliotoP99;article;2017-05-20;"Highly accurate and simple models for CML and ECL gates.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784127";0
journals/tcad/CzyszMMRT10;article;2017-05-20;"On Compaction Utilizing Inter and Intra-Correlation of Unknown States.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035550";0
journals/tcad/BadarogluTPWVDGM06;article;2017-05-20;"Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855952";0
journals/tcad/WangRLJ05;article;2017-05-20;"Input space-adaptive optimization for embedded-software synthesis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852282";0
journals/tcad/KovacsH93;article;2017-05-20;"A proposed method for dynamic fitting of MOS model parameters.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256924";0
journals/tcad/ChenWHLSG17;article;2017-09-16;"vFlash: Virtualized Flash for Optimizing the I/O Performance in Mobile Devices.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2618881";0
journals/tcad/FeySFD11;article;2017-06-14;"Effective Robustness Analysis Using Bounded Model Checking Techniques.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2120950";0
journals/tcad/HamzaogluP00;article;2017-05-20;"Test set compaction algorithms for combinational circuits.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856980";0
journals/tcad/LaiPP96;article;2017-05-20;"OBDD-based function decomposition: algorithms and implementation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511577";0
journals/tcad/WangM05;article;2017-05-20;"On-chip power-supply network optimization using multigrid-based technique.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842802";0
journals/tcad/Knapp92;article;2017-05-20;"Fasolt: a program for feedback-driven data-path optimization.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137515";0
journals/tcad/JungK12;article;2017-05-20;"Variation-Aware False Path Analysis Based on Statistical Dynamic Timing Analysis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2202392";0
journals/tcad/ChouhanBB12;article;2017-05-20;"System-Level Design Space Exploration Methodology for Energy-Efficient Sensor Node Configurations: An Experimental Validation.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2176729";0
journals/tcad/ThalhammerW04;article;2017-05-20;"Physically rigorous modeling of internal laser-probing techniques for microstructured semiconductor devices.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819895";0
journals/tcad/SuYZZC17;article;2017-10-19;"Efficient Memory Partitioning for Parallel Data Access in FPGA via Data Reuse.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2648838";0
journals/tcad/LeeS11;article;2017-05-20;"Static Analysis of Register File Vulnerability.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2095630";0
journals/tcad/XiangSBWL16;article;2017-05-20;"Thermal-Aware Small-Delay Defect Testing in Integrated Circuits for Mitigating Overkill.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474365";0
journals/tcad/HealyVEBLLL07;article;2017-05-20;"Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883925";0
journals/tcad/ChenL94;article;2017-05-20;"A complement-based fast algorithm to generate universal test sets for multi-output functions.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265678";0
journals/tcad/ChenCW09;article;2017-05-20;"Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030408";0
journals/tcad/Pomeranz12a;article;2017-05-20;"Multicycle Tests With Constant Primary Input Vectors for Increased Fault Coverage.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2193583";0
journals/tcad/DealHS89;article;2017-05-20;"SUPREM 3.5-process modeling of GaAs integrated circuit technology.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35546";0
journals/tcad/DiazK92;article;2017-05-20;"New algorithms for circuit simulation of device breakdown.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177398";0
journals/tcad/KlingB89;article;2017-05-20;"ESp: Placement by simulated evolution.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21844";0
journals/tcad/EwetzK15;article;2017-05-20;"Cost-Effective Robustness in Clock Networks Using Near-Tree Structures.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2391253";0
journals/tcad/ZhouCF01;article;2017-05-20;"SPICE models for flicker noise in p-MOSFETs in the saturationregion.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924829";0
journals/tcad/BhuvaPGK89;article;2017-05-20;"Switch-level simulation of total dose effects on CMOS VLSI circuits.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35545";0
journals/tcad/WangHCPW12;article;2017-05-20;"A Realistic Early-Stage Power Grid Verification Algorithm Based on Hierarchical Constraints.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2167328";0
journals/tcad/YuSHEAB16;article;2017-06-14;"Compact Model Parameter Extraction Using Bayesian Inference, Incomplete New Measurements, and Optimal Bias Selection.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2514083";0
journals/tcad/CuiCT08;article;2017-06-14;"IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927732";0
journals/tcad/HayesB92;article;2017-05-20;"Modeling of multiconductor systems for packaging and interconnecting high-speed digital IC's.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125090";0
journals/tcad/CaiO89;article;2017-05-20;"Conflict-free channel definition in building-block layout.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35550";0
journals/tcad/CollinsC08;article;2017-05-20;"Topology-Based Performance Analysis and Optimization of Latency-Insensitive Systems.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2008914";0
journals/tcad/IyengarV92;article;2017-05-20;"Optimized test application timing for AC test.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177406";0
journals/tcad/DemjanenkoU90;article;2017-05-20;"Yield enhancement of field programmable logic arrays by inherent component redundancy.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57784";0
journals/tcad/KumarT07;article;2017-05-20;"High-Quality Transition Fault ATPG for Small Delay Defects.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884863";0
journals/tcad/LiuSTC10;article;2017-05-20;"Formal Analysis of End-Around-Carry Adder in Floating-Point Unit.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2052391";0
journals/tcad/FangCC13;article;2017-06-08;"Graph-Based Subfield Scheduling for Electron-Beam Photomask Fabrication.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2237947";0
journals/tcad/LiuS10;article;2017-05-20;"Capturing Post-Silicon Variations Using a Representative Critical Path.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035552";0
journals/tcad/CoughranFG89;article;2017-05-20;"Extracting transistor changes from device simulations by gradient fitting.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29592";0
journals/tcad/KimuraKCN83;article;2017-05-20;"An Automatic Routing Scheme for General Cell LSI.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270046";0
journals/tcad/ChuM15;article;2017-05-20;"Flexible Packed Stencil Design With Multiple Shaping Apertures and Overlapping Shots for E-beam Lithography.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2427256";0
journals/tcad/PakbazniaFP08;article;2017-05-20;"Charge Recycling in Power-Gated CMOS Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003297";0
journals/tcad/CongL04;article;2017-05-20;"Edge separability-based circuit clustering with application to multilevel circuit partitioning.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823353";0
journals/tcad/LiuKCH95;article;2017-05-20;"A replication cut for two-way partitioning.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384426";0
journals/tcad/ChengM93;article;2017-05-20;"On the over-specification problem in sequential ATPG algorithms.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256935";0
journals/tcad/RonakF16;article;2017-05-20;"Mapping for Maximum Performance on FPGA DSP Blocks.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474363";0
journals/tcad/WuL96;article;2017-05-20;"Register minimization beyond sharing among variables.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552092";0
journals/tcad/SinghalPAB01;article;2017-05-20;"Theory of safe replacements for sequential circuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908455";1
journals/tcad/ConwayCLL85;article;2017-05-20;"Extraction of MOSFET Parameters Using the Simplex Direct Search Optimization Method.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270169";0
journals/tcad/LinZ07;article;2017-05-20;"Tradeoff Between Latch and Flop for Min-Period Sequential Circuit Designs With Crosstalk.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888273";0
journals/tcad/NishidaMKS87;article;2017-05-20;"RFSIM: Reduced Fault Simulator.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270284";0
journals/tcad/Hajj15;article;2017-05-20;"On Device Modeling for Circuit Simulation With Application to Carbon-Nanotube and Graphene Nano-Ribbon Field-Effect Transistors.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387864";0
journals/tcad/LeeS95;article;2017-05-20;"Test application time reduction for sequential circuits with scan.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406714";0
journals/tcad/PomeranzRK04;article;2017-05-20;"On the characterization and efficient computation of hard-to-detect bridging faults.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837725";0
journals/tcad/ChenKY11;article;2017-05-20;"Generating Passive Compact Models for Piezoelectric Devices.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2090750";0
journals/tcad/RamprasathV14;article;2017-05-20;"Statistical Criticality Computation Using the Circuit Delay.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2296436";0
journals/tcad/NanzDS92;article;2017-05-20;"Calculation of contact currents in device simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108625";0
journals/tcad/ZhaoLLL11;article;2017-05-20;"Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2098130";0
journals/tcad/LinL96;article;2017-05-20;"2-D mesh adaption and flux discretizations for dopant diffusion modeling.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486665";0
journals/tcad/Wang17;article;2017-07-26;"Experience of Data Analytics in EDA and Test - Principles, Promises, and Challenges.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2621883";0
journals/tcad/DemirR03;article;2017-06-08;"A reliable and efficient procedure for oscillator PPV computation, with phase noise macromodeling applications.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806599";0
journals/tcad/LinLCHC12;article;2017-05-20;"Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2204993";0
journals/tcad/CantinSPL06;article;2017-05-20;"A Metric for Automatic Word-Length Determination of Hardware Datapaths.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862733";0
journals/tcad/FeyD06;article;2017-06-14;"Minimizing the number of paths in BDDs: Theory and algorithm.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852662";0
journals/tcad/AkopyanSCAAMIND15;article;2017-05-20;"TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474396";0
journals/tcad/GongBHY13;article;2017-06-08;"Stochastic Behavioral Modeling and Analysis for Analog/Mixed-Signal Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2217961";0
journals/tcad/XieL13;article;2017-05-20;"Guest Editorial.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2250716";0
journals/tcad/SadayappanV89;article;2017-05-20;"Efficient sparse matrix factorization for circuit simulation on vector supercomputers.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44508";0
journals/tcad/MukhopadhyayBR06;article;2017-05-20;"Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855934";0
journals/tcad/RuggieroBBMA09;article;2017-05-20;"Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013536";0
journals/tcad/BarrioCH16;article;2017-07-27;"A Distributed Clustered Architecture to Tackle Delay Variations in Datapath Synthesis.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474362";0
journals/tcad/ZhaoGCFH11;article;2017-05-20;"Hierarchical Cross-Entropy Optimization for Fast On-Chip Decap Budgeting.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2162068";0
journals/tcad/CarmonaC08;article;2017-09-16;"Encoding Large Asynchronous Controllers With ILP Techniques.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907238";0
journals/tcad/JunYC09;article;2017-05-20;"Topology Synthesis of Cascaded Crossbar Switches.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017079";0
journals/tcad/WuHCLCGD04;article;2017-05-20;"Area minimization of power distribution network using efficient nonlinear programming techniques.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829809";0
journals/tcad/HuangY13;article;2017-05-20;"ObSteiner: An Exact Algorithm for the Construction of Rectilinear Steiner Minimum Trees in the Presence of Complex Rectilinear Obstacles.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2238291";0
journals/tcad/PaskoSDVD99;article;2017-05-20;"A new algorithm for elimination of common subexpressions.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.739059";0
journals/tcad/HarveyEL92;article;2017-05-20;"STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177403";0
journals/tcad/PaikSKS10;article;2017-05-20;"HLS-l: A High-Level Synthesis Framework for Latch-Based Architectures.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043588";0
journals/tcad/CaiL05;article;2017-05-20;"Energy management using buffer memory for streaming data.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837724";0
journals/tcad/MatthaeiCPD92;article;2017-05-20;"A simplified means for computation for interconnect distributed capacitances and inductances.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125099";0
journals/tcad/ChenT96;article;2017-05-20;"An Omega(k";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489106";0
journals/tcad/WangHWLL17;article;2017-09-06;"Retention-Aware DRAM Assembly and Repair for Future FGR Memories.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2597220";0
journals/tcad/JainRGSC11;article;2017-06-08;"Asynchronous Bypass Channels for Multi-Synchronous NoCs: A Router Microarchitecture, Topology, and Routing Algorithm.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2161190";0
journals/tcad/LumsdaineRSW96;article;2017-05-20;"Accelerated waveform methods for parallel transient simulation of semiconductor devices.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503940";0
journals/tcad/SuBL94;article;2017-05-20;"A space-efficient short-finding algorithm [VLSI layouts].";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298043";0
journals/tcad/KirovskiDP05;article;2017-05-20;"Engineering change protocols for behavioral and system synthesis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850898";0
journals/tcad/RosselloS02;article;2017-05-20;"Charge-based analytical model for the evaluation of powerconsumption in submicron CMOS buffers.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992767";0
journals/tcad/LeeK06;article;2017-05-20;"PrePack: Predictive Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859501";0
journals/tcad/Maulik97;article;2017-05-20;"Comments on "FPAD: a fuzzy nonlinear programming approach to analog circuit design".";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640624";0
journals/tcad/SaranitiRZVL96;article;2017-05-20;"An efficient multigrid Poisson solver for device simulations.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486661";0
journals/tcad/VillenaS10;article;2017-06-08;"SPARE - A Scalable Algorithm for Passive, Structure Preserving, Parameter-Aware Model Order Reduction.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048372";0
journals/tcad/MaurerL94;article;2017-05-20;"Gateways: a technique for adding event-driven behavior to compiled simulations.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265675";0
journals/tcad/SchecklerWWCCND92;article;2017-05-20;"A utility-based integrated system for process simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144855";0
journals/tcad/SivaramanS00;article;2017-05-20;"Primitive path delay faults: identification and their use in timinganalysis.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892858";0
journals/tcad/RocaR95;article;2017-05-20;"Current testability analysis of feedback bridging faults in CMOS circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466345";0
journals/tcad/LiouKJC03;article;2017-05-20;"Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811442";0
journals/tcad/WongGN95;article;2017-05-20;"Massively parallel electromagnetic simulation for photolithographic applications.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466339";0
journals/tcad/YamamotoT85;article;2017-05-20;"Vectorized LU Decomposition Algorithms for Large-Scale Circuit Simulation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270119";0
journals/tcad/CoskunRG09;article;2017-05-20;"Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2026357";0
journals/tcad/AlpertGHHQS04;article;2017-05-20;"Porosity-aware buffered Steiner tree construction.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825864";0
journals/tcad/SchoenmakerCG14;article;2017-06-14;"Computation of Self-Induced Magnetic Field Effects Including the Lorentz Force for Fast-Transient Phenomena in Integrated-Circuit Devices.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2303050";0
journals/tcad/ChenHC10;article;2017-05-20;"Fast Test Integration: Toward Plug-and-Play At-Speed Testing of Multiple Clock Domains Based on IEEE Standard 1500.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2055010";0
journals/tcad/ChiangLJC16;article;2017-06-08;"Simultaneous EUV Flare Variation Minimization and CMP Control by Coupling-Aware Dummification.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488492";0
journals/tcad/YangO12;article;2017-05-20;"Tackling Resource Variations Through Adaptive Multicore Execution Frameworks.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2166829";0
journals/tcad/FluiterAKVW96;article;2017-05-20;"The complexity of generalized retiming problems.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543767";0
journals/tcad/PiazzaKJ99;article;2017-05-20;"A physics-based semiconductor noise model suitable for efficient numerical implementation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811322";0
journals/tcad/TamB12;article;2017-05-20;"SLIDER: Simulation of Layout-Injected Defects for Electrical Responses.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2184108";0
journals/tcad/HuBZGZPS03;article;2017-05-20;"Fast on-chip inductance simulation using a precorrected-FFT method.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805719";0
journals/tcad/BalboniCPQS98;article;2017-05-20;"Clock skew reduction in ASIC logic design: a methodology for clock tree management.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703824";0
journals/tcad/ZemanianTJJ89;article;2017-05-20;"Three-dimensional capacitance computations for VLSI/ULSI interconnections.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44512";0
journals/tcad/MaLTYL01;article;2017-05-20;"Analytical charge-control and I-V model for submicrometer anddeep-submicrometer MOSFETs fully comprising quantum mechanical effects.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.918208";1
journals/tcad/ThomasN83;article;2017-05-20;"Defining and Implementing a Multilevel Design Representation with Simulation Applications.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270031";0
journals/tcad/Sapatnekar13a;article;2017-05-20;"Editorial.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2290171";0
journals/tcad/ChandraiahD08;article;2017-05-20;"Code and Data Structure Partitioning for Parallel and Flexible MPSoC Specification Using Designer-Controlled Recoding.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923244";0
journals/tcad/HeminkMK90;article;2017-05-20;"Testability analysis of analog systems.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55186";0
journals/tcad/GhoshBRR06;article;2017-05-20;"A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882523";0
journals/tcad/ChenO12;article;2017-05-20;"On Diagnosis of Timing Failures in Scan Architecture.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2186298";0
journals/tcad/MarashD88;article;2017-05-20;"Methodology for submicron device model development.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3161";0
journals/tcad/ShiTYO10;article;2017-05-20;"Improved Launch for Higher TDF Coverage With Fewer Test Patterns.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2047475";0
journals/tcad/ChungXZA12;article;2017-06-08;"Path Criticality Computation in Parameterized Statistical Timing Analysis Using a Novel Operator.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2179042";0
journals/tcad/OhCH12;article;2017-05-20;"Efficient Thermal Simulation for 3-D IC With Thermal Through-Silicon Vias.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2196435";0
journals/tcad/Tsay93;article;2017-05-20;"An exact zero-skew clock routing algorithm.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205004";0
journals/tcad/Miura-Mattausch94;article;2017-05-20;"Analytical MOSFET model for quarter micron technologies.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277634";0
journals/tcad/Al-YamaniMM05;article;2017-05-20;"Optimized reseeding by seed ordering and encoding.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.840550";0
journals/tcad/MiyaseK04;article;2017-05-20;"XID: Don't care identification of test patterns for combinational circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822103";0
journals/tcad/IshiuraIY90;article;2017-05-20;"Dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processor.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57785";0
journals/tcad/ShebaitaDPI11;article;2017-05-20;"A Novel Moment Based Framework for Accurate and Efficient Static Timing Analysis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2121110";0
journals/tcad/TehranipourAN04;article;2017-05-20;"Testing SoC interconnects for signal integrity using extended JTAG architecture.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826540";0
journals/tcad/MaldonadoW90;article;2017-05-20;"A transient analytical model for predicting the redistribution of injected interstitials.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57792";0
journals/tcad/Hajj12;article;2017-05-20;"Extended Nodal Analysis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2167330";0
journals/tcad/WangLL16;article;2017-07-27;"Robust and Efficient Transistor-Level Envelope-Following Analysis of PWM/PFM/PSM DC-DC Converters.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2524565";0
journals/tcad/WangM88;article;2017-05-20;"Hybrid designs generating maximum-length sequences.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3134";0
journals/tcad/LiuCMMNP13;article;2017-06-14;"Layout-Driven Post-Placement Techniques for Temperature Reduction and Thermal Gradient Minimization.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228267";0
journals/tcad/YehCL94;article;2017-05-20;"A general purpose, multiple-way partitioning algorithm.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331405";0
journals/tcad/HagenKKR94;article;2017-05-20;"On the intrinsic Rent parameter and spectra-based partitioning methodologies.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273752";0
journals/tcad/KahngLX07;article;2017-05-20;"Statistical Timing Analysis in the Presence of Signal-Integrity Effects.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895771";0
journals/tcad/RoyBC10;article;2017-05-20;"Optimization of Dilution and Mixing of Biochemical Samples Using Digital Microfluidic Biochips.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061790";0
journals/tcad/MajumderBPK12;article;2017-05-20;"On-Chip Network-Enabled Multicore Platforms Targeting Maximum Likelihood Phylogeny Reconstruction.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2188401";0
journals/tcad/ChiangWS94;article;2017-10-07;"A weighted Steiner tree-based global router with simultaneous length and density minimization.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331403";0
journals/tcad/PelzR94;article;2017-05-20;"Pattern matching and refinement hybrid approach to circuit comparison.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259949";0
journals/tcad/JaffariA10;article;2017-05-20;"Advanced Variance Reduction and Sampling Techniques for Efficient Statistical Timing Analysis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061553";0
journals/tcad/ChenM91;article;2017-05-20;"A delay distribution methodology for the optimal systolic synthesis of linear recurrence algorithms.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137498";0
journals/tcad/SpotoCH86;article;2017-05-20;"Statistical Integrated Circuit Design and Characterization.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270180";0
journals/tcad/WeinhardtL01;article;2017-05-20;"Pipeline vectorization.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908452";0
journals/tcad/GhoneimaI05;article;2017-05-20;"Optimum positioning of interleaved repeaters in bidirectional buses.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842801";0
journals/tcad/MulvaneyRC89;article;2017-05-20;"PEPPER-a process simulator for VLSI.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.29588";0
journals/tcad/SerraSMM90;article;2017-05-20;"The analysis of one-dimensional linear cellular automata and their aliasing properties.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55213";0
journals/tcad/SuWL99;article;2017-05-20;"A timing-driven soft-macro placement and resynthesis method in interaction with chip floorplanning.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752930";0
journals/tcad/LeeM12;article;2017-05-20;"Obstacle-Aware Clock-Tree Shaping During Placement.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2173490";0
journals/tcad/WatanabeB93;article;2017-05-20;"Heuristic minimization of multiple-valued relations.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256920";0
journals/tcad/KoN08;article;2017-05-20;"Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006091";0
journals/tcad/GuggenbuhlMS91;article;2017-05-20;"Simulation lossless symmetrical three conductor systems.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87600";0
journals/tcad/WolfKA89;article;2017-05-20;"Addendum to 'A kernel-finding state assignment algorithm for multi-level logic'.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31552";0
journals/tcad/AlpertLKD04;article;2017-05-20;"Closed-form delay and slew metrics made easy.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837727";0
journals/tcad/LiuCM04;article;2017-06-08;"The spectral grid method: a novel fast Schrodinger-equation solver for semiconductor nanodevice simulation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831592";0
journals/tcad/CabodiCQ99;article;2017-05-20;"Improving the efficiency of BDD-based operators by means of partitioning.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759068";0
journals/tcad/ChengLW92;article;2017-05-20;"Optimal diagnostic methods for wiring interconnects.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.160002";0
journals/tcad/JangJK11;article;2017-05-20;"Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2066650";0
journals/tcad/GuerrieriN88;article;2017-05-20;"Simulation of microcrack effects in dissolution of positive resist exposed by X-ray lithography.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3946";0
journals/tcad/LeeP03;article;2017-05-20;"Timed compiled-code functional simulation of embedded software for performance analysis of SOC design.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805721";0
journals/tcad/PendurkarCZ01;article;2017-05-20;"Switching activity generation with automated BIST synthesis forperformance testing of interconnects.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945309";0
journals/tcad/ChanHBC11;article;2017-05-20;"Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2157157";0
journals/tcad/PleumeekersSM95;article;2017-05-20;"Investigation into the properties of the explicit method for the resolution of the semiconductor device equations.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372372";0
journals/tcad/LingappanRRJC06;article;2017-05-20;"Test-Volume Reduction in Systems-on-a-Chip Using Heterogeneous and Multilevel Compression Techniques.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862735";0
journals/tcad/BozorgzadehKS03;article;2017-05-20;"Creating and exploiting flexibility in rectilinear Steiner trees.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810747";0
journals/tcad/YuKW03;article;2017-05-20;"Optimal joint module-selection and retiming with carry-save representation.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814251";0
journals/tcad/HayashiY00;article;2017-05-20;"EMI-noise analysis under ASIC design environment.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892857";0
journals/tcad/WangG02;article;2017-05-20;"DS-LFSR: a BIST TPG for low switching activity.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013896";0
journals/tcad/DeyGP98;article;2017-05-20;"A controller redesign technique to enhance testability of controller-data path circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681265";1
journals/tcad/VecchiMR97;article;2017-05-20;"An efficient solution scheme for the spherical-harmonics expansion of the Boltzmann transport equation [MOS transistors].";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602472";0
journals/tcad/LiaoHL05;article;2017-05-20;"Temperature and supply Voltage aware performance and power modeling at microarchitecture level.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850860";0
journals/tcad/PaffrathS93;article;2017-05-20;"Method of temporary coordinate domains for moving boundary value problems [semiconductor processing simulation].";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229749";0
journals/tcad/MitraAM99;article;2017-05-20;"An output encoding problem and a solution technique.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766726";0
journals/tcad/LawD88;article;2017-05-20;"Verification of analytic point defect models using SUPREM-IV [dopant diffusion].";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3148";0
journals/tcad/PinelloCS08;article;2017-06-08;"Fault-Tolerant Distributed Deployment of Embedded Control Software.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917971";0
journals/tcad/ChangHYS93;article;2017-05-20;"A robust over-the-cell channel router.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256934";0
journals/tcad/HalamaPRSSS95;article;2017-05-20;"VISTA-user interface, task level, and tool integration.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466337";0
journals/tcad/CaiPL06;article;2017-05-20;"Joint Power Management of Memory and Disk Under Performance Constraints.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882587";0
journals/tcad/WeiD08;article;2017-05-20;"Structural Macromodeling of Analog Circuits Through Model Decoupling and Transformation.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917575";0
journals/tcad/BoseN05;article;2017-05-20;"Schematic array models for associative and non-associative memory circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852051";0
journals/tcad/LinCL11;article;2017-05-20;"Critical-Trunk-Based Obstacle-Avoiding Rectilinear Steiner Tree Routings and Buffer Insertion for Delay and Slack Optimization.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2150222";0
journals/tcad/ZengHAC06;article;2017-05-20;"Understanding and closed-form-formula determination of frequency-dependent bonding-pad characterization.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858263";0
journals/tcad/Jha89a;article;2017-05-20;"A totally self-checking checker for Borden's code.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31530";0
journals/tcad/CarlsonR87;article;2017-05-20;"A Scanline Data Structure Processor for VLSI Geometry Checking.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270321";0
journals/tcad/MuraliBM07;article;2017-05-20;"An Application-Specific Design Methodology for On-Chip Crossbar Generation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888284";0
journals/tcad/GalanisTTG06;article;2017-05-20;"A high-performance data path for synthesizing DSP kernels.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855965";0
journals/tcad/KagarisMT94;article;2017-05-20;"A method for pseudo-exhaustive test pattern generation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310906";0
journals/tcad/SahniW88;article;2017-05-20;"Two NP-hard interchangeable terminal problems.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3181";0
journals/tcad/ChenWLWLLY16;article;2017-09-25;"Modeling Random Telegraph Noise as a Randomness Source and its Application in True Random Number Generation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2511074";0
journals/tcad/ZhouHLL07;article;2017-05-20;"A Novel 3-D Dynamic Cellular Automata Model for Photoresist-Etching Process Simulation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882510";0
journals/tcad/ShiQZX14;article;2017-06-08;"Error Model Guided Joint Performance and Endurance Optimization for Flash Memory.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2288691";0
journals/tcad/FujitaFM93;article;2017-05-20;"Variable ordering algorithms for ordered binary decision diagrams and their evaluation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184839";0
journals/tcad/El-MalehR95;article;2017-05-20;"Delay-fault testability preservation of the concurrent decomposition and factorization transformations.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384420";0
journals/tcad/Cortadella03;article;2017-06-08;"Timing-driven logic bi-decomposition.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811447";0
journals/tcad/KimCY13;article;2017-05-20;"MULTES: Multilevel Temporal-Parallel Event-Driven Simulation.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2237769";0
journals/tcad/XiongW11;article;2017-05-20;"Dual Algorithms for Vectorless Power Grid Verification Under Linear Current Constraints.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2158433";0
journals/tcad/Estreich83;article;2017-05-20;"A Simulation Model for Schottky Diodes in GaAs Integrated Circuits.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270026";0
journals/tcad/RaoT87;article;2017-05-20;"Network Partitioning and Ordering for MOS VLSI Circuits.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270255";0
journals/tcad/BaoPTC13;article;2017-05-20;"Generation of Effective 1-Detect TDF Patterns for Detecting Small-Delay Defects.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2266374";0
journals/tcad/KarfaBSM13;article;2017-05-20;"Verification of Loop and Arithmetic Transformations of Array-Intensive Behaviors.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2272536";0
journals/tcad/FangCWG12a;article;2017-05-20;"Diagnosis of Board-Level Functional Failures Under Uncertainty Using Dempster-Shafer Theory.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2198884";0
journals/tcad/CoxR94;article;2017-05-20;"On necessary and nonconflicting assignments in algorithmic test pattern generation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.275361";0
journals/tcad/ShinS87;article;2017-05-20;"A Detailed Router Based on Incremental Routing Modifications: Mighty.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270336";0
journals/tcad/DongZX10;article;2017-05-20;"Fabrication Cost Analysis and Cost-Aware Design Space Exploration for 3-D ICs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2062811";0
journals/tcad/HamdiouiAGR04;article;2017-05-20;"Linked faults in random access memories: concept, fault models, test algorithms, and industrial results.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826578";0
journals/tcad/WangLLQC17;article;2017-07-26;"ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2611515";0
journals/tcad/HeloueAN09;article;2017-05-20;"Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2016546";0
journals/tcad/HanS84;article;2017-05-20;"Single-Row Routing in Narrow Streets.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270080";0
journals/tcad/Li07a;article;2017-05-20;"Transparent-Test Methodologies for Random Access Memories Without/With ECC.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895772";0
journals/tcad/DevadasK92a;article;2017-05-20;"Synthesis of robust delay-fault-testable circuits: practice.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124416";0
journals/tcad/ChengK00;article;2017-05-20;"A temperature-aware simulation environment for reliable ULSI chipdesign.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875333";0
journals/tcad/YeZCG16;article;2017-05-20;"Adaptive Board-Level Functional Fault Diagnosis Using Incremental Decision Trees.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459046";0
journals/tcad/KimK96;article;2017-05-20;"A new triple-layer OTC channel router.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536712";0
journals/tcad/RoychowdhuryM06;article;2017-05-20;"Delivering global DC convergence for large mixed-signal circuits via homotopy/continuation methods.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852461";0
journals/tcad/KangKYK11;article;2017-05-20;"Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2101371";0
journals/tcad/SaaiedAAN05;article;2017-05-20;"Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852034";0
journals/tcad/JafariLJY10;article;2017-06-08;"Buffer Optimization in Network-on-Chip Through Flow Regulation.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2063130";0
journals/tcad/SakuraiLN92;article;2017-05-20;"Fast simulated diffusion: an optimization algorithm for multiminimum problems and its application to MOSFET model parameter extraction.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124401";0
journals/tcad/ShiraishiSF91;article;2017-05-20;"Optimality of a feedthrough assignment algorithm in a CMOS logic cell layout.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85736";0
journals/tcad/TangD06;article;2017-05-20;"High-level synthesis of /spl Delta//spl Sigma/ Modulator topologies optimized for complexity, sensitivity, and power consumption.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854633";0
journals/tcad/SierraCCB15;article;2017-06-08;"A Formal Method for Optimal High-Level Casting of Heterogeneous Fixed-Point Adders and Subtractors.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2365094";0
journals/tcad/JiangCJ00;article;2017-06-08;"Crosstalk-driven interconnect optimization by simultaneous gate andwire sizing.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863640";0
journals/tcad/BilginGNNR15;article;2017-05-20;"Trade-Offs for Threshold Implementations Illustrated on AES.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419623";0
journals/tcad/BertozziBM05;article;2017-05-20;"Error control schemes for on-chip communication links: the energy-reliability tradeoff.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847907";1
journals/tcad/GuptaKSS06;article;2017-05-20;"Gate-length biasing for runtime-leakage control.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857313";1
journals/tcad/ChenL84;article;2017-05-20;"Three-Layer Channel Routing.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270070";0
journals/tcad/XiongZVH09;article;2017-05-20;"Optimal Test Margin Computation for At-Speed Structural Test.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2024709";0
journals/tcad/FeldmanWW93;article;2017-05-20;"An efficient algorithm for some multirow layout problems.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238610";0
journals/tcad/RoyM07a;article;2017-05-20;"ECO-System: Embracing the Change in Placement.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907271";0
journals/tcad/DSilvaKW08;article;2017-06-14;"A Survey of Automated Techniques for Formal Software Verification.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923410";0
journals/tcad/BhattacharyaM01;article;2017-05-20;"Augmentation of SPICE for simulation of circuits containingresonant tunneling diodes.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905673";0
journals/tcad/YanilmazE91;article;2017-05-20;"Numerical device modeling for electronic circuit simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67790";0
journals/tcad/RudnickCP94;article;2017-05-20;"An observability enhancement approach for improved testability and at-speed test.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298041";0
journals/tcad/ChoyCW96;article;2017-05-20;"Incremental layout placement modification algorithms.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494707";0
journals/tcad/BinderHS03;article;2017-05-20;"Rigorous integration of semiconductor process and device simulators.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816219";0
journals/tcad/TakachJ91;article;2017-05-20;"Easily testable gate-level and DCVS multipliers.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87603";0
journals/tcad/SridharaS07;article;2017-05-20;"Coding for Reliable On-Chip Buses: A Class of Fundamental Bounds and Practical Codes.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884418";0
journals/tcad/CiccazzoPL16;article;2017-05-20;"A SVM Surrogate Model-Based Method for Parametric Yield Optimization.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501307";0
journals/tcad/BartlettBR91;article;2017-05-20;"Timing optimization of multiphase sequential logic.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62791";0
journals/tcad/McDonaldF88;article;2017-05-20;"High-voltage device modeling for SPICE simulation of HVIC's.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3176";0
journals/tcad/Moglestue85;article;2017-05-20;"A Monte Carlo Particle Study of the Intrinsic Noise Figure in GaAs MESFET's.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270154";0
journals/tcad/SassoneL06;article;2017-05-20;"Traffic: a novel geometric algorithm for fast wire-optimized floorplanning.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855921";0
journals/tcad/BanerjeeM02;article;2017-05-20;"Analysis of on-chip inductance effects for distributed RLC interconnects.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800459";0
journals/tcad/LiHH10;article;2017-05-20;"Testing Random Defect and Process Variation Induced Comparison Faults of TCAMs With Asymmetric Cells.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2072710";0
journals/tcad/Rubanov11;article;2017-05-20;"A General Framework to Perform the MAX/MIN Operations in Parameterized Statistical Timing Analysis Using Information Theoretic Concepts.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2113610";0
journals/tcad/BourenkovMM05;article;2017-06-14;"MOS table models for circuit simulation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842818";0
journals/tcad/ChantrapornchaiSH00;article;2017-05-20;"Efficient design exploration based on module utility selection.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822617";0
journals/tcad/XuCXY17;article;2017-09-16;"Clustered Fault Tolerance TSV Planning for 3-D Integrated Circuits.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2681080";0
journals/tcad/PedronS88;article;2017-05-20;"Analysis and synthesis of combinational pass transistor circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3948";0
journals/tcad/JingHXBCG04;article;2017-05-20;"UTACO: a unified timing and congestion optimization algorithm for standard cell global routing.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823354";0
journals/tcad/SokelM85;article;2017-05-20;"Practical Integration of Process, Device, and Circuit Simulation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270157";0
journals/tcad/RenPK05;article;2017-05-20;"Sensitivity guided net weighting for placement-driven synthesis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846367";0
journals/tcad/MitsuhashiY87;article;2017-05-20;"A Resistance Calculation Algorithm and Its Application to Circuit Extraction.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270278";0
journals/tcad/RohbaniSZM17;article;2017-10-11;"LAXY: A Location-Based Aging-Resilient Xy-Yx Routing Algorithm for Network on Chip.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2648817";0
journals/tcad/CohoonP87;article;2017-05-20;"Genetic Placement.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270337";0
journals/tcad/EllerveeMCH01;article;2017-05-20;"System-level data-format exploration for dynamically allocated datastructures.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969440";0
journals/tcad/YenYY15;article;2017-05-20;"Comment on "On Optimal Hyperuniversal and Rearrangeable Switch Box Designs".";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2408256";0
journals/tcad/LeeKWC08;article;2017-05-20;"Fast and Optimal Redundant Via Insertion.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006151";0
journals/tcad/McDanielZGB17;article;2017-07-27;"PCB Escape Routing and Layer Minimization for Digital Microfluidic Biochips.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2568199";0
journals/tcad/Laux85;article;2017-05-20;"Techniques for Small-Signal Analysis of Semiconductor Devices.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270145";0
journals/tcad/UebbingF86;article;2017-05-20;"Process-Based Three-Dimensional Capacitance Simulation -- TRICEPS.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270189";0
journals/tcad/KimOYK09;article;2017-05-20;"An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013993";0
journals/tcad/HarishBP07;article;2017-05-20;"On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883910";0
journals/tcad/Bryant87;article;2017-05-20;"Algorithmic Aspects of Symbolic Switch Network Analysis.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270309";0
journals/tcad/EngelkePRB06;article;2017-05-20;"Simulating Resistive-Bridging and Stuck-At Faults.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.871626";0
journals/tcad/NarayananAD16;article;2017-05-20;"Editorial.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2528438";0
journals/tcad/DinizSBH15;article;2017-05-20;"A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2384517";0
journals/tcad/BozorgzadehGTS04;article;2017-05-20;"Optimal integer delay-budget assignment on directed acyclic graphs.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829812";0
journals/tcad/TengCRK97;article;2017-05-20;"iTEM: a temperature-dependent electromigration reliability diagnosis tool.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644613";0
journals/tcad/YangHCMC86;article;2017-05-20;"An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270172";0
journals/tcad/MurrayH90;article;2017-05-20;"Hierarchical test generation using precomputed tests for modules.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55189";0
journals/tcad/KajiharaPKR95;article;2017-05-20;"Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476580";0
journals/tcad/BlaauwZS02;article;2017-05-20;"Slope propagation in static timing analysis.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802274";0
journals/tcad/Dmitriev-Zdorov98;article;2017-05-20;"Multicycle generalization. A new way to improve the convergence of waveform relaxation for circuit simulation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703936";0
journals/tcad/OhmKD97;article;2017-05-20;"A unified lower bound estimation technique for high-level synthesis.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631209";0
journals/tcad/SovianiTE07;article;2017-05-20;"Optimizing Sequential Cycles Through Shannon Decomposition and Retiming.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.890583";0
journals/tcad/OborilBET15;article;2017-05-20;"Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2391254";0
journals/tcad/BaidyaM05;article;2017-05-20;"Layout verification for mixed-domain integrated MEMS.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844100";0
journals/tcad/LiWXWMWYDW17;article;2017-07-26;"Energy-Efficient Power Delivery System Paradigms for Many-Core Processors.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2584056";0
journals/tcad/KahngR92a;article;2017-05-20;"On the performance bounds for a class of rectilinear Steiner tree heuristics in arbitrary dimension.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.177409";0
journals/tcad/TanS00;article;2017-05-20;"Hierarchical symbolic analysis of analog integrated circuits viadeterminant decision diagrams.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838990";0
journals/tcad/NawinneJRRP15;article;2017-05-20;"Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2445736";0
journals/tcad/ParkM92;article;2017-05-20;"An efficient delay test generation system for combinational logic circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144857";0
journals/tcad/MohC03;article;2017-05-20;"Comments on "Handling soft modules in general nonslicing floorplan using Lagrangian relaxation".";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819428";0
journals/tcad/Song92;article;2017-05-20;"An algorithm for L-shaped channel routing in a diagonal model.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124405";0
journals/tcad/KabbaniAA05;article;2017-05-20;"Delay analysis of CMOS gates using modified logical effort model.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847892";0
journals/tcad/Al-HarbiNA07;article;2017-05-20;"March DSS: A New Diagnostic March Test for All Memory Simple Static Faults.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895609";0
journals/tcad/LuoYMWS11;article;2017-05-20;"A New Strategy for Simultaneous Escape Based on Boundary Routing.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097173";0
journals/tcad/YangWZCZCL16;article;2017-06-08;"Radiation-Induced Soft Error Analysis of STT-MRAM: A Device to Circuit Approach.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474366";0
journals/tcad/PleskaczOM99;article;2017-05-20;"A DRC-based algorithm for extraction of critical areas for opens in large VLSI circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743724";0
journals/tcad/PomeranzR03c;article;2017-05-20;"Transparent scan: a new approach to test generation and test compaction for scan circuits that incorporates limited scan operations.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819424";0
journals/tcad/WatanabeKS87;article;2017-05-20;"A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270268";0
journals/tcad/XiangZ11;article;2017-05-20;"Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2066070";0
journals/tcad/MaideeAB05;article;2017-05-20;"Timing-driven partitioning-based placement for island style FPGAs.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842812";0
journals/tcad/YuanQVS08;article;2017-06-08;"An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923245";0
journals/tcad/Simard-Normandin83;article;2017-05-20;"Channel Length Dependence of the Body-Factor Effect in NMOS Devices.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270015";0
journals/tcad/Lee88;article;2017-05-20;"A new framework of design rules for compaction of VLSI layouts.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9189";0
journals/tcad/RoyCCH07;article;2017-05-20;"Numerically Convex Forms and Their Application in Gate Sizing.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895793";0
journals/tcad/CalimeraLMP14;article;2017-06-14;"Dynamic Indexing: Leakage-Aging Co-Optimization for Caches.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2287187";0
journals/tcad/IvanovA88;article;2017-05-20;"Dynamic testability measures for ATPG.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3198";0
journals/tcad/ShelarSS06;article;2017-05-20;"Technology Mapping Algorithm Targeting Routing Congestion Under Delay Constraints.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870078";0
journals/tcad/ChangHM03;article;2017-05-20;"A new reasoning scheme for efficient redundancy addition and removal.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814239";0
journals/tcad/DuanZCD15;article;2017-05-20;"Accurate Predictions of Process-Execution Time and Process Status Based on Support-Vector Regression for Enterprise Information Systems.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387831";0
journals/tcad/TehHT10;article;2017-06-08;"Performance-Based Optical Proximity Correction Methodology.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2032360";0
journals/tcad/Tollis91;article;2017-05-20;"A new approach to wiring layouts.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97618";0
journals/tcad/SeshiaHLZ17;article;2017-09-21;"Design Automation of Cyber-Physical Systems: Challenges, Advances, and Opportunities.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2633961";0
journals/tcad/LiC04;article;2017-05-20;"Test set embedding for deterministic BIST using a reconfigurable interconnection network.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831593";0
journals/tcad/HuangYH11;article;2017-05-20;"A Network-Flow Based Pin-Count Aware Routing Algorithm for Broadcast-Addressing EWOD Chips.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2163158";0
journals/tcad/ShendePMH03;article;2017-05-20;"Synthesis of reversible logic circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.811448";0
journals/tcad/KasamsettyKS00;article;2017-05-20;"A new class of convex functions for delay modeling and itsapplication to the transistor sizing problem [CMOS gates].";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851993";0
journals/tcad/HwangN91;article;2017-05-20;"An efficient verifier for finite state machines.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67786";0
journals/tcad/ChengLLWH07;article;2017-05-20;"Device and Architecture Cooptimization for FPGA Power Reduction.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888289";0
journals/tcad/KunduPCSK13;article;2017-05-20;"A Metric for Test Set Characterization and Customization Toward Fault Diagnosis.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2272538";0
journals/tcad/KaneS87;article;2017-05-20;"A Systolic Design-Rule Checker.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270242";0
journals/tcad/WangRJMM05;article;2017-05-20;"General skew constrained clock network sizing based on sequential linear programming.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846362";0
journals/tcad/YaoZ09;article;2017-05-20;"Automated Interface Refinement for Compositional Verification.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2012531";0
journals/tcad/SastryB88;article;2017-05-20;"Detectability of CMOS stuck-open faults using random and pseudorandom test sequences.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7792";0
journals/tcad/HuangKTS16;article;2017-09-16;"Physics-Based Electromigration Models and Full-Chip Assessment for Power Grid Networks.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2524540";0
journals/tcad/GuerrieriTGN91;article;2017-05-20;"Massively parallel algorithms for scattering in optical lithography.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85755";0
journals/tcad/WangW09;article;2017-05-20;"Analysis of Deskew Signaling Via Adaptive Timing.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2016135";0
journals/tcad/LasbouyguesEWMAA06;article;2017-05-20;"Logical effort model extension to propagation delay representation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857400";0
journals/tcad/NeiroukhES08;article;2017-05-20;"Transforming Cyclic Circuits Into Acyclic Equivalents.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003305";0
journals/tcad/Groeneveld90;article;2017-05-20;"A multiple layer contour-based gridless channel router.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62773";0
journals/tcad/Rohrer83;article;2017-05-20;"Editorial.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270014";0
journals/tcad/PalBSD08;article;2017-05-20;"Accelerating Assertion Coverage With Adaptive Testbenches.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917975";0
journals/tcad/YangLPZYZZ16;article;2017-07-20;"Layout Decomposition Co-Optimization for Hybrid E-Beam and Multiple Patterning Lithography.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512903";0
journals/tcad/PaganiCH15;article;2017-05-20;"Energy and Peak Power Efficiency Analysis for the Single Voltage Approximation (SVA) Scheme.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2406862";0
journals/tcad/Mazzone85;article;2017-05-20;"Three-Dimensional Monte Carlo Simulations--Part II: Recoil Phenomena.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270103";0
journals/tcad/Li95;article;2017-05-20;"The complexity of segmented channel routing.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372378";0
journals/tcad/Rodriguez-TellezMA94;article;2017-06-14;"Computationally efficient and accurate capacitance model for the GaAs MESFET for microwave nonlinear circuit design.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.331406";0
journals/tcad/GaiMS88;article;2017-05-20;"MOZART: a concurrent multilevel simulator.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7799";0
journals/tcad/NahviI04;article;2017-05-20;"Indirect test architecture for SoC testing.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829796";0
journals/tcad/DaemsGS02;article;2017-05-20;"Circuit simplification for the symbolic analysis of analogintegrated circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992763";0
journals/tcad/Vergis93;article;2017-05-20;"On the multiple-fault testability of generalized counters.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229765";0
journals/tcad/PomeranzR94b;article;2017-05-20;"On achieving complete fault coverage for sequential machines.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265679";0
journals/tcad/OConnorK00;article;2017-09-16;"Automated synthesis of current-memory cells.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838991";0
journals/tcad/SuSN03;article;2017-05-20;"Optimal decoupling capacitor sizing and placement for standard-cell layout designs.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809658";0
journals/tcad/DinakarraoYSTL13;article;2017-06-08;"Reliable 3-D Clock-Tree Synthesis Considering Nonlinear Capacitive TSV Model With Electrical-Thermal-Mechanical Coupling.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2270285";0
journals/tcad/RazdanBU93;article;2017-05-20;"Clock suppression techniques for synchronous circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256930";0
journals/tcad/OliveiraL02;article;2017-05-20;"A constructive genetic algorithm for gate matrix layout problems.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800454";0
journals/tcad/Yen94;article;2017-05-20;"On multiterminal single bend wirability.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285255";0
journals/tcad/StratigopoulosM08;article;2017-05-20;"Error Moderation in Low-Cost Machine-Learning-Based Analog/RF Testing.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907232";0
journals/tcad/MenonLA91;article;2017-05-20;"SCRIPT: a critical path tracing algorithm for synchronous sequential circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137502";0
journals/tcad/WangLYVM06;article;2017-05-20;"Modeling the Driver Load in the Presence of Process Variations.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862739";0
journals/tcad/TehranipoorR07;article;2017-05-20;"Built-In Self-Test and Recovery Procedures for Molecular Electronics-Based Nanofabrics.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884419";0
journals/tcad/ChengRTRK98;article;2017-05-20;"ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.712099";0
journals/tcad/GhoshRJ98;article;2017-05-20;"A design-for-testability technique for register-transfer level circuits using control/data flow extraction.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.712102";1
journals/tcad/GaoW99a;article;2017-05-20;"Wire-sizing optimization with inductance consideration using transmission-line model.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811325";0
journals/tcad/IsomaeY87;article;2017-05-20;"A New Two-Dimensional Silicon Oxidation Model.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270286";0
journals/tcad/GuruswamyW96;article;2017-05-20;"Echelon: a multilayer detailed area router.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.536718";0
journals/tcad/BlaauwL03;article;2017-05-20;"Guest Editorial.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816086";0
journals/tcad/MolinaRMH06;article;2017-06-08;"Bitwise scheduling to balance the computational cost of behavioral specifications.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852663";0
journals/tcad/BelluominiMH01;article;2017-06-14;"Timed circuit verification using TEL structures.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905681";0
journals/tcad/KonukFL96;article;2017-05-20;"Charge-based fault simulation for CMOS network breaks.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552089";0
journals/tcad/KavousianosBNT02;article;2017-05-20;"A new built-in TPG method for circuits with random patternresistant faults.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013898";0
journals/tcad/PeymandoustM03;article;2017-05-20;"Application of symbolic computer algebra in high-level data-flow synthesis.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816213";0
journals/tcad/LiHZZBYYPC07;article;2017-05-20;"Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885831";0
journals/tcad/FiliolOM12;article;2017-05-20;"Analog IC Variability Bound Estimation Using the Cornish-Fisher Expansion.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2191552";0
journals/tcad/DevadasMNS88;article;2017-06-08;"MUSTANG: state assignment of finite state machines targeting multilevel logic implementations.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16807";0
journals/tcad/WangLLW0K16;article;2017-05-20;"Abstraction-Guided Simulation Using Markov Analysis for Functional Verification.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419622";0
journals/tcad/HanZF15;article;2017-05-20;"An Adaptive Graph Sparsification Approach to Scalable Harmonic Balance Analysis of Strongly Nonlinear Post-Layout RF Circuits.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2376991";0
journals/tcad/PeiJH07;article;2017-05-20;"Fault Modeling and Detection for Drowsy SRAM Caches.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885827";0
journals/tcad/RamprasadSH97;article;2017-05-20;"Analytical estimation of signal transition activity from word-level statistics.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644033";0
journals/tcad/ChengXH09;article;2017-05-20;"Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009143";0
journals/tcad/Bar-YehudaFPW89;article;2017-05-20;"Depth-first-search and dynamic programming algorithms for efficient CMOS cell generation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31531";0
journals/tcad/YaldizDT08;article;2017-06-08;"Stochastic Modeling and Optimization for Energy Management in Multicore Systems: A Video Decoding Case Study.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923077";0
journals/tcad/YangW96;article;2017-05-20;"Balanced partitioning.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552086";0
journals/tcad/WardD82;article;2017-05-20;"Optimized Extraction of MOS Model Parameters.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270007";0
journals/tcad/SiarryBD87;article;2017-05-20;"Thermodynamic Optimization of Block Placement.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270265";0
journals/tcad/JiangCY12;article;2017-05-20;"INTEGRA: Fast Multibit Flip-Flop Clustering for Clock Power Saving.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2177459";0
journals/tcad/BreuerSS00;article;2017-05-20;"Fundamental CAD algorithms.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.898826";0
journals/tcad/ChangCPY03;article;2017-05-20;"Multilevel global placement with congestion control.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809661";1
journals/tcad/FeySBD08;article;2017-06-14;"Automatic Fault Localization for Property Checking.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923234";0
journals/tcad/CiampoliniPB91;article;2017-06-08;"Efficient 3-D simulation of complex structures.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85760";0
journals/tcad/KengV13;article;2017-05-20;"Path-Directed Abstraction and Refinement for SAT-Based Design Debugging.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2263036";0
journals/tcad/DeoKL87;article;2017-05-20;"Exact and Approximate Solutions for the Gate Matrix Layout Problem.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270248";0
journals/tcad/RosingerAN04;article;2017-05-20;"Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829797";0
journals/tcad/TokudaKSSKFOT88;article;2017-05-20;"A macrocell approach for VLSI processor design.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16805";0
journals/tcad/MaT11;article;2017-05-20;"Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2163159";0
journals/tcad/EugeneS99;article;2017-05-20;"Multilayer pin assignment for macro cell circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790622";0
journals/tcad/BriandJ10;article;2017-05-20;"Combining Control and Data Abstraction in the Verification of Hybrid Systems.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2066010";0
journals/tcad/SharmaC89;article;2017-05-20;"Semiconductor device simulation using adaptive refinement and flux upwinding.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31515";0
journals/tcad/GuptaTP97;article;2017-05-20;"The Elmore delay as a bound for RC trees with generalized input signals.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559334";0
journals/tcad/SikdarGC04;article;2017-05-20;"Generation of test patterns without prohibited pattern set.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837730";0
journals/tcad/NyeRST88;article;2017-06-08;"DELIGHT.SPICE: an optimization-based system for the design of integrated circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3185";0
journals/tcad/OxmanW16;article;2017-05-20;"An NoC Simulator That Supports Deflection Routing, GPU/CPU Integration, and Co-Simulation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2527698";0
journals/tcad/SapatnekarD96;article;2017-05-20;"Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541443";0
journals/tcad/FalkowskiSP92;article;2017-05-20;"Effective computer methods for the calculation of Rademacher-Walsh spectrum for completely and incompletely specified Boolean functions.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170986";0
journals/tcad/DongO00;article;2017-05-20;"Time-domain thermal noise simulation of switched capacitor circuitsand delta-sigma modulators.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838996";0
journals/tcad/ThongN11;article;2017-05-20;"An Optimal and Practical Approach to Single Constant Multiplication.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2153853";0
journals/tcad/SriramK95;article;2017-05-20;"Efficient approximation of the time domain response of lossy coupled transmission line trees.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402500";0
journals/tcad/Stratigopoulos12;article;2017-05-20;"Test Metrics Model for Analog Test Development.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2185931";0
journals/tcad/KuI08;article;2017-05-20;"Area Optimization for Leakage Reduction and Thermal Stability in Nanometer-Scale Technologies.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.913393";0
journals/tcad/CocchiniP00;article;2017-05-20;"Fanout optimization using bipolar LT-trees.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833202";0
journals/tcad/Supowit87;article;2017-05-20;"Finding a Maximum Planar Subset of a Set of Nets in a Channel.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270250";0
journals/tcad/LinYL07;article;2017-05-20;"A Novel gamma d/n, RLCG Transmission Line Model Considering Complex RC(L) Loads.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884413";0
journals/tcad/LinS85;article;2017-05-20;"The S-Algorithm: A Promising Solution for Systematic Functional Test Generation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270121";0
journals/tcad/ChengG14;article;2017-07-27;"Maximizing Yield per Area of Highly Parallel CMPs Using Hardware Redundancy.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2334298";0
journals/tcad/Zola04;article;2017-05-20;"Simple model of metal oxide varistor for Pspice Simulation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835134";0
journals/tcad/SutanthavibulSR91;article;2017-05-20;"An analytical approach to floorplan design and optimization.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137505";0
journals/tcad/DregoCBS11;article;2017-05-20;"Reduction of Variation-Induced Energy Overhead in Multi-Core Processors.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2102431";0
journals/tcad/SaldanhaBS94;article;2017-06-08;"Circuit structure relations to redundancy and delay.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293944";0
journals/tcad/KimD98;article;2017-05-20;"Performance optimization by gate sizing and path sensitization.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703945";0
journals/tcad/ChantrapornchaiSS06;article;2017-05-20;"Design Exploration With Imprecise Latency and Register Constraints.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882591";0
journals/tcad/GhoshDN92;article;2017-05-20;"Heuristic minimization of Boolean relations using testing techniques.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.160003";0
journals/tcad/LiuTMWH07;article;2017-05-20;"TermMerg: An Efficient Terminal-Reduction Method for Interconnect Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.893554";0
journals/tcad/UedaKH85;article;2017-05-20;"CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270094";0
journals/tcad/BrambillaGG12;article;2017-06-08;"MTFS: Mixed Time-Frequency Method for the Steady-State Analysis of Almost-Periodic Nonlinear Circuits.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2191553";0
journals/tcad/ZhangSR00;article;2017-05-20;"Low-power weighted random pattern testing.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892863";0
journals/tcad/RahmatWA93;article;2017-05-20;"Computation of drain and substrate currents in ultra-short-channel nMOSFET's using the hydrodynamic model.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229756";0
journals/tcad/TakefujiLC91;article;2017-05-20;"Comments on 'O(n";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103509";0
journals/tcad/BondD09;article;2017-05-20;"Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030596";0
journals/tcad/BeyeneS97;article;2017-05-20;"Transient analysis of diode switching circuits using asymptotic waveform evaluation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664227";0
journals/tcad/FinderSF14;article;2017-06-08;"Latency Analysis for Sequential Circuits.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2292501";0
journals/tcad/GaiM91;article;2017-05-20;"The fault dropping problem in concurrent event-driven simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85734";0
journals/tcad/DuboisPT90;article;2017-05-20;"A general and flexible switchbox router: CARIOCA.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62775";0
journals/tcad/BollingerM94;article;2017-06-08;"Test generation for I";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329270";0
journals/tcad/Bergamaschi91;article;2017-05-20;"SKOL: a system for logic synthesis and technology mapping.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97614";0
journals/tcad/TahooriM07;article;2017-05-20;"Application-Dependent Delay Testing of FPGAs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882503";0
journals/tcad/BrachtendorfMFLL14;article;2017-05-20;"Homotopy Method for Finding the Steady States of Oscillators.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2302637";0
journals/tcad/BoningHW91;article;2017-05-20;"The intertool profile interchange format: an object-oriented approach [semiconductor technology CAD/CAM].";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85761";0
journals/tcad/McCoyR95;article;2017-05-20;"Non-tree routing [VLSI layout].";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387740";0
journals/tcad/RaoK93;article;2017-05-20;"On clustering for maximal regularity extraction.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238612";0
journals/tcad/LuoCWCCW08;article;2017-05-20;"Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006139";0
journals/tcad/KuoCHW07;article;2017-05-20;"Performance-Driven Crosstalk Elimination at Postcompiler Level-The Case of Low-Crosstalk Op-Code Assignment.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/KwonK05;article;2017-05-20;"Performance-driven event-based synchronization for multi-FPGA simulation accelerator with event time-multiplexing bus.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852035";0
journals/tcad/ChenCW99;article;2017-05-20;"Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771182";0
journals/tcad/SengarMC07;article;2017-05-20;"Secured Flipped Scan-Chain Model for Crypto-Architecture.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906483";0
journals/tcad/Jha91;article;2017-05-20;"Totally self-checking checker designs for Bose-Lin, Bose, and Blaum codes.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62799";0
journals/tcad/RullingS93;article;2017-05-20;"A new method for hierarchical compaction [VLSI].";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205014";0
journals/tcad/MenezesBP97;article;2017-05-20;"A sequential quadratic programming approach to concurrent gate and wire sizing.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644611";0
journals/tcad/KuoYDW89;article;2017-05-20;"Two-dimensional transient analysis of a collector-up ECL inverter.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39065";0
journals/tcad/RahmatWA96;article;2017-05-20;"Simulation of semiconductor devices using a Galerkin/spherical harmonic expansion approach to solving the coupled Poisson-Boltzmann system.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541439";0
journals/tcad/CongPL93;article;2017-05-20;"Physical models and efficient algorithms for over-the-cell routing in standard cell design.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277618";0
journals/tcad/Appel88;article;2017-05-20;"Simulating digital circuits with one bit per wire.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7796";0
journals/tcad/KoskinenC96;article;2017-05-20;"Hierarchical tolerance analysis using statistical behavioral models.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506138";0
journals/tcad/ShinKCP13;article;2017-05-20;"Dynamic Driver Supply Voltage Scaling for Organic Light Emitting Diode Displays.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2248193";0
journals/tcad/Mueller-ThunsSDA93;article;2017-05-20;"VLSI logic and fault simulation on general-purpose parallel computers.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.215006";0
journals/tcad/SinhaZS07;article;2017-05-20;"Advances in Computation of the Maximum of a Set of Gaussian Random Variables.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.893544";0
journals/tcad/Gebotys99;article;2017-05-20;"A minimum-cost circulation approach to DSP address-code generation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766724";0
journals/tcad/BilavarnGPB06;article;2017-05-20;"Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862742";0
journals/tcad/Eshbaugh92;article;2017-05-20;"Generation of correlated parameters for statistical circuit simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170985";0
journals/tcad/HelvigRZ00;article;2017-05-20;"New approximation algorithms for routing with multiport terminals.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875285";0
journals/tcad/TengA13;article;2017-05-20;"Latch-Based Performance Optimization for Field-Programmable Gate Arrays.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2235913";0
journals/tcad/SunWWL97;article;2017-05-20;"Routing for symmetric FPGAs and FPICs.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559329";0
journals/tcad/HeloueN08;article;2017-05-20;"Early Analysis and Budgeting of Margins and Corners Using Two-Sided Analytical Yield Models.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003291";0
journals/tcad/RaviJ02;article;2017-05-20;"Test synthesis of systems-on-a-chip.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802265";0
journals/tcad/LinHLSKFHGM14;article;2017-06-08;"Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2334301";0
journals/tcad/YilmazOB13;article;2017-05-20;"Efficient Process Shift Detection and Test Realignment.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2276614";0
journals/tcad/JinDDS15;article;2017-05-20;"Mining Requirements From Closed-Loop Control Models.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2421907";0
journals/tcad/LeeCY07;article;2017-06-08;"MB";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891368";0
journals/tcad/JejurikarG06;article;2017-05-20;"Energy-aware task scheduling with task synchronization for embedded real-time systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855964";0
journals/tcad/PradhanL05;article;2017-05-20;"EBIST: a novel test generator with built-in fault detection capability.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850815";0
journals/tcad/BodapatiN06;article;2017-05-20;"High-level current macro model for logic blocks.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855976";0
journals/tcad/ForghieriGCGRB88;article;2017-06-14;"A new discretization strategy of the semiconductor equations comprising momentum and energy balance.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3153";0
journals/tcad/ShungJRWSRLATHRB91;article;2017-05-20;"An integrated CAD system for algorithm-specific IC design.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75628";0
journals/tcad/YuZW06;article;2017-05-20;"Efficient 3-D extraction of interconnect capacitance considering floating metal fills with boundary element method.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853690";0
journals/tcad/LinHTCSCK13;article;2017-05-20;"Parametric Delay Test of Post-Bond Through-Silicon Vias in 3-D ICs via Variable Output Thresholding Analysis.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2236837";0
journals/tcad/HazraMDPHBM13;article;2017-05-20;"POWER-TRUCTOR: An Integrated Tool Flow for Formal Verification and Coverage of Architectural Power Intent.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2267454";0
journals/tcad/NewellF82;article;2017-05-20;"Exploitation of Hierarchy in Analyses of Integrated Circuit Artwork.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270011";0
journals/tcad/Bailey93;article;2017-05-20;"A delay-based model for circuit parallelism.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251154";0
journals/tcad/ZhuCPF15;article;2017-09-02;"Nonsmooth Optimization Method for VLSI Global Placement.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394484";0
journals/tcad/AlvesBNDB10;article;2017-05-20;"A Cost Effective Approach for Online Error Detection Using Invariant Relationships.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043590";0
journals/tcad/GonciariAN03a;article;2017-05-20;"Addressing useless test data in core-based system-on-a-chip test.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818376";0
journals/tcad/KangKLL83;article;2017-05-20;"Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic Design.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270017";0
journals/tcad/AlpaslanKMHD12;article;2017-05-20;"NIM-X: A Noise Index Model-Based X-Filling Technique to Overcome the Power Supply Switching Noise Effects on Path Delay Test.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2179040";0
journals/tcad/AlippiGS03;article;2017-05-20;"An application-level synthesis methodology for multidimensional embedded processing systems.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818304";0
journals/tcad/YuYH15;article;2017-05-20;"Reliability-Driven Chip-Level Design for High-Frequency Digital Microfluidic Biochips.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387828";0
journals/tcad/KhandelwalS07;article;2017-05-20;"Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888282";0
journals/tcad/WagnerL01;article;2017-05-20;"C compiler design for a network processor.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.959859";0
journals/tcad/VenturiSBQJR91;article;2017-06-08;"Monte Carlo simulations of high energy electrons and holes in Si-n-MOSFET's.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88923";0
journals/tcad/SutanthavibulSL93;article;2017-05-20;"An adaptive timing-driven placement for high performance VLSIs.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256922";0
journals/tcad/SungKK03;article;2017-05-20;"A transient noise model for frequency-dependent noise sources.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814956";0
journals/tcad/VrudhulaBS03;article;2017-05-20;"Probabilistic analysis of interconnect coupling noise.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816212";0
journals/tcad/TakasakiSNKO87;article;2017-05-20;"Block-Level Hardware Logic Simulation Machine.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270245";0
journals/tcad/PlazaMB08;article;2017-05-20;"Optimizing Nonmonotonic Interconnect Using Functional Simulation and Logic Restructuring.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006156";0
journals/tcad/DasdanA97;article;2017-05-20;"Two novel multiway circuit partitioning algorithms using relaxed locking.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573831";0
journals/tcad/WuG92;article;2017-05-20;"Partitioning algorithms for layout synthesis from register-transfer netlists.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125093";0
journals/tcad/CortadellaKBKLSTY02;article;2017-06-14;"Lazy transition systems and asynchronous circuit synthesis withrelative timing assumptions.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980253";0
journals/tcad/LingappanRJ06;article;2017-05-20;"Satisfiability-based test generation for nonseparable RTL controller-datapath circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853700";1
journals/tcad/ChangYHH13a;article;2017-05-20;"An ILP-Based Routing Algorithm for Pin-Constrained EWOD Chips With Obstacle Avoidance.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2269767";0
journals/tcad/KimCY09;article;2017-05-20;"High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2020716";0
journals/tcad/AzizKSY01;article;2017-05-20;"Efficient control state-space search.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908475";1
journals/tcad/WangLWLSLCY16;article;2017-05-20;"Storage-Less and Converter-Less Photovoltaic Energy Harvesting With Maximum Power Point Tracking for Internet of Things.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2446937";0
journals/tcad/MenonAH94;article;2017-05-20;"Redundancy identification and removal in combinational circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277639";0
journals/tcad/LeeN88;article;2017-05-20;"SIMPL-2: (SIMulated Profiles from the Layout-Version 2).";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3145";0
journals/tcad/0002LCFPCWHWM13;article;2017-05-20;"Combinational Logic Design Using Six-Terminal NEM Relays.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2232707";0
journals/tcad/WenL01;article;2017-05-20;"Analysis and generation of control and observation structures foranalog circuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905684";1
journals/tcad/KhouriLJ99;article;2017-05-20;"High-level synthesis of low-power control-flow intensive circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811321";1
journals/tcad/MaamariR90;article;2017-05-20;"A method of fault simulation based on stem regions.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46788";0
journals/tcad/DevadasK92b;article;2017-05-20;"Validatable nonrobust delay-fault testable circuits via logic synthesis.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.180267";0
journals/tcad/YanCM11;article;2017-05-20;"SafeChoice: A Novel Approach to Hypergraph Clustering for Wirelength-Driven Placement.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2114950";0
journals/tcad/ChakrabartyM98;article;2017-05-20;"Design of built-in test generator circuits using width compression.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728923";0
journals/tcad/DumlugolOCM87;article;2017-05-20;"Switch-Electrical Segmented Waveform Relaxation for Digital MOS VLSI and Its Acceleration on Parallel Computers.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270340";0
journals/tcad/LefteriuA10;article;2017-05-20;"A New Approach to Modeling Multiport Systems From Frequency-Domain Data.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034500";0
journals/tcad/VittalM97a;article;2017-05-20;"Low-power buffered clock tree design.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658565";0
journals/tcad/WuLCHCSL13;article;2017-05-20;"1-D Cell Generation With Printability Enhancement.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2226454";0
journals/tcad/DongL07;article;2017-05-20;"Hierarchical Harmonic-Balance Methods for Frequency-Domain Analog-Circuit Analysis.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907018";0
journals/tcad/ChenK91;article;2017-05-20;"A new circuit optimization technique for high performance CMOS circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79504";0
journals/tcad/Sangiovanni-VincentelliN09;article;2017-06-08;"Challenges and Solutions in the Development of Automotive Systems.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2024982";0
journals/tcad/WangBCA13;article;2017-05-20;"Analytical Models for Three-Dimensional Ion Implantation Profiles in FinFETs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2277975";0
journals/tcad/LinCLG16;article;2017-05-20;"DeMixGen: Deterministic Mixed-Signal Layout Generation With Separated Analog and Digital Signal Paths.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2501295";0
journals/tcad/Miller98;article;2017-05-20;"An improved method for computing a generalized spectral coefficient.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.700721";0
journals/tcad/NowrozHKR14;article;2017-05-20;"Novel Techniques for High-Sensitivity Hardware Trojan Detection Using Thermal and Power Maps.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2354293";0
journals/tcad/KanjilalCA95;article;2017-05-20;"Test function embedding algorithms with application to interconnected finite state machines.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.406713";0
journals/tcad/ChouLCWCHC17;article;2017-07-27;"Ping-Pong Mesh: A New Resonant Clock Design for Surge Current and Area Overhead Reduction.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2565202";0
journals/tcad/YangCT16;article;2017-05-20;"Enhancing Superset X-Canceling Method With Relaxed Constraints on Fault Observation.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459035";0
journals/tcad/ZhaoXHYLJX17;article;2017-09-16;"State Asymmetry Driven State Remapping in Phase Change Memory.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2561408";0
journals/tcad/MaesMD86;article;2017-05-20;"SIMPAR: A Versatile Technology Independent Parameter Extraction Program Using a New Optimized Fit-Strategy.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270202";0
journals/tcad/CaldwellKMMZ99;article;2017-06-08;"On wirelength estimations for row-based placement.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784119";0
journals/tcad/ChanSEM00;article;2017-05-20;"Distributed-memory parallel routing for field-programmable gatearrays.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856973";0
journals/tcad/SoaresP15;article;2017-05-20;"Automatic Placement to Improve Capacitance Matching Using a Generalized Common-Centroid Layout and Spatial Correlation Optimization.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2419624";0
journals/tcad/PierzynskaP97;article;2017-05-20;"Pitfalls in delay fault testing.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594838";0
journals/tcad/SamiSSZ02;article;2017-06-08;"An instruction-level energy model for embedded VLIW architectures.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801105";0
journals/tcad/LiS06;article;2017-05-20;"An O(bn/sup 2/) time algorithm for optimal buffer insertion with b buffer types.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854631";0
journals/tcad/GiunchigliaNT07;article;2017-06-14;"Quantifier Structure in Search-Based Procedures for QBFs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888264";0
journals/tcad/HaferP83;article;2017-05-20;"A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital Logic.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270016";0
journals/tcad/WangZCYCG11;article;2017-05-20;"Bus Matrix Synthesis Based on Steiner Graphs for Power Efficient System-on-Chip Communications.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097170";0
journals/tcad/RaudvereSJ08;article;2017-06-08;"Application and Verification of Local Nonsemantic-Preserving Transformations in System Design.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923249";0
journals/tcad/BrambillaGG10;article;2017-06-08;"FSSA: Fast Steady-State Algorithm for the Analysis of Mixed Analog/Digital Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042886";0
journals/tcad/GriffithAG06;article;2017-05-20;"Performance Characterization of a Reconfigurable Planar-Array Digital Microfluidic System.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859515";0
journals/tcad/DamianiOFER90;article;2017-06-08;"Aliasing in signature analysis testing with multiple input shift registers.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62779";0
journals/tcad/BogdanM11a;article;2017-09-16;"Hitting Time Analysis for Fault-Tolerant Communication at Nanoscale in Future Multiprocessor Platforms.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2138430";0
journals/tcad/HassanAE08;article;2017-05-20;"Input Vector Reordering for Leakage Power Reduction in FPGAs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927673";0
journals/tcad/OdanakaHOMU91;article;2017-05-20;"SMART-II: a three-dimensional CAD model for submicrometer MOSFET's.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79499";0
journals/tcad/YildizM02;article;2017-05-20;"Preferred direction Steiner trees.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804105";0
journals/tcad/OikonomakosZ06;article;2017-05-20;"An Integrated High-Level On-Line Test Synthesis Tool.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882120";0
journals/tcad/YangK08;article;2017-05-20;"Generating Scalable and Modular Macromodels for Microchannels Using the Galerkin-Based Technique.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927764";0
journals/tcad/BallicchiaO10;article;2017-06-08;"Design and Modeling of Optimum Quality Spiral Inductors With Regularization and Debye Approximation.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061470";0
journals/tcad/CongX08;article;2017-05-20;"A Robust Mixed-Size Legalization and Detailed Placement Algorithm.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925792";0
journals/tcad/Macii08;article;2017-05-20;"Editorial.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.911333";0
journals/tcad/AlmukhaizimDM06;article;2017-05-20;"Entropy-driven parity-tree selection for low-overhead concurrent error detection in finite state machines.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855933";0
journals/tcad/Sarrafzadeh87;article;2017-05-20;"Channel-Routing Problem in the Knock-Knee Mode Is NP-Complete.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270298";0
journals/tcad/MatsonG86;article;2017-05-20;"Macromodeling and Optimization of Digital MOS VLSI Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270236";0
journals/tcad/ReisS10;article;2017-05-20;"PABTEC: Passivity-Preserving Balanced Truncation for Electrical Circuits.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2059330";0
journals/tcad/HouC03;article;2017-05-20;"Concurrent transient fault simulation for analog circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818129";0
journals/tcad/BalarinCGHJLSSS99;article;2017-05-20;"Synthesis of software programs for embedded control applications.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766731";1
journals/tcad/HuttonRGC98;article;2017-05-20;"Characterization and parameterized generation of synthetic combinational benchmark circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728919";0
journals/tcad/EjlaliAE12;article;2017-05-20;"Low-Energy Standby-Sparing for Hard Real-Time Systems.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2173488";0
journals/tcad/LuoBHC15;article;2017-05-20;"Design and Optimization of a Cyberphysical Digital-Microfluidic Biochip for the Polymerase Chain Reaction.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363396";0
journals/tcad/RatzlaffP94;article;2017-05-20;"RICE: rapid interconnect circuit evaluation using AWE.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285250";0
journals/tcad/BrownRV92;article;2017-05-20;"A detailed router for field-programmable gate arrays.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127623";0
journals/tcad/PamunuwaET05;article;2017-05-20;"Modeling delay and noise in arbitrarily coupled RC trees.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852279";0
journals/tcad/IsmailFN00;article;2017-05-20;"Equivalent Elmore delay for RLC trees.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822622";0
journals/tcad/KuboT06;article;2017-05-20;"Global Routing by Iterative Improvements for Two-Layer Ball Grid Array Packages.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870064";0
journals/tcad/ChenWWY17;article;2017-07-26;"A Logic Circuit Design for Perfecting Memristor-Based Material Implication.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2578881";0
journals/tcad/UrdahlSK14;article;2017-05-20;"Path Predicate Abstraction for Sound System-Level Models of RT-Level Circuit Designs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2285276";0
journals/tcad/KishinevskyKLST98;article;2017-05-20;"Partial-scan delay fault testing of asynchronous circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/McConaghyG09a;article;2017-05-20;"Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030351";0
journals/tcad/ChoiAPMH94;article;2017-05-20;"A time dependent hydrodynamic device simulator SNU-2D with new discretization scheme and algorithm.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293947";0
journals/tcad/OngaKOKD86;article;2017-05-20;"A Composite Two-Dimensional Process/Device Simulation System (TOPMODE) and its Application for Total Process Designing in Submicron VLSI MOS Device Phase.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270205";0
journals/tcad/ChandraC02;article;2017-05-20;"Low-power scan testing and test data compression forsystem-on-a-chip.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998630";0
journals/tcad/LangeSJHCAS16;article;2017-06-08;"Multivariate Modeling of Variability Supporting Non-Gaussian and Correlated Parameters.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459042";0
journals/tcad/ChenC06;article;2017-06-08;"Modern Floorplanning Based on B";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870076";0
journals/tcad/MathewS99;article;2017-05-20;"Combining multiple DFT schemes with test generation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766721";0
journals/tcad/PomeranzRV07;article;2017-05-20;"z-Diagnosis: A Framework for Diagnostic Fault Simulation and Test Generation Utilizing Subsets of Outputs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895758";0
journals/tcad/PasrichaDB07;article;2017-05-20;"BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891376";0
journals/tcad/LavagnoKS95;article;2017-06-08;"Synthesis of hazard-free asynchronous circuits with bounded wire delays.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363123";0
journals/tcad/PellegriniB14;article;2017-05-20;"Cardio: CMP Adaptation for Reliability Through Dynamic Introspective Operation.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2284008";0
journals/tcad/ZhangJBS08;article;2017-05-20;"Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917594";0
journals/tcad/ShihRA86;article;2017-05-20;"FAUST: An MOS Fault Simulator with Timing Information.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270226";0
journals/tcad/BarzilaiCRR87;article;2017-05-20;"HSS--A High-Speed Simulator.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270308";0
journals/tcad/HuP93;article;2017-05-20;"SaPOSM: an optimization method applied to parameter extraction of MOSFET models.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256940";0
journals/tcad/PomeranzR04;article;2017-05-20;"Vector-restoration-based static compaction using random initial omission.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836720";0
journals/tcad/Hughes88;article;2017-05-20;"Multiple fault detection using single fault test sets.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3137";0
journals/tcad/AmaruGM16;article;2017-06-14;"Majority-Inverter Graph: A New Paradigm for Logic Optimization.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488484";0
journals/tcad/SugimotoF86;article;2017-05-20;"Standard Description Form for Device Characteristics in VLSI's.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270198";0
journals/tcad/PlasunSS98;article;2017-05-20;"Integrated optimization capabilities in the VISTA technology CAD framework.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736564";0
journals/tcad/RanterPSGS02;article;2017-05-20;"CYCLONE: automated design and layout of RF LC-oscillators.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802267";0
journals/tcad/ZhouW99;article;2017-05-20;"Global routing with crosstalk constraints.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806813";0
journals/tcad/OhkuraTM87;article;2017-05-20;"Analysis of MOSFET Capacitances and Their Behavior at Short-Channel Lengths Using an AC Device Simulator.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270288";0
journals/tcad/ThakerAZ03;article;2017-05-20;"A test evaluation technique for VLSI circuits using register-transfer level fault modeling.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814958";0
journals/tcad/HedenstiernaJ93;article;2017-05-20;"Comments on 'A module generator for optimized CMOS buffers'.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184856";0
journals/tcad/SangiorgiPSD85;article;2017-05-20;"Two-Dimensional Numerical Analysis of Latchup in a VLSI CMOS Technology.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270158";0
journals/tcad/RenLCSFKZD12;article;2017-05-20;"HORNET: A Cycle-Level Multicore Simulator.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2184760";0
journals/tcad/KorobkovAV15;article;2017-05-20;"Efficient FinFET Device Model Implementation for SPICE Simulation.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2424956";0
journals/tcad/SuBNP01;article;2017-06-08;"Learning as applied to stochastic optimization for standard-cellplacement.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.918210";0
journals/tcad/KahngPXY10;article;2017-05-20;"Layout Decomposition Approaches for Double Patterning Lithography.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048374";0
journals/tcad/ShigyoWY89;article;2017-05-20;"Discretization problem for multidimensional current flow.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39066";0
journals/tcad/LuoSC13;article;2017-05-20;"An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2232708";0
journals/tcad/SakallahYG90;article;2017-05-20;"A first-order charge conserving MOS capacitance model.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45860";0
journals/tcad/JiangXE13;article;2017-05-20;"On Effective Through-Silicon Via Repair for 3-D-Stacked ICs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228742";0
journals/tcad/StyblinskiA93;article;2017-05-20;"Combination of interpolation and self-organizing approximation techniques-a new approach to circuit performance modeling.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248089";0
journals/tcad/WimerK88;article;2017-05-20;"Analysis of strategies for constructive general block placement.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3170";0
journals/tcad/ChienCJ17;article;2017-09-21;"A Gridless Approach to the Satisfiability of Self-Aligned Triple Patterning.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2702649";0
journals/tcad/XuHLPB09;article;2017-05-20;"Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013996";0
journals/tcad/PetrovO01;article;2017-05-20;"Performance and power effectiveness in embedded processors customizable partitioned caches.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.959860";0
journals/tcad/HwangM86;article;2017-05-20;"Derivation and Refinement of Fan-Out Constraints to Generate Tests in Combinational Logic Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270227";0
journals/tcad/YangLT14;article;2017-05-20;"Utilizing ATE Vector Repeat With Linear Decompressor for Test Vector Compression.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2314307";0
journals/tcad/ChouhanBB09;article;2017-05-20;"A Framework for Energy-Consumption-Based Design Space Exploration for Wireless Sensor Nodes.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2018865";0
journals/tcad/CzyszMRT08;article;2017-05-20;"Low-Power Test Data Application in EDT Environment Through Decompressor Freeze.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923111";0
journals/tcad/KabbaniAA03;article;2017-05-20;"Technology-portable analytical model for DSM CMOS inverter transition-time estimation.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816215";0
journals/tcad/BeniniMPM98;article;2017-06-08;"Telescopic units: a new paradigm for performance optimization of VLSI designs.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.700720";0
journals/tcad/TanakaKK89;article;2017-05-20;"HARP: FORTRAN to silicon [compilation system].";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31521";0
journals/tcad/TinOM98;article;2017-05-20;"Comments on "A small-signal MOSFET model for radio frequency IC applications".";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703827";0
journals/tcad/DavoodiKS06;article;2017-05-20;"Probabilistic Evaluation of Solutions in Variability-Driven Optimization.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882529";0
journals/tcad/WangSRC10;article;2017-05-20;"Two Fast Methods for Estimating the Minimum Standby Supply Voltage for Large SRAMs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061810";0
journals/tcad/ChangYHH13;article;2017-05-20;"Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2224347";0
journals/tcad/McConaghyG09;article;2017-05-20;"Template-Free Symbolic Performance Modeling of Analog Circuits via Canonical-Form Functions and Genetic Programming.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021034";0
journals/tcad/KimK01;article;2017-05-20;"Crosstalk noise minimization in domino logic design.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945305";0
journals/tcad/JungK13;article;2017-05-20;"Statistical Viability Analysis for Detecting False Paths Under Delay Variation.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2211102";0
journals/tcad/KhanLWS16;article;2017-09-16;"CPS Oriented Control Design for Networked Surveillance Robots With Multiple Physical Constraints.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2524653";0
journals/tcad/EvmorfopoulosSA02;article;2017-05-20;"A Monte Carlo approach for maximum power estimation based onextreme value theory.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992765";0
journals/tcad/AgostaBPS09;article;2017-06-08;"A Transform-Parametric Approach to Boolean Matching.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2016547";0
journals/tcad/VeeraraghavanFE86;article;2017-05-20;"SPICE Simulation of SOI MOSFET Integrated Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270235";0
journals/tcad/LiR87;article;2017-05-20;"Space Compression Methods With Output Data Modification.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270273";0
journals/tcad/KirovskiHPC06;article;2017-05-20;"Protecting Combinational Logic Synthesis Solutions.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882490";0
journals/tcad/MasoumiES00;article;2017-05-20;"Fast and efficient parametric modeling of contact-to-substratecoupling.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892852";0
journals/tcad/KleinhansSJA91;article;2017-05-20;"GORDIAN: VLSI placement by quadratic programming and slicing optimization.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.67789";0
journals/tcad/SchoenmakerM02;article;2017-05-20;"Electromagnetic interconnects and passives modeling: softwareimplementation issues.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.998625";0
journals/tcad/ArjomandS10;article;2017-05-20;"Power-Performance Analysis of Networks-on-Chip With Arbitrary Buffer Allocation Schemes.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061171";0
journals/tcad/HernandezRSFD12;article;2017-07-26;"On the Impact of Within-Die Process Variation in GALS-Based NoC Performance.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170071";0
journals/tcad/KnechtelML12;article;2017-05-20;"Assembling 2-D Blocks Into 3-D Chips.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2174640";0
journals/tcad/KosinaS94;article;2017-05-20;"A hybrid device simulator that combines Monte Carlo and drift-diffusion analysis.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259943";0
journals/tcad/KhanSBH15;article;2017-05-20;"Multicast FullHD H.264 Intra Video Encoder Architecture.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2446933";0
journals/tcad/ToumazouM95;article;2017-05-20;"Analog IC design automation. I. Automated circuit generation: new concepts and methods.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370422";0
journals/tcad/GuptaKP97;article;2017-05-20;"Transmission line synthesis via constrained multivariable optimization.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559328";0
journals/tcad/HuangSL90;article;2017-05-20;"New approaches for the repairs of memories with redundancy by row/column deletion for yield enhancement.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46807";0
journals/tcad/LiCL07;article;2017-05-20;"NEMO: A New Implicit-Connection-Graph-Based Gridless Router With Multilayer Planes and Pseudo Tile Propagation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891381";0
journals/tcad/LanPC16;article;2017-05-20;"An Efficient Network-on-Chip Yield Estimation Approach Based on Gibbs Sampling.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474401";0
journals/tcad/LiuLJWTY06;article;2017-05-20;"Fast Thermal Simulation for Runtime Temperature Tracking and Management.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882594";0
journals/tcad/ParkSDDNPE08;article;2017-05-20;"Register File Power Reduction Using Bypass Sensitive Compiler.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923254";0
journals/tcad/RanawakeHLG94;article;2017-05-20;"PMC-3D: a parallel three-dimensional Monte Carlo semiconductor device simulator.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285244";0
journals/tcad/ChinW93;article;2017-05-20;"A new grid-generation method for 2-D simulation of devices with nonplanar semiconductor surface.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240081";0
journals/tcad/RadulescuDPGRWG05;article;2017-08-09;"An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839493";0
journals/tcad/ShiTD17;article;2017-09-21;"Dynamic Planning of Local Congestion From Varying-Size Vias for Global Routing Layer Assignment.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2695889";0
journals/tcad/CohoonH88;article;2017-05-20;"BEAVER: a computational-geometry-based tool for switchbox routing.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3208";0
journals/tcad/PengL06;article;2017-05-20;"An Efficient Low-Power Repeater-Insertion Scheme.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882601";0
journals/tcad/MaierETBK99;article;2017-06-08;"Equivalent circuit model of resistive IC sensors derived with the box integration method.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771181";0
journals/tcad/LuckeP93;article;2017-05-20;"Data-flow transformations for critical path time reduction in high-level DSP synthesis.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238043";0
journals/tcad/Korshak04;article;2017-05-20;"Noise-rejection model based on charge-transfer equation for digital CMOS circuits.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835133";0
journals/tcad/BohmayrBLRS98;article;2017-05-20;"Monte Carlo simulation of silicon amorphization during ion implantation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736563";0
journals/tcad/CiesielskiGRGB09;article;2017-05-20;"Optimization of Data-Flow Computations Using Canonical TED Representation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2024708";0
journals/tcad/ChangZ14;article;2017-05-20;"A Blind Dynamic Fingerprinting Technique for Sequential Circuit Intellectual Property Protection.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2282282";0
journals/tcad/XieB99;article;2017-05-20;"Accelerating Markovian analysis of asynchronous systems using state compression.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771173";0
journals/tcad/BrambillaGG11;article;2017-06-08;"A Probe-Based Harmonic Balance Method to Simulate Coupled Oscillators.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2110570";0
journals/tcad/KirovskiLPM99;article;2017-05-20;"Application-driven synthesis of memory-intensive systems-on-chip.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784123";0
journals/tcad/Poncet85;article;2017-05-20;"Finite-Element Simulation of Local Oxidation of Silicon.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270097";0
journals/tcad/BroussevT10;article;2017-05-20;"Time-Varying Root-Locus of Large-Signal LC Oscillators.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043592";0
journals/tcad/Vygen06;article;2017-05-20;"Slack in static timing analysis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858348";0
journals/tcad/HsiehHLH91;article;2017-05-20;"LiB: a CMOS cell compiler.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85737";0
journals/tcad/LiuP05;article;2017-05-20;"HyPE: hybrid power estimation for IP-based systems-on-chip.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850891";0
journals/tcad/YehCHYH14;article;2017-05-20;"Voltage-Aware Chip-Level Design for Reliability-Driven Pin-Constrained EWOD Chips.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2331340";0
journals/tcad/HachtelJKM92;article;2017-05-20;"On properties of algebraic transformations and the synthesis of multifault-irredundant circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124418";0
journals/tcad/KongO95;article;2017-05-20;"Methods to improve digital MOS macromodel accuracy.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391734";0
journals/tcad/KanjilalCA95a;article;2017-05-20;"A partition and resynthesis approach to testable design of large circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466342";0
journals/tcad/EngelkePRKSB08;article;2017-05-20;"On Detection of Resistive Bridging Defects by Low-Temperature and Low-Voltage Testing.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.913382";0
journals/tcad/EoSE02;article;2017-05-20;"A traveling-wave-based waveform approximation technique for thetiming verification of single transmission lines.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004316";0
journals/tcad/LinMCL98;article;2017-05-20;"Test-point insertion: scan paths through functional logic.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720319";0
journals/tcad/WangM88a;article;2017-05-20;"Circuits for pseudoexhaustive test pattern generation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7806";0
journals/tcad/AbramoviciLM83;article;2017-05-20;"A Logic Simulation Machine.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270024";0
journals/tcad/ShangDJ07;article;2017-05-20;"SLOPES: Hardware-Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883909";0
journals/tcad/ChenWSHC15;article;2017-09-16;"Novel Spare TSV Deployment for 3-D ICs Considering Yield and Timing Constraints.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2385759";0
journals/tcad/AghaghiriFP04;article;2017-05-20;"Transition reduction in memory buses using sector-based encoding techniques.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831589";0
journals/tcad/TarafdarL00;article;2017-05-20;"A data-centric approach to high-level synthesis.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892850";0
journals/tcad/LiuW0SZS14;article;2017-09-16;"Application-Specific Wear Leveling for Extending Lifetime of Phase Change Memory in Embedded Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2341922";0
journals/tcad/MishraS17;article;2017-07-26;"Probabilistic Wire Resistance Degradation Due to Electromigration in Power Grids.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2584054";0
journals/tcad/MonteiroDGKW97;article;2017-06-08;"Estimation of average switching activity in combinational logic circuits using symbolic simulation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559336";0
journals/tcad/HoblerS88;article;2017-06-08;"Two-dimensional modeling of ion implantation induced point defects.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3147";0
journals/tcad/CiampoliniFPGRB89;article;2017-06-14;"Adaptive mesh generation preserving the quality of the initial grid.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.24877";0
journals/tcad/SrivastavaXSB10;article;2017-05-20;"Corrections to "Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate" [Jul 09 1047-1060].";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2047753";0
journals/tcad/GrahamPN95;article;2017-05-20;"Template-based MOSFET device model.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402493";0
journals/tcad/BazarganD07;article;2017-05-20;"Guest Editorial.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891079";0
journals/tcad/HeitzingerPTTOS03;article;2017-05-20;"Simulation of arsenic in situ doping with polysilicon CVD and its application to high aspect ratio trenches.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807879";0
journals/tcad/XieDZW09;article;2017-05-20;"Adjustment-Based Modeling for Timing Analysis Under Variability.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2018874";0
journals/tcad/PomeranzR00;article;2017-05-20;"On n-detection test sets and variable n-detection test sets fortransition faults.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833205";0
journals/tcad/LiuP14;article;2017-05-20;"Post-Layout Simulation Time Reduction for Phase-Locked Loop Frequency Synthesizer Using System Identification Techniques.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2354291";0
journals/tcad/KimJT98;article;2017-05-20;"Circuit optimization using carry-save-adder cells.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728918";0
journals/tcad/GuoWHWLC17;article;2017-09-16;"FlexLevel NAND Flash Storage System Design to Reduce LDPC Latency.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2619480";0
journals/tcad/ParkK02;article;2017-05-20;"Digital filter synthesis based on an algorithm to generate all minimal signed digit representations.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804374";0
journals/tcad/WuS90a;article;2017-05-20;"Efficient physical timing models for CMOS AND-OR-inverter and OR-AND-inverter gates and their applications.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.59076";0
journals/tcad/ArdestaniMSER13;article;2017-05-20;"Sampling in Thermal Simulation of Processors: Measurement, Characterization, and Evaluation.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2253156";0
journals/tcad/MochockiHQ04;article;2017-05-20;"A unified approach to variable voltage scheduling for nonideal DVS processors.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833602";0
journals/tcad/LiaoCL11;article;2017-05-20;"A Parallel Test Pattern Generation Algorithm to Meet Multiple Quality Objectives.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2157693";0
journals/tcad/BandaliGB14;article;2017-05-20;"Accelerated Harmonic-Balance Analysis Using a Graphical Processing Unit Platform.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2304696";0
journals/tcad/OzdalW06b;article;2017-05-20;"A Length-Matching Routing Algorithm for High-Performance Printed Circuit Boards.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882584";0
journals/tcad/ZhangCF04;article;2017-05-20;"Behavioral modeling and performance evaluation of microelectrofluidics-based PCR systems using SystemC.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828115";0
journals/tcad/NajmBYH90;article;2017-05-20;"Probabilistic simulation for reliability analysis of CMOS VLSI circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45875";0
journals/tcad/KimSK11;article;2017-05-20;"Field Programmable Stateful Logic Array.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2165067";0
journals/tcad/VasilyevRW06;article;2017-05-20;"Macromodel Generation for BioMEMS Components Using a Stabilized Balanced Truncation Plus Trajectory Piecewise-Linear Approach.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857389";0
journals/tcad/KuM92;article;2017-05-20;"Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137516";0
journals/tcad/OpalskiS86;article;2017-05-20;"Generalization of Yield Optimization Problem: Maximum Income Approach.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270204";0
journals/tcad/BlantonWXNXL17;article;2017-07-26;"DFM Evaluation Using IC Diagnosis Data.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2587283";0
journals/tcad/AllegrettoNB91;article;2017-05-20;"Numerical analysis of magnetic-field-sensitive bipolar devices.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75633";0
journals/tcad/Devgan96;article;2017-05-20;"Transient simulation of integrated circuits in the charge-voltage plane.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.543770";0
journals/tcad/AgarwalZB04;article;2017-05-20;"Statistical clock skew analysis considering intradie-process variations.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.831573";0
journals/tcad/HwangH93;article;2017-05-20;"Zone scheduling.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238029";0
journals/tcad/HortaF97;article;2017-06-08;"Algorithm-driven synthesis of data conversion architectures.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662675";0
journals/tcad/BeerelMM98;article;2017-06-14;"Covering conditions and algorithms for the synthesis of speed-independent circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.700719";0
journals/tcad/TauschWW01;article;2017-05-20;"Improved integral formulations for fast 3-D method-of-momentssolvers.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969433";0
journals/tcad/ChadhaSVCV87;article;2017-05-20;"WATOPT -- An Optimizer for Circuit Applications.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270294";0
journals/tcad/SeongM08;article;2017-05-20;"Bitmask-Based Code Compression for Embedded Systems.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917563";0
journals/tcad/LaiYL13;article;2017-05-20;"Localized Stability Checking and Design of IC Power Delivery With Distributed Voltage Regulators.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2256393";0
journals/tcad/XiangDPCW08;article;2017-05-20;"Fast Dummy-Fill Density Analysis With Coupling Constraints.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917963";0
journals/tcad/YangWK06;article;2017-05-20;"Secure Scan: A Design-for-Test Architecture for Crypto Chips.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862745";0
journals/tcad/LiuV05;article;2017-05-20;"Incremental fault diagnosis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.841070";0
journals/tcad/XiongH04;article;2017-05-20;"Full-chip routing optimization with RLC crosstalk budgeting.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823347";0
journals/tcad/OzdalJNBS15;article;2017-05-20;"Wavelet-Based Trace Alignment Algorithms for Heterogeneous Architectures.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387856";0
journals/tcad/MakW97;article;2017-05-20;"On optimal board-level routing for FPGA-based logic emulation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594833";0
journals/tcad/ChungH10;article;2017-05-20;"High-Level Design and Validation of the BlueSPARC Multithreaded Processor.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2057870";0
journals/tcad/KimK06;article;2017-05-20;"Increasing encoding efficiency of LFSR reseeding-based test compression.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855977";0
journals/tcad/ErcolaniFDOR92;article;2017-06-08;"Testability measures in pseudorandom testing.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137524";0
journals/tcad/PistoriusLM00;article;2017-05-20;"PartGen: a generator of very large circuits to benchmark thepartitioning of FPGAs.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.892855";0
journals/tcad/GongC98;article;2017-05-20;"Locating bridging faults using dynamically computed stuck-at fault dictionaries.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720323";0
journals/tcad/AroraRSR96;article;2017-05-20;"Modeling and extraction of interconnect capacitances for multilayer VLSI circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486272";0
journals/tcad/BriskVI10;article;2017-05-20;"An Optimal Linear-Time Algorithm for Interprocedural Register Allocation in High Level Synthesis Using SSA Form.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049060";0
journals/tcad/IwasakiA90;article;2017-05-20;"An analysis of the aliasing probability of multiple-input signature registers in the case of a 2";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45874";0
journals/tcad/TsengS86;article;2017-05-20;"Automated Synthesis of Data Paths in Digital Systems.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270207";0
journals/tcad/VinodL05a;article;2017-05-20;"An efficient coefficient-partitioning algorithm for realizing low-complexity digital filters.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852659";0
journals/tcad/AcarO09;article;2017-05-20;"Low-Cost Characterization and Calibration of RF Integrated Circuits through I - Q Data Analysis.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2020718";0
journals/tcad/AktunaRC99;article;2017-05-20;"Device-level early floorplanning algorithms for RF circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752922";0
journals/tcad/Sorkin87;article;2017-09-16;"Asymptotically Perfect Trivial Global Routing: A Stochastic Analysis.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270325";0
journals/tcad/MaamariR93;article;2017-05-20;"The dynamic reduction of fault simulation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184850";0
journals/tcad/AyariK94;article;2017-05-20;"A new dynamic test vector compaction for automatic test pattern generation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.265676";0
journals/tcad/WangTJ03;article;2017-05-20;"Automatic interconnection rectification for SoC design verification based on the port order fault model.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805723";0
journals/tcad/ChenKS94;article;2017-05-20;"Structural and behavioral synthesis for testability techniques.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285251";0
journals/tcad/LouTKS02;article;2017-05-20;"Estimating routing congestion using probabilistic analysis.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.974135";0
journals/tcad/HeistermanL91;article;2017-05-20;"The efficient solution of integer programs for hierarchical global routing.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137503";0
journals/tcad/Koranne15a;article;2017-05-20;"DJ VU: An Entropy Reduced Hash Function for VLSI Layout Databases.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432132";0
journals/tcad/WuCD91;article;2017-05-20;"A STRIDE towards practical 3-D device simulation-numerical and visualization considerations.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85759";0
journals/tcad/NgoyaRO97;article;2017-05-20;"Newton-Raphson iteration speed-up algorithm for the solution of nonlinear circuit equations in general-purpose CAD programs.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640621";0
journals/tcad/Beetem92;article;2017-05-20;"Hierarchical topological sorting of apparent loops via partitioning.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127622";0
journals/tcad/SureshK16;article;2017-05-20;"Managing Test Coverage Uncertainty due to Random Noise in Nano-CMOS: A Case-Study on an SRAM Array.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2449236";0
journals/tcad/WalkerT89;article;2017-05-20;"Behavioral transformation for algorithmic level IC design.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.39073";0
journals/tcad/Pomeranz15a;article;2017-05-20;"Computation of Seeds for LFSR-Based Diagnostic Test Generation.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2459031";0
journals/tcad/LiuSH11;article;2017-05-20;"Simultaneous Technology Mapping and Placement for Delay Minimization.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2089569";0
journals/tcad/OzdalBH12;article;2017-05-20;"Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2196279";0
journals/tcad/JainG94;article;2017-05-20;"Efficient symbolic simulation-based verification using the parametric form of Boolean expressions.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298036";0
journals/tcad/PomeranzR00b;article;2017-05-20;"On synchronizable circuits and their synchronizing sequences.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863649";0
journals/tcad/Patil99;article;2017-05-20;"Extension of the VR discretization scheme for velocity saturation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790627";0
journals/tcad/YuDFL08;article;2017-05-20;"Statistical Static Timing Analysis Considering Process Variation Model Uncertainty.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003302";0
journals/tcad/PsarrasLSND16;article;2017-06-14;"PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488490";0
journals/tcad/PomeranzR02b;article;2017-05-20;"n-pass n-detection fault simulation and its applications.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800453";0
journals/tcad/ParkerS90;article;2017-05-20;"An improved FET model for computer simulators.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55175";0
journals/tcad/BartlettCGH86;article;2017-05-20;"Synthesis and Optimization of Multilevel Logic under Timing Constraints.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270229";0
journals/tcad/ChandraC03;article;2017-05-20;"A unified approach to reduce SOC test data volume, scan power and testing time.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807895";0
journals/tcad/WrightS93;article;2017-05-20;"Capacitance of top leads metal - comparison between formula, simulation, and experiment.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251153";0
journals/tcad/UpadhyayaS88;article;2017-05-20;"A new approach to the design of built-in self-testing PLAs for high fault coverage.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3130";0
journals/tcad/ChoP07;article;2017-05-20;"BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907003";0
journals/tcad/KatoKKIH94;article;2017-05-20;"A rapid, stable decoupled algorithm for solving semiconductor hydrodynamic equations.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329272";0
journals/tcad/SuHYCC10;article;2017-09-16;"Clock Skew Minimization in Multi-Voltage Mode Designs Using Adjustable Delay Buffers.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061654";0
journals/tcad/EnamiNH09;article;2017-05-20;"Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013990";0
journals/tcad/AcquavivaBFV13;article;2017-06-08;"Semi-Automatic Generation of Device Drivers for Rapid Embedded Platform Development.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2257924";0
journals/tcad/HwangHLH90;article;2017-05-20;"A fast transistor-chaining algorithm for CMOS cell layout.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55207";0
journals/tcad/MinzL06;article;2017-05-20;"Block-level 3-D Global Routing With an Application to 3-D Packaging.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.860952";0
journals/tcad/LiuCH15;article;2017-05-20;"Reactant Minimization in Sample Preparation on Digital Microfluidic Biochips.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2418286";0
journals/tcad/KalavadeS98;article;2017-05-20;"Hardware/software partitioning for multifunction systems.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.720318";0
journals/tcad/KuoRD89;article;2017-05-20;"Two-dimensional analysis of a merged BiPMOS device.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31554";0
journals/tcad/LeeHB12;article;2017-05-20;"Efficient Overdetection Elimination of Acceptable Faults for Yield Improvement.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2179036";0
journals/tcad/LiuDZRG12;article;2017-05-20;"An Efficient High-Frequency Linear RF Amplifier Synthesis Method Based on Evolutionary Computation and Machine Learning Techniques.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2187207";0
journals/tcad/HuangGM03;article;2017-05-20;"Modeling nonlinear dynamics in analog circuits via root localization.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814256";0
journals/tcad/Abdel-MalekHH99;article;2017-05-20;"A boundary gradient search technique and its applications in design centering.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806810";0
journals/tcad/ShirakawaF83;article;2017-05-20;"A Rerouting Scheme for Single-Layer Printed Wiring Boards.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270044";0
journals/tcad/KodamaINNNKI015;article;2017-07-27;"Self-Aligned Double and Quadruple Patterning Aware Grid Routing Methods.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2404878";0
journals/tcad/YangK92;article;2017-05-20;"HALO: an efficient global placement strategy for standard cells.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149773";0
journals/tcad/OchottaRC96;article;2017-05-20;"Synthesis of high-performance analog circuits in ASTRX/OBLX.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489099";0
journals/tcad/GuoCCWCHC14;article;2017-08-22;"Pre-Silicon Bug Forecast.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2288688";0
journals/tcad/AgnihotriOLYKKM05;article;2017-05-20;"Mixed block placement via fractional cut recursive bisection.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846363";0
journals/tcad/RaoV06;article;2017-05-20;"Energy-Optimal Speed Control of a Generic Device.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882598";0
journals/tcad/Giles86;article;2017-05-20;"Ion Implantation Calculations in Two Dimensions Using the Boltzmann Transport Equation.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270237";0
journals/tcad/FungBC08;article;2017-05-20;"Slack Allocation and Routing to Improve FPGA Timing While Repairing Short-Path Violations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917585";0
journals/tcad/AloulRMS03;article;2017-05-20;"Solving difficult instances of Boolean satisfiability in the presence of symmetry.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.816218";0
journals/tcad/WongBKN06;article;2017-05-20;"Two Algorithms for Fast and Accurate Passivity-Preserving Model Order Reduction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873893";0
journals/tcad/LinWCP16;article;2017-05-20;"Concurrent Task Scheduling and Dynamic Voltage and Frequency Scaling in a Real-Time Embedded System With Energy Harvesting.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523450";0
journals/tcad/KhanT05;article;2017-05-20;"Rewiring for watermarking digital circuit netlists.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850855";0
journals/tcad/JooCPPCCC08;article;2017-05-20;"Energy and Performance Optimization of Demand Paging With OneNAND Flash.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006081";0
journals/tcad/ChocklerKP12;article;2017-06-14;"Computing Mutation Coverage in Interpolation-Based Model Checking.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2180382";0
journals/tcad/StoffelK04;article;2017-05-20;"Equivalence checking of arithmetic circuits on the arithmetic bit level.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826548";0
journals/tcad/ViswanathanC05;article;2017-05-20;"FastPlace: efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.846365";0
journals/tcad/Sapatnekar96;article;2017-05-20;"Wire sizing as a convex optimization problem: exploring the area-delay tradeoff.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511579";0
journals/tcad/SpindlerSJ08;article;2017-05-20;"Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925783";0
journals/tcad/KimGP94;article;2017-05-20;"Time-domain macromodels for VLSI interconnect analysis.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317469";0
journals/tcad/LuCLC10;article;2017-05-20;"A Metal-Only-ECO Solver for Input-Slew and Output-Loading Violations.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2040011";0
journals/tcad/StanionBS95;article;2017-05-20;"An efficient method for generating exhaustive test sets.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476582";0
journals/tcad/FinoFS95;article;2017-06-08;"Automatic symbolic analysis of switched-capacitor filtering networks using signal flow graphs.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391733";0
journals/tcad/ZhaoJSZX15;article;2017-06-08;"Wear Relief for High-Density Phase Change Memory Through Cell Morphing Considering Process Variation.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2376989";0
journals/tcad/LiW95;article;2017-05-20;"Cellular automata for efficient parallel logic and fault simulation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.387734";0
journals/tcad/YuB10;article;2017-05-20;"Diagnosis of Integrated Circuits With Multiple Defects of Arbitrary Characteristics.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048352";0
journals/tcad/AllanW99;article;2017-05-20;"Efficient extra material critical area algorithms.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790624";0
journals/tcad/CaoJXHFHH08;article;2017-05-20;"Fashion: A Fast and Accurate Solution to Global Routing Problem.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917590";0
journals/tcad/Schmidt82;article;2017-05-20;"Circuit Pack Parameter Estimation Using Rent's Rule.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270010";0
journals/tcad/Jha90;article;2017-05-20;"Strong fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuits.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46809";1
journals/tcad/NassifSD84;article;2017-05-20;"FABRICS II: A Statistically Based IC Fabrication Process Simulator.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270055";0
journals/tcad/ArumiMFEHK13;article;2017-06-08;"Diagnosis of Interconnect Full Open Defects in the Presence of Gate Leakage Currents.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228269";0
journals/tcad/PathaniaVSMH17;article;2017-07-26;"Optimal Greedy Algorithm for Many-Core Scheduling.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2618880";0
journals/tcad/YunD99a;article;2017-05-20;"Automatic synthesis of extended burst-mode circuits. II. (Automaticsynthesis).";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743715";0
journals/tcad/SastryP91;article;2017-05-20;"Estimating the minimum of partitioning and floorplanning problems.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68416";0
journals/tcad/PecheuxLV05;article;2017-05-20;"VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.841071";0
journals/tcad/BeniniVM98;article;2017-05-20;"Iterative remapping for logic circuits.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728916";0
journals/tcad/WeerasekeraPZT09;article;2017-05-20;"Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2021734";0
journals/tcad/MahmoudSF14;article;2017-05-20;"Design Framework to Overcome Aging Degradation of the 16 nm VLSI Technology Circuits.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2299713";0
journals/tcad/ZhongLLZLWS16;article;2017-05-20;"Energy-Efficient In-Memory Paging for Smartphones.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512904";0
journals/tcad/AcaryBB10;article;2017-05-20;"Time-Stepping Numerical Simulation of Switched Circuits Within the Nonsmooth Dynamical Systems Approach.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049134";0
journals/tcad/DagaB97;article;2017-05-20;"Interface finite-state machines: definition, minimization, and decomposition.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631212";0
journals/tcad/TangSW99;article;2017-05-20;"Diagnosis of clustered faults for identical degree topologies.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775637";0
journals/tcad/DaemsGS03;article;2017-05-20;"Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810742";0
journals/tcad/SavojMB16;article;2017-05-20;"m-Inductive Property of Sequential Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481860";0
journals/tcad/ShafikY0MMA16;article;2017-09-16;"Learning Transfer-Based Adaptive Energy Minimization in Embedded Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481867";0
journals/tcad/HwangFK87;article;2017-05-20;"An Efficient Approach to Gate Matrix Layout.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270323";0
journals/tcad/MakarenkoT86;article;2017-05-20;"A Statistical Analysis of PLA Folding.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270176";0
journals/tcad/DuttD00;article;2017-05-20;"Probability-based approaches to VLSI circuit partitioning.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845078";0
journals/tcad/GardnerLR91;article;2017-05-20;"A parallel block iterative method for the hydrodynamic device model.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85765";0
journals/tcad/VaishnavP01;article;2017-05-20;"Alphabetic trees-theory and applications in layout-driven logicsynthesis.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905675";0
journals/tcad/HoSS93;article;2017-05-20;"An exact algorithm for single-layer wire length minimization.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184855";0
journals/tcad/AgrawalRS90;article;2017-05-20;"Automatic modeling of switch-level networks using partial orders [MOS circuits].";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55209";0
journals/tcad/SapatnekarRVK93;article;2017-05-20;"An exact solution to the transistor sizing problem for CMOS circuits using convex optimization.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248073";0
journals/tcad/Ciesielski89;article;2017-05-20;"Layer assignment for VLSI interconnect delay minimization.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31525";0
journals/tcad/KuoCC09;article;2017-05-20;"Efficient Boolean Characteristic Function for Timed Automatic Test Pattern Generation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013269";0
journals/tcad/ChoudhuryM09;article;2017-05-20;"Reliability Analysis of Logic Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2012530";0
journals/tcad/JohnsonKMW84;article;2017-05-20;"Chip Substrate Resistance Modeling Technique for Integrated Circuit Design.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270066";0
journals/tcad/DevadasM90;article;2017-05-20;"Easily testable PLA-based finite state machines.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55190";0
journals/tcad/BenkoskiMCM90;article;2017-05-20;"Timing verification using statically sensitizable paths.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62737";0
journals/tcad/PauwW90;article;2017-05-20;"Multiple storage adaptive multi-trees.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46800";0
journals/tcad/LiJ98;article;2017-05-20;"Machine learning-based VLSI cells shape function estimation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709400";0
journals/tcad/SzeWW04;article;2017-06-14;"Multilevel circuit clustering for delay minimization.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.829817";0
journals/tcad/PomeranzR09b;article;2017-05-20;"Forward-Looking Reverse Order Fault Simulation for n -Detection Test Sets.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2023193";0
journals/tcad/HauckB97a;article;2017-05-20;"Pin assignment for multi-FPGA systems.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658564";0
journals/tcad/JoneM93;article;2017-05-20;"Multiple fault testing using minimal single fault test set for fanout-free circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184851";0
journals/tcad/WangHSCBD14;article;2017-09-16;"A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2347929";0
journals/tcad/RileyS86;article;2017-05-20;"Models for a New Profit-Based Methodology for Statistical Design of Integrated Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270183";0
journals/tcad/Sinanoglu13;article;2017-05-20;"Scan to Nonscan Conversion via Test Cube Analysis.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2218603";0
journals/tcad/Gonzalez-EchevarriaCRFSVL14;article;2017-09-16;"Automated Generation of the Optimal Performance Trade-Offs of Integrated Inductors.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2316092";0
journals/tcad/CrippaTC02;article;2017-06-08;"A statistical methodology for the design of high-performance CMOScurrent-steering digital-to-analog converters.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.992761";0
journals/tcad/YangT12;article;2017-05-20;"Efficient Trace Signal Selection for Silicon Debug by Error Transmission Analysis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2171184";0
journals/tcad/Rinaldi96;article;2017-05-20;"Fast and simple method for calculating the minority-carrier current in arbitrarily doped semiconductors.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.511582";0
journals/tcad/YamamuraH90;article;2017-05-20;"A globally and quadratically convergent algorithm for solving nonlinear resistive networks.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55173";0
journals/tcad/MukherjeeD12;article;2017-05-20;"Assertion Aware Sampling Refinement: A Mixed-Signal Perspective.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2202394";0
journals/tcad/LindermeirGA99;article;2017-05-20;"Analog testing by characteristic observation inference.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784126";0
journals/tcad/ChangS05;article;2017-05-20;"Statistical timing analysis under spatial correlations.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850834";0
journals/tcad/HuBC16;article;2017-05-20;"Fault Diagnosis for Leakage and Blockage Defects in Flow-Based Microfluidic Biochips.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488489";0
journals/tcad/ZhuGSDJ08;article;2017-05-20;"Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925793";0
journals/tcad/TsengH05;article;2017-05-20;"False coupling exploration in timing analysis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852435";0
journals/tcad/Al-KhaliliZA90;article;2017-05-20;"A module generator for optimized CMOS buffers.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62730";0
journals/tcad/WuCC95;article;2017-05-20;"LILA: layout generation for iterative logic arrays.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469662";0
journals/tcad/LahiriRLD04;article;2017-05-20;"Design of high-performance system-on-chips using communication architecture tuners.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826585";0
journals/tcad/ShenQXWZL11;article;2017-05-20;"A Halting Algorithm to Determine the Existence of the Decoder.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2159792";0
journals/tcad/RakC10;article;2017-05-20;"Macromodeling of the Memristor in SPICE.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042900";0
journals/tcad/ShenHP12;article;2017-05-20;"Native Simulation of MPSoC Using Hardware-Assisted Virtualization.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2187526";0
journals/tcad/HwangG95;article;2017-05-20;"Min-cut replication in partitioned networks.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363121";0
journals/tcad/GroszT82;article;2017-05-20;"Some Modifications to Newton's Method for the Determination of the Steady-State Response of Nonlinear Oscillatory Circuits.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270002";0
journals/tcad/ChangfanHT00;article;2017-05-20;"Timing optimization on routed designs with incremental placementand routing characterization.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828547";0
journals/tcad/TuRCLMQKH93;article;2017-05-20;"Berkeley reliability tools-BERT.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256927";0
journals/tcad/DabiriNMPS08;article;2017-05-20;"General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003268";0
journals/tcad/MaDWS89;article;2017-06-08;"Logic verification algorithms and their parallel implementation.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21836";0
journals/tcad/CheonW03;article;2017-05-20;"Design hierarchy-guided multilevel circuit partitioning.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809659";0
journals/tcad/0001M13;article;2017-05-20;"A Two-Variable Model for SAT-Based ATPG.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2275254";0
journals/tcad/JallepalliMPHM16;article;2017-05-20;"Employing Scaled Sigma Sampling for Efficient Estimation of Rare Event Probabilities in the Absence of Input Domain Mapping.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523447";0
journals/tcad/HsiehLC06;article;2017-05-20;"Vectorless Estimation of Maximum Instantaneous Current for Sequential Circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873894";0
journals/tcad/YanH96;article;2017-05-20;"Minimizing the number of switchboxes for region definition and ordering assignment.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489104";0
journals/tcad/StrojwasD91;article;2017-05-20;"An efficient algorithm for parametric fault simulation of monolithic IC's.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85741";0
journals/tcad/WangFCB09;article;2017-05-20;"Deviation-Based LFSR Reseeding for Test-Data Compression.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009166";0
journals/tcad/EkpanyapongHL06;article;2017-05-20;"Profile-Driven Instruction Mapping for Dataflow Architectures.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883927";0
journals/tcad/SuC00;article;2017-05-20;"Intrinsic response extraction for the removal of the parasiticeffects in analog test buses.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838993";0
journals/tcad/XuN05;article;2017-05-20;"Modular SOC testing with reduced wrapper count.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852447";0
journals/tcad/PykaFHS99;article;2017-05-20;"Three-dimensional simulation of HPCVD-linking continuum transport and reaction kinetics with topography simulation.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811323";0
journals/tcad/Hook92;article;2017-05-20;"Automatic extraction of circuit models from layout artwork for a BiCMOS technology.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137518";0
journals/tcad/GuptaJ88;article;2017-05-20;"A universal test set for CMOS circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3197";0
journals/tcad/MaoC94;article;2017-05-20;"Reducing correlation to improve coverage of delay faults in scan-path design.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277638";0
journals/tcad/KavousianosC11;article;2017-05-20;"Generation of Compact Stuck-At Test Sets Targeting Unmodeled Defects.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2101750";0
journals/tcad/DuLFCILLGFCT17;article;2017-07-26;"An Accelerator for High Efficient Vision Processing.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2584062";0
journals/tcad/GuzeyWLF10;article;2017-06-14;"Increasing the Efficiency of Simulation-Based Functional Verification Through Unsupervised Support Vector Analysis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034347";0
journals/tcad/VittalM97;article;2017-05-20;"Crosstalk reduction for VLSI.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.594834";0
journals/tcad/ChatzigeorgiouNT99;article;2017-05-20;"A modeling technique for CMOS gates.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759070";0
journals/tcad/DivekarL82;article;2017-05-20;"Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270001";0
journals/tcad/FujinagaTKUKT95;article;2017-05-20;"3-D numerical modeling of thermal flow for insulating thin film using surface diffusion.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384427";0
journals/tcad/ShenC03;article;2017-05-20;"Bounds on the number of slicing, mosaic, and general floorplans.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818136";0
journals/tcad/LakshminarayanaJ99a;article;2017-05-20;"FACT: a framework for applying throughput and power optimizing transformations to control-flow-intensive behavioral descriptions.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806804";1
journals/tcad/TurchettiM84;article;2017-05-20;"A CAD-Oriented Analytical MOSFET Model for High-Accuracy Applications.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270064";0
journals/tcad/LongZM08;article;2017-05-20;"EBOARST: An Efficient Edge-Based Obstacle-Avoiding Rectilinear Steiner Tree Construction Algorithm.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006098";0
journals/tcad/ChengW91;article;2017-05-20;"An improved two-way partitioning algorithm with stable performance [VLSI].";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103500";0
journals/tcad/Wey88;article;2017-05-20;"On yield consideration for the design of redundant programmable logic arrays.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3187";0
journals/tcad/AdirNZ12;article;2017-05-20;"Concurrent Generation of Concurrent Programs for Post-Silicon Validation.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2189394";0
journals/tcad/ShamY03;article;2017-06-08;"Routability-driven floorplanner with buffer block planning.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.809649";0
journals/tcad/DagenaisGR92;article;2017-05-20;"Transistor-level estimation of worst-case delays in MOS VLSI circuits.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124425";0
journals/tcad/PomeranzR99;article;2017-05-20;"A comment on "Improving a nonenumerative method to estimate path delay fault coverage".";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759083";0
journals/tcad/YanLJ05;article;2017-05-20;"Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850895";1
journals/tcad/Li07;article;2017-05-20;"Testing Ternary Content Addressable Memories With Comparison Faults Using March-Like Tests.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884415";0
journals/tcad/ZhangY13;article;2017-05-20;"Efficient Space Management Techniques for Large-Scale Interconnect Capacitance Extraction With Floating Random Walks.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2273985";0
journals/tcad/KagarisT02;article;2017-05-20;"On the nonenumerative path delay fault simulation problem.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801108";0
journals/tcad/Lowther88;article;2017-05-20;"The solution of a numerical problem encountered when adding a mobility model to a finite-element device simulator.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3224";0
journals/tcad/RajskiTKM04;article;2017-05-20;"Embedded deterministic test.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826558";0
journals/tcad/KatzenelsonW86;article;2017-05-20;"VLSI Simulation and Data Abstractions.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270206";0
journals/tcad/ZhouA01;article;2017-05-20;"Buffer minimization in pass transistor logic.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920711";0
journals/tcad/LiD14;article;2017-05-20;"A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2307533";0
journals/tcad/KazmierskiWAM12;article;2017-09-16;"An Explicit Linearized State-Space Technique for Accelerated Simulation of Electromagnetic Vibration Energy Harvesters.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2176124";0
journals/tcad/VandeweerdCRSM89;article;2017-05-20;"REDUSA: module generation by automatic elimination of superfluous blocks in regular structures.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.35551";0
journals/tcad/CallegariBWA09;article;2017-06-14;"A Statistical Diagnosis Approach for Analyzing Design-Silicon Timing Mismatch.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030394";0
journals/tcad/ChoiSP05;article;2017-05-20;"Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839485";0
journals/tcad/ChenNCGLRCHC16;article;2017-09-19;"FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs With the FCUDA Flow.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2552821";0
journals/tcad/BushnellD89;article;2017-05-20;"Automated design tool execution in the Ulysses design environment.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21847";0
journals/tcad/BeltrameFS10;article;2017-06-08;"Decision-Theoretic Design Space Exploration of Multiprocessor Platforms.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049053";0
journals/tcad/BachtoldKB96;article;2017-06-08;"Enhanced multipole acceleration technique for the solution of large Poisson computations.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552087";0
journals/tcad/RogierZ03;article;2017-06-08;"A fast technique based on perfectly matched layers for the full-wave solution of 2-D dispersive microstrip lines.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819425";0
journals/tcad/BalkirYP94;article;2017-05-20;"Numerical integration using Bezier splines.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285248";0
journals/tcad/LokanathanB99;article;2017-05-20;"A methodology for concurrent process-circuit optimization.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.771174";0
journals/tcad/HubnerVC97;article;2017-05-20;"Partitioning and analysis of static digital CMOS circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.663819";0
journals/tcad/Jerome85;article;2017-05-20;"The Role of Semiconductor Device Diameter and Energy-Band Bending in Convergence of Picard Iteration for Gummel's Map.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270147";0
journals/tcad/RundensteinerGB93;article;2017-05-20;"Component synthesis from functional descriptions.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240076";0
journals/tcad/PaikCC17;article;2017-07-26;"Dynamic Allocation Mechanism to Reduce Read Latency in Collaboration With a Device Queue in Multichannel Solid-State Devices.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2589901";0
journals/tcad/LiuM88;article;2017-05-20;"Design of large embedded CMOS PLAs for built-in self-test.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3129";0
journals/tcad/SchieM89;article;2017-05-20;"Two methods to improve the performance of Monte Carlo simulations of ion implantation in amorphous targets.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21829";0
journals/tcad/ChenSCJW13;article;2017-05-20;"A Numerically Efficient Formulation for Time-Domain Electromagnetic-Semiconductor Cosimulation for Fast-Transient Systems.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2232709";0
journals/tcad/SuL97;article;2017-05-20;"A phase assignment method for virtual-wire-based hardware emulation.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644040";0
journals/tcad/GhasemazarP11;article;2017-05-20;"Optimizing the Power-Delay Product of a Linear Pipeline by Opportunistic Time Borrowing.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2159218";0
journals/tcad/ShawkiSE90;article;2017-05-20;"2-D simulation of degenerate hot electron transport in MODFETs including DX center trapping.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62752";0
journals/tcad/YakopcicTSP13;article;2017-05-20;"Generalized Memristive Device SPICE Model and its Application in Circuit Design.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2252057";0
journals/tcad/Vu-QuocZN04;article;2017-05-20;"Efficient simulation of coupled circuit-field problems: generalized Falk method.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.832640";0
journals/tcad/ApanovichLPSB94;article;2017-05-20;"Steady-state and transient analysis of submicron devices using energy balance and simplified hydrodynamic models.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285243";0
journals/tcad/FerentD13;article;2017-05-20;"Symbolic Matching and Constraint Generation for Systematic Comparison of Analog Circuits.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2234826";0
journals/tcad/KimHKAK08;article;2017-05-20;"Total Energy Minimization of Real-Time Tasks in an On-Chip Multiprocessor Using Dynamic Voltage Scaling Efficiency Metric.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006094";0
journals/tcad/YangWWI06;article;2017-05-20;"Fast detection of data retention faults and other SRAM cell open defects.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852680";0
journals/tcad/DuanM06a;article;2017-05-20;"Robust Simulation of High-Q Oscillators Using a Homotopy-Based Harmonic Balance Method.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882602";0
journals/tcad/PatelS05;article;2017-05-20;"Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850819";0
journals/tcad/Al-JunaidKWB06;article;2017-05-20;"Timeless Discretization of Magnetization Slope in the Modeling of Ferromagnetic Hysteresis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882476";0
journals/tcad/ReddiB11;article;2017-05-20;"Resilient Architectures via Collaborative Design: Maximizing Commodity Processor Performance in the Presence of Variations.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2163635";0
journals/tcad/CarmonaCKT09;article;2017-09-16;"Elastic Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030436";0
journals/tcad/WuM97;article;2017-05-20;"Routing for array-type FPGA's.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631213";0
journals/tcad/Lee89;article;2017-05-20;"Universality of mobility-gate field characteristics of electrons in the inversion charge layer and its application in MOSFET modeling.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31529";0
journals/tcad/CzyszMMRST11;article;2017-05-20;"Deterministic Clustering of Incompatible Test Cubes for Higher Power-Aware EDT Compression.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2126574";0
journals/tcad/YuB12a;article;2017-05-20;"Improving Diagnosis Through Failing Behavior Identification.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2196278";0
journals/tcad/GongZLTZ11;article;2017-07-20;"Binning Optimization for Transparently-Latched Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2081870";0
journals/tcad/AadithyaDVR13;article;2017-06-08;"Accurate Prediction of Random Telegraph Noise Effects in SRAMs and DRAMs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2212897";0
journals/tcad/SrinivasJA96;article;2017-05-20;"Functional test generation for synchronous sequential circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503950";0
journals/tcad/ChenLWL95;article;2017-05-20;"TRACER-fpga: a router for RAM-based FPGA's.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365127";0
journals/tcad/KimYK11;article;2017-05-20;"Program Phase-Aware Dynamic Voltage Scaling Under Variable Computational Workload and Memory Stall Environment.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2068630";0
journals/tcad/RamdasS13;article;2017-05-20;"Testing Chips With Spare Identical Cores.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2245376";0
journals/tcad/Koranne15;article;2017-05-20;"Design and Analysis of Silicon Photonics Wave Guides Using Symbolic Methods.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394398";0
journals/tcad/WordelmanKS98;article;2017-05-20;"Comparison of statistical enhancement methods for Monte Carlo semiconductor simulation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736562";0
journals/tcad/ChuFHL86;article;2017-05-20;"A Database-Driven VLSI Design System.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270185";0
journals/tcad/LeiM13;article;2017-05-20;"Simultaneous Constrained Pin Assignment and Escape Routing Considering Differential Pairs for FPGA-PCB Co-Design.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2276536";0
journals/tcad/DrechslerB97;article;2017-06-14;"Sympathy: fast exact minimization of fixed polarity Reed-Muller expressions for symmetric functions.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.559327";0
journals/tcad/WangZ07;article;2017-05-20;"Optimal Jumper Insertion for Antenna Avoidance Considering Antenna Charge Sharing.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.893551";0
journals/tcad/GhoshRJ99;article;2017-05-20;"Hierarchical test generation and design for testability methods for ASPPs and ASIPs.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748165";0
journals/tcad/DaveJ98;article;2017-05-20;"COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728913";0
journals/tcad/Wong08;article;2017-05-20;"Efficient Positive-Real Balanced Truncation of Symmetric Systems Via Cross-Riccati Equations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915534";0
journals/tcad/EickSLSG11;article;2017-05-20;"Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2097172";0
journals/tcad/PatilB90;article;2017-05-20;"A parallel branch and bound algorithm for test generation.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46806";0
journals/tcad/PomeranzR02a;article;2017-05-20;"Test compaction for at-speed testing of scan circuits based onnonscan test. sequences and removal of transfer sequences.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1004314";0
journals/tcad/HoOCT15;article;2017-06-08;"Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2379656";0
journals/tcad/ZengL09;article;2017-05-20;"Locality-Driven Parallel Power Grid Optimization.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2020719";0
journals/tcad/BelkhaleBB93;article;2017-05-20;"Task scheduling for exploiting parallelism and hierarchy in VLSI CAD algorithms.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277604";0
journals/tcad/WangW08;article;2017-05-20;"An Efficient Unknown BlockingScheme for Low Control Data Volume and High Observability.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006093";0
journals/tcad/WangLC04;article;2017-06-14;"Critical path selection for delay fault testing based upon a statistical timing model.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.835137";0
journals/tcad/WangZKTC14;article;2017-05-20;"Built-In Self-Test, Diagnosis, and Repair of MultiMode Power Switches.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2314303";0
journals/tcad/FujiyoshiKI09;article;2017-05-20;"A Tree Based Novel Representation for 3D-Block Packing.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2015424";0
journals/tcad/XiaoY11;article;2017-05-20;"Placement and Routing for Cross-Referencing Digital Microfluidic Biochips.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2113730";0
journals/tcad/ChanSZ94;article;2017-05-20;"Spectral K-way ratio-cut partitioning and clustering.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310898";0
journals/tcad/DongR08;article;2017-05-20;"General-Purpose Nonlinear Model-Order Reduction Using Piecewise-Polynomial Representations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.907272";0
journals/tcad/ShendeBM06;article;2017-05-20;"Synthesis of quantum-logic circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855930";0
journals/tcad/SchenkRG04;article;2017-05-20;"The effects of unsymmetric matrix permutations and scalings in semiconductor device and circuit simulation.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823345";0
journals/tcad/HuangW16a;article;2017-05-20;"UI-Timer 1.0: An Ultrafast Path-Based Timing Analysis Algorithm for CPPR.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2524566";0
journals/tcad/AlpertDK01;article;2017-05-20;"RC delay metrics for performance optimization.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.920682";0
journals/tcad/MarculescuOPJH09;article;2017-09-16;"Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2010691";0
journals/tcad/GuerrieriS88;article;2017-06-08;"Three-dimensional capacitance evaluation on a Connection Machine.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.9183";0
journals/tcad/FangJ95;article;2017-05-20;"Timing optimization by gate resizing and critical path identification.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370424";0
journals/tcad/WangLJHS06;article;2017-05-20;"Improving Ariadne's Bundle by Following Multiple Threads in Abstraction Refinement.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873897";0
journals/tcad/Pixley92;article;2017-05-20;"A theory and implementation of sequential hardware equivalence.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.180261";0
journals/tcad/CookePC92;article;2017-05-20;"S-parameter analysis of multiconductor, integrated circuit interconnect systems.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124422";0
journals/tcad/WangW92a;article;2017-05-20;"Optimal floorplan area optimization.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.149770";0
journals/tcad/KoushanfarKHPP01;article;2017-05-20;"Symbolic debugging of embedded hardware and software.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913757";0
journals/tcad/GrosseWDD09;article;2017-06-14;"Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017215";0
journals/tcad/DunlopK85;article;2017-05-20;"A Procedure for Placement of Standard-Cell VLSI Circuits.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270101";0
journals/tcad/El-MalehKS06;article;2017-06-08;"Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse-Order Restoration and Test Relaxation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873895";0
journals/tcad/KimK17;article;2017-07-28;"Adjustable Delay Buffer Allocation under Useful Clock Skew Scheduling.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2597213";0
journals/tcad/ChaudharyP95;article;2017-05-20;"Computing the area versus delay trade-off curves in technology mapping.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476578";0
journals/tcad/FairGJKRRS91;article;2017-05-20;"Two-dimensional process simulation using verified phenomenological models.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79501";0
journals/tcad/ZhuZJHY05;article;2017-05-20;"Spanning graph-based nonrectilinear steiner tree algorithms.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850862";0
journals/tcad/ChangJC12;article;2017-06-08;"Timing ECO Optimization Via Bzier Curve Smoothing and Fixability Identification.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2209117";0
journals/tcad/AlistarPM16;article;2017-09-16;"Synthesis of Application-Specific Fault-Tolerant Digital Microfluidic Biochip Architectures.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2528498";0
journals/tcad/SalujaSK88;article;2017-05-20;"A concurrent testing technique for digital circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16803";0
journals/tcad/Edwards02;article;2017-05-20;"An Esterel compiler for large control-dominated systems.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980257";1
journals/tcad/ChenLC03;article;2017-05-20;"INDUCTWISE: inductance-wise interconnect simulator and extractor.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814260";0
journals/tcad/XuLLOCP17;article;2017-07-26;"Redundant Local-Loop Insertion for Unidirectional Routing.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2651811";0
journals/tcad/LahiriRD01;article;2017-05-20;"System-level performance analysis for designing on-chipcommunication architectures.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924830";0
journals/tcad/PomeranzR09;article;2017-05-20;"Functional Broadside Tests Under an Expanded Definition of Functional Operation Conditions.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009152";0
journals/tcad/ShihLYLKLSW14;article;2017-05-20;"DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2323203";0
journals/tcad/CaldwellKM03;article;2017-05-20;"Hierarchical whitespace allocation in top-down placement.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.818375";0
journals/tcad/ValamehrSKMHIL13;article;2017-05-20;"A 3-D Split Manufacturing Approach to Trustworthy System Development.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2227257";0
journals/tcad/TummeltshammerHP07;article;2017-05-20;"Time-Multiplexed Multiple-Constant Multiplication.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.893549";0
journals/tcad/SrinivasanGK12;article;2017-05-20;"A Wavelet-Based Spatio-Temporal Heat Dissipation Model for Reordering of Program Phases to Produce Temperature Extremes in a Chip.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2208643";0
journals/tcad/DamianiOFR89;article;2017-06-08;"An analytical model for the aliasing probability in signature analysis testing.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.41499";0
journals/tcad/WehmeyerJSMB01;article;2017-05-20;"Analysis of the influence of register file size on energyconsumption, code size, and execution time.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.959862";0
journals/tcad/GuoRP03;article;2017-05-20;"Reverse-order-restoration-based static test compaction for synchronous sequential circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807885";0
journals/tcad/MuttrejaRRJ07a;article;2017-05-20;"Hybrid Simulation for Energy Estimation of Embedded Software.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895760";0
journals/tcad/Szymanski85;article;2017-05-20;"Dogleg Channel Routing is NP-Complete.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270096";0
journals/tcad/RoychowdhuryNP94;article;2017-05-20;"Algorithms for the transient simulation of lossy interconnect.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273746";0
journals/tcad/ParkLK17;article;2017-07-26;"FRESH: A New Test Result Extraction Scheme for Fast TSV Tests.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2578883";0
journals/tcad/VermaBI08;article;2017-05-20;"Data-Flow Transformations to Maximize the Use of Carry-Save Representation in Arithmetic Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003280";0
journals/tcad/WangMR05;article;2017-05-20;"ADAMIN: automated, accurate macromodeling of digital aggressors for power and ground supply noise prediction.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839470";0
journals/tcad/Hayes84;article;2017-05-20;"Fault Modeling for Digital MOS Integrated Circuits.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270076";0
journals/tcad/MasudaAMY88;article;2017-05-20;"MOSTSM: a physically based charge conservative MOSFET model.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16801";0
journals/tcad/MohanM93;article;2017-05-20;"Wolverines: standard cell placement on a network of workstations.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.240079";0
journals/tcad/TzengCH09;article;2017-05-20;"Layout-Based Defect-Driven Diagnosis for Intracell Bridging Defects.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2017216";0
journals/tcad/XingK02;article;2017-05-20;"Shortest path search using tiles and piecewise linear costpropagation.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980255";0
journals/tcad/YilmazD09;article;2017-05-20;"Analog Layout Generator for CMOS Circuits.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009137";0
journals/tcad/LiSH94;article;2017-05-20;"A probabilistic timing approach to hot-carrier effect estimation.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.317465";0
journals/tcad/SharmaA93;article;2017-05-20;"OPTIMA: A nonlinear model parameter extraction program with statistical confidence region algorithms.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238034";0
journals/tcad/BanerjeeMRC06;article;2017-05-20;"An integrated DFT solution for mixed-signal SOCs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855972";0
journals/tcad/PotkonjakS98;article;2017-05-20;"Behavioral optimization using the manipulation of timing constraints.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728915";0
journals/tcad/BorrielloVC99;article;2017-05-20;"Guest Editorial.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1999.739053";0
journals/tcad/FengM09;article;2017-05-20;"Algorithms for Automatic Model Topology Formulation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013994";0
journals/tcad/RaviLJ00;article;2017-05-20;"TAO-BIST: A framework for testability analysis and optimization forbuilt-in self-test of RTL circuits.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856976";0
journals/tcad/HoCCL05;article;2017-06-08;"Crosstalk- and performance-driven multilevel full-chip routing.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847902";0
journals/tcad/LiBSZ08;article;2017-07-20;"Model Order Reduction of Parameterized Interconnect Networks via a Two-Directional Arnoldi Process.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927768";0
journals/tcad/MatsuzawaMHS87;article;2017-05-20;"Two-Dimensional Simulation of Photolithography on Reflective Stepped Substrate.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270291";0
journals/tcad/JiangLJ09;article;2017-05-20;"Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009163";0
journals/tcad/FengRK05;article;2017-06-08;"Preserving the film coefficient as a parameter in the compact thermal model for fast electrothermal simulation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852660";0
journals/tcad/LeeKHBK03;article;2017-05-20;"Chip-level charged-device modeling and simulation in CMOS integrated circuits.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805720";0
journals/tcad/SanyalGK09;article;2017-05-20;"An Improved Soft-Error Rate Measurement Technique.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014003";0
journals/tcad/SesicDM08;article;2017-05-20;"Dynamic Power Management of a System With a Two-Priority Request Queue Using Probabilistic-Model Checking.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.911342";0
journals/tcad/Entrena-ArrontesC95;article;2017-06-08;"Combinational and sequential logic optimization by redundancy addition and removal.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391740";0
journals/tcad/BronckersSPVR09;article;2017-05-20;"A Methodology to Predict the Impact of Substrate Noise in Analog/RF Systems.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030360";0
journals/tcad/ZhaoPSB02;article;2017-05-20;"Hierarchical analysis of power distribution networks.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980256";0
journals/tcad/ShepardT00;article;2017-05-20;"Return-limited inductances: a practical approach to on-chipinductance extraction.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.838992";0
journals/tcad/Moldovan87;article;2017-05-20;"ADVIS: A Software Package for the Design of Systolic Arrays.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270243";0
journals/tcad/WempleY95;article;2017-05-20;"Integrated circuit substrate coupling models based on Voronoi tessellation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.476576";0
journals/tcad/RutenbarA88;article;2017-05-20;"Systolic routing hardware: performance evaluation and optimization.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3173";0
journals/tcad/CongLXZ16;article;2017-05-20;"An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488491";0
journals/tcad/TianWB01;article;2017-05-20;"Model-based dummy feature placement for oxide chemical-mechanicalpolishing manufacturability.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.931037";0
journals/tcad/ChungJ13;article;2017-05-20;"Functional Timing Analysis Made Fast and General.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2256461";0
journals/tcad/FengMY04;article;2017-05-20;"Constrained floorplanning using network flows.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825877";0
journals/tcad/SwierczynskiFKP15;article;2017-05-20;"FPGA Trojans Through Detecting and Weakening of Cryptographic Primitives.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2399455";0
journals/tcad/Pomeranz04;article;2017-05-20;"Constrained test generation for embedded synchronous sequential circuits with serial-input access.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819886";0
journals/tcad/JessKNOV06;article;2017-05-20;"Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.881332";0
journals/tcad/TannirK10;article;2017-05-20;"Computation of Intermodulation Distortion in RF Circuits Using Single-Tone Moments Analysis.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2044672";0
journals/tcad/LimJK13;article;2017-05-20;"An Optimal Allocation Algorithm of Adjustable Delay Buffers and Practical Extensions for Clock Skew Optimization in Multiple Power Mode Designs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2220769";0
journals/tcad/Phillips03;article;2017-05-20;"Projection-based approaches for model reduction of weakly nonlinear, time-varying systems.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.806605";0
journals/tcad/GiaquintaMP15;article;2017-06-08;"Maximum Convex Subgraphs Under I/O Constraint for Automatic Identification of Custom Instructions.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2387375";0
journals/tcad/Gonzalez84;article;2017-05-20;"An Approximation Problem for the Multi-Via Assignment Problem.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270084";0
journals/tcad/FukuiYYHM87;article;2017-05-20;"A Block Interconnection Algorithm for Hierarchical Layout System.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270283";0
journals/tcad/SeomunKS08;article;2017-05-20;"Skewed Flip-Flop and Mixed-V";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006084";0
journals/tcad/PengPL15;article;2017-05-20;"Multi-TSV and E-Field Sharing Aware Full-chip Extraction and Mitigation of TSV-to-Wire Coupling.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2446934";0
journals/tcad/FujiyoshiM00;article;2017-05-20;"Arbitrary convex and concave rectilinear block packing usingsequence-pair.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828551";0
journals/tcad/KahngR06a;article;2017-05-20;"Wirelength minimization for min-cut placements via placement feedback.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855917";0
journals/tcad/KahngX04;article;2017-05-20;"Local unidirectional bias for cutsize-delay tradeoff in performance-driven bipartitioning.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825847";1
journals/tcad/PavanLCZC03;article;2017-06-08;"A complete model of E";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814952";0
journals/tcad/HungWGS93;article;2017-05-20;"Improving the performance of parallel relaxation-based circuit simulators.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248088";0
journals/tcad/LiuPM15;article;2017-06-14;"Procrustes";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2421911";0
journals/tcad/ZuluagaT09;article;2017-05-20;"Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2026355";0
journals/tcad/JavaidIP10;article;2017-05-20;"Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061353";0
journals/tcad/WardKVLASP13;article;2017-05-20;"Structure-Aware Placement Techniques for Designs With Datapaths.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2233862";0
journals/tcad/SeifiPV99;article;2017-05-20;"Probabilistic design of integrated circuits with correlated input parameters.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775639";0
journals/tcad/SunFDL12;article;2017-05-20;"Efficient SRAM Failure Rate Prediction via Gibbs Sampling.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2209884";0
journals/tcad/Casinovi01;article;2017-05-20;"Effect of the switching order on power dissipation inswitched-capacitor circuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969432";0
journals/tcad/Bailey92;article;2017-05-20;"How circuit size affects parallelism.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124399";0
journals/tcad/KannanKSK15;article;2017-05-20;"Security Vulnerabilities of Emerging Nonvolatile Main Memories and Countermeasures.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2369741";0
journals/tcad/BazarganKS99;article;2017-05-20;"Nostradamus: a floorplanner of uncertain designs.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.752923";0
journals/tcad/SinhaZ06;article;2017-05-20;"Gate-size optimization under timing constraints for coupling-noise reduction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855932";0
journals/tcad/KirovskiPG99;article;2017-05-20;"Improving the observability and controllability of datapaths foremulation-based debugging.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806800";1
journals/tcad/LeeS10;article;2017-05-20;"A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049050";0
journals/tcad/Balsamo0WBAMB16;article;2017-05-20;"Graceful Performance Modulation for Power-Neutral Transient Computing Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2527713";0
journals/tcad/IbrahimBB12;article;2017-06-08;"GREDA: A Fast and More Accurate Gate Reliability EDA Tool.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2176123";0
journals/tcad/RongP06;article;2017-05-20;"Battery-aware power management based on Markovian decision processes.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855975";0
journals/tcad/HuangAT98;article;2017-05-20;"Diagnosis of clustered faults and wafer testing.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681263";0
journals/tcad/XuZY17;article;2017-07-27;"Floating Random Walk-Based Capacitance Extraction for General Non-Manhattan Conductor Structures.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2561968";0
journals/tcad/PedramP99;article;2017-05-20;"Interconnection analysis for standard cell layouts.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790628";0
journals/tcad/ShiZS12;article;2017-05-20;"Accelerating Gate Sizing Using Graphics Processing Units.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2164539";0
journals/tcad/LinLC06;article;2017-05-20;"Pseudofunctional testing.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.857379";0
journals/tcad/LucasDC10;article;2017-05-20;"Variation-Aware Placement With Multi-Cycle Statistical Timing Analysis for FPGAs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2056411";0
journals/tcad/RaoCBS07;article;2017-05-20;"Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.891036";0
journals/tcad/YonedaM07;article;2017-06-14;"Synthesis of Timed Circuits Based on Decomposition.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888269";0
journals/tcad/QiYLTH06;article;2017-06-08;"Wideband passive multiport model order reduction and realization of RLCM circuits.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855937";0
journals/tcad/SingheeR09;article;2017-05-20;"Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2020721";0
journals/tcad/ReleJPR01;article;2017-05-20;"Compact and efficient code generation through program restructuringon limited memory embedded DSPs.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.918207";0
journals/tcad/NowickD95;article;2017-05-20;"Exact two-level minimization of hazard-free logic with multiple-input changes.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402498";0
journals/tcad/YehW96;article;2017-05-20;"On the integration of partitioning and global routing for rectilinear placement problems.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486274";0
journals/tcad/KnappW92;article;2017-05-20;"A prescriptive formal model for data-path hardware.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124396";0
journals/tcad/HuK13;article;2017-05-20;"Guest editorial: Special section on cross-domain physical optimization.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2238475";0
journals/tcad/YangC91;article;2017-05-20;"Optimum and suboptimum algorithms for input encoding and its relationship to logic minimization.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62787";0
journals/tcad/TaiKM94;article;2017-05-20;"A parallel-in-time method for the transient simulation of SOI devices with drain current overshoots.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.298039";0
journals/tcad/GhoshJD99;article;2017-05-20;"A low overhead design for testability and test generation technique for core-based systems-on-a-chip.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806811";0
journals/tcad/ChenCCCH08;article;2017-06-08;"Full-Chip Routing Considering Double-Via Insertion.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917597";0
journals/tcad/LiuC07;article;2017-06-08;"Power/Ground Network and Floorplan Cosynthesis for Fast Design Convergence.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.892336";0
journals/tcad/RanaBBNAS16;article;2017-05-20;"Efficient Hardware Design of Iterative Stencil Loops.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2545408";0
journals/tcad/RaviLJ02;article;2017-05-20;"High-level test compaction techniques.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013895";0
journals/tcad/MaoC90;article;2017-05-20;"DYTEST: a self-learning algorithm using dynamic testability measures to accelerate test generation.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.57782";0
journals/tcad/ChenW08;article;2017-05-20;"An Implicit Approach to Minimizing Range-Equivalent Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006088";0
journals/tcad/NasseryEOV12;article;2017-06-14;"Test Signal Development and Analysis for OFDM Systems RF Front-End Parameter Extraction.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2183370";0
journals/tcad/LiuFG11;article;2017-06-08;"Efficient and Accurate Statistical Analog Yield Optimization and Variation-Aware Circuit Sizing Based on Computational Intelligence Techniques.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2106850";0
journals/tcad/Hills0SWLBWM15;article;2017-09-16;"Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2415492";0
journals/tcad/SridharVRA12;article;2017-05-20;"Neural Network-Based Thermal Simulation of Integrated Circuits on GPUs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2174236";0
journals/tcad/KunzP93;article;2017-05-20;"Accelerated dynamic learning for test pattern generation in combinational circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277613";0
journals/tcad/YuLHHKC14;article;2017-05-20;"Thermal-Aware On-Line Scheduler for 3-D Many-Core Processor Throughput Optimization.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2293476";0
journals/tcad/LapinskiiJV02;article;2017-05-20;"Application-specific clustered VLIW datapaths: early exploration on a parameterized design space.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800451";0
journals/tcad/CongLS96;article;2017-05-20;"Multiway VLSI circuit partitioning based on dual net representation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494703";0
journals/tcad/SavojMB14;article;2017-05-20;"Sequential Equivalence Checking for Clock-Gated Circuits.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2284190";0
journals/tcad/OrhanovicWT93;article;2017-05-20;"Time-domain simulation of uniform and nonuniform multiconductor lossy lines by the method of characteristics.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.229764";0
journals/tcad/ToubaM01;article;2017-05-20;"Bit-fixing in pseudorandom sequences for scan BIST.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.918212";0
journals/tcad/BanerjeeKSM14;article;2017-05-20;"Verification of Code Motion Techniques Using Value Propagation.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2314392";0
journals/tcad/SrivastavaR08;article;2017-05-20;"Independent and Interdependent Latch Setup/Hold Time Characterization via Newton-Raphson Solution and Euler Curve Tracking of State-Transition Equations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917595";0
journals/tcad/IshikawaMYG87;article;2017-05-20;"Compaction-Based Custom LSI Layout Design Method.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270282";0
journals/tcad/GriggioR16;article;2017-06-08;"Comparing Different Variants of the ic3 Algorithm for Hardware Model Checking.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481869";0
journals/tcad/GrissomB14;article;2017-05-20;"Fast Online Synthesis of Digital Microfluidic Biochips.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2290582";0
journals/tcad/RajskiV92;article;2017-05-20;"The testability-preserving concurrent decomposition and factorization of Boolean expressions.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137523";0
journals/tcad/ChiangNL89;article;2017-05-20;"Time-efficient VLSI artwork analysis algorithms in GOALIE2.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31520";0
journals/tcad/Bohringer06;article;2017-05-20;"Modeling and Controlling Parallel Tasks in Droplet-Based Microfluidic Systems.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855958";0
journals/tcad/GebhardtYS11;article;2017-05-20;"Design of an Energy-Efficient Asynchronous NoC and Its Optimization Tools for Heterogeneous SoCs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2149870";0
journals/tcad/CirianiBD06;article;2017-09-23;"Testability of SPP Three-Level Logic Networks in Static Fault Models.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862746";0
journals/tcad/LeeCBKJ12;article;2017-05-20;"A Quadratic Eigenvalue Solver of Linear Complexity for 3-D Electromagnetics-Based Analysis of Large-Scale Integrated Circuits.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170989";0
journals/tcad/IranliP06;article;2017-05-20;"Cycle-Based Decomposition of Markov Chains With Applications to Low-Power Synthesis and Sequence Compaction for Finite State Machines.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882478";0
journals/tcad/ChiproutN95;article;2017-05-20;"Analysis of interconnect networks using complex frequency hopping (CFH).";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370425";0
journals/tcad/DevadasMNS90;article;2017-06-08;"Irredundant sequential machines via optimal logic synthesis.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45852";0
journals/tcad/SchoenmakerMMM02;article;2017-05-20;"Renormalization group meshes and the discretization of TCAD equations.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804383";0
journals/tcad/UedaKH83;article;2017-05-20;"A Parallel Processing Approach for Logic Module Placement.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270019";0
journals/tcad/Chang99;article;2017-05-20;"Comment on "Event suppression by optimizing VHDL programs".";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784131";0
journals/tcad/HocevarLT83;article;2017-05-20;"A Study of Variance Reduction Techniques for Estimating Circuit Yields.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270035";0
journals/tcad/Axelrad98;article;2017-05-20;"Grid quality and its influence on accuracy and convergence in device simulation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681264";0
journals/tcad/LavineCABN85;article;2017-05-20;"Monte Carlo Simulation of the Photoelectron Crosstalk in Silicon Imaging Devices.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270153";0
journals/tcad/Yan99;article;2017-05-20;"An improved optimal algorithm for bubble-sorting-basednon-Manhattan channel routing.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743726";0
journals/tcad/CaoVSCAEBF14;article;2017-05-20;"Cross-Layer Modeling and Simulation of Circuit Reliability.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2289874";0
journals/tcad/ChenCX11;article;2017-05-20;"MVP: Minimum-Violations Partitioning for Reducing Capture Power in At-Speed Delay-Fault Testing.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2162237";0
journals/tcad/LuoCH13a;article;2017-05-20;"Real-Time Error Recovery in Cyberphysical Digital-Microfluidic Biochips Using a Compact Dictionary.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2277980";0
journals/tcad/CongKR93;article;2017-05-20;"Matching-based methods for high-performance clock routing.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238608";0
journals/tcad/Jang14;article;2017-05-20;"Error-Correcting Code Aware Memory Subsystem.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2351494";0
journals/tcad/FavalliOR91;article;2017-06-08;"A novel critical path heuristic for fast fault grading.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75639";0
journals/tcad/SripramongT02;article;2017-05-20;"The invention of CMOS amplifiers using genetic programming and current-flow analysis.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804109";0
journals/tcad/BalakrishnanT07;article;2017-05-20;"Relationship Between Entropy and Test Data Compression.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882600";0
journals/tcad/KrabbenborgBGM96;article;2017-05-20;"Layout to circuit extraction for three-dimensional thermal-electrical circuit simulation of device structures.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503944";0
journals/tcad/KandalaftRA13;article;2017-05-20;"Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2237226";0
journals/tcad/KulkarniC05;article;2017-05-20;"A sensitivity-based approach to analyzing signal delay uncertainty of coupled interconnects.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852059";0
journals/tcad/SivaramanS01;article;2017-05-20;"Path delay fault diagnosis and coverage-a metric and an estimationtechnique.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.913761";0
journals/tcad/ChouC94;article;2017-05-20;"Capacitance calculation of IC packages using the finite element method and planes of symmetry.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310904";0
journals/tcad/PenaO99;article;2017-06-08;"A new algorithm for exact reduction of incompletely specified finite state machines.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.806807";0
journals/tcad/Pomeranz14f;article;2017-05-20;"Improving the Accuracy of Defect Diagnosis by Considering Fewer Tests.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2358936";0
journals/tcad/Banerjee12;article;2017-05-20;"Verifying Coalitions in 3-Party Systems.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2194491";0
journals/tcad/WilleLD14;article;2017-06-14;"Exact Reordering of Circuit Lines for Nearest Neighbor Quantum Architectures.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2356463";0
journals/tcad/WangCTJ06;article;2017-06-08;"On sampling algorithms in multilevel QR factorization method for magnetoquasistatic analysis of integrated circuits over multilayered lossy substrates.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.859534";0
journals/tcad/NaeemJL13;article;2017-05-20;"Scalability Analysis of Memory Consistency Models in NoC-Based Distributed Shared Memory SoCs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2235914";0
journals/tcad/HaghdadA08;article;2017-05-20;"Design-Specific Optimization Considering Supply and Threshold Voltage Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003288";0
journals/tcad/CasottoRS87;article;2017-05-20;"A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270327";0
journals/tcad/HouLF14;article;2017-05-20;"A BIST Scheme With the Ability of Diagnostic Data Compression for RAMs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2363393";0
journals/tcad/PandaDN98;article;2017-05-20;"Incorporating DRAM access modes into high-level synthesis.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.681260";0
journals/tcad/ChouR96;article;2017-05-20;"Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switching.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541445";0
journals/tcad/SharifiR10;article;2017-05-20;"Accurate Direct and Indirect On-Chip Temperature Sensing for Efficient Dynamic Thermal Management.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061310";0
journals/tcad/Agrawal86;article;2017-05-20;"Concurrency and Communication in Hardware Simulators.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270231";0
journals/tcad/SaucierA93;article;2017-05-20;"Lexicographical expressions of Boolean functions with application to multilevel synthesis.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248075";0
journals/tcad/SatoCASH03;article;2017-05-20;"Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.810750";0
journals/tcad/Hill83;article;2017-05-20;"Edisim: A Graphical Simulator Interface for LSI Design.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270021";0
journals/tcad/AeltenAD94;article;2017-05-20;"Event-based verification of synchronous, globally controlled, logic designs against signal flow graphs.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273743";1
journals/tcad/SinhaZ06a;article;2017-05-20;"Statistical Timing Analysis With Coupling.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882482";0
journals/tcad/ReddyPK97;article;2017-05-20;"Compact test sets for high defect coverage.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644620";0
journals/tcad/MurataFNK96;article;2017-05-20;"VLSI module placement based on rectangle-packing by the sequence-pair.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552084";0
journals/tcad/DrechslerDG00;article;2017-06-14;"Fast exact minimization of BDD's.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.833206";0
journals/tcad/JaffariA08a;article;2017-05-20;"Statistical Thermal Profile Considering Process Variations: Analysis and Applications.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923251";0
journals/tcad/ShangPJ06;article;2017-05-20;"PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852438";0
journals/tcad/ChamberlainF86;article;2017-05-20;"Collecting Data About Logic Simulation.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270209";0
journals/tcad/MahadevanASBM08;article;2017-09-16;"A Reactive and Cycle-True IP Emulator for MPSoC Exploration.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.906990";0
journals/tcad/WalkerDHDYAM17;article;2017-07-27;"Accurate and Stable Run-Time Power Modeling for Mobile and Embedded CPUs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2562920";0
journals/tcad/YangZBP08;article;2017-05-20;"Applications of the Multi-Interval Chebyshev Collocation Method in RF Circuit Simulation.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915546";0
journals/tcad/Armstrong84;article;2017-05-20;"Chip Level Modeling of LSI Devices.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270087";0
journals/tcad/AngioliniMCRB07;article;2017-06-08;"A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for MPSoCs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888287";0
journals/tcad/HiraiTISEHN91;article;2017-05-20;"Three-dimensional resist process simulator PEACE (photo and electron beam lithography analyzing computer engineering system).";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137508";0
journals/tcad/LiCXS13;article;2017-09-28;"On Timing Model Extraction and Hierarchical Statistical Timing Analysis.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228305";0
journals/tcad/Savir95;article;2017-05-20;"Shrinking wide compressors [BIST].";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.469669";0
journals/tcad/TeichTSM97;article;2017-05-20;"Performance analysis and optimization of mixed asynchronous synchronous systems.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.631210";0
journals/tcad/SamiiSLCP08;article;2017-05-20;"Cycle-Accurate Test Power Modeling and Its Application to SoC Test Architecture Design and Scheduling.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917974";0
journals/tcad/YuH05;article;2017-06-08;"A provably passive and cost-efficient model for inductive interconnects.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850820";0
journals/tcad/KriplaniNH95;article;2017-05-20;"Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402499";0
journals/tcad/ChenH05a;article;2017-05-20;"Worst case crosstalk noise for nonswitching victims in high-speed buses.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850823";0
journals/tcad/BlaauwOZD03;article;2017-05-20;"Static electromigration analysis for on-chip signal interconnects.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805728";0
journals/tcad/BorahOI96;article;2017-05-20;"Transistor sizing for low power CMOS circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503935";0
journals/tcad/WangC02;article;2017-05-20;"3-D Thermal-ADI: a linear-time chip level transient thermal simulator.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804385";0
journals/tcad/SunRRJ04;article;2017-05-20;"Custom-instruction synthesis for extensible-processor platforms.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822133";0
journals/tcad/LiZLZ05;article;2017-07-20;"Power-optimal simultaneous buffer insertion/sizing and wire sizing for two-pin nets.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852672";0
journals/tcad/GielenFMV04;article;2017-05-20;"An analytical integration method for the simulation of continuous-time /spl Delta//spl Sigma/ modulators.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.823356";0
journals/tcad/Shi13;article;2017-05-20;"Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2217963";0
journals/tcad/XuL08;article;2017-06-08;"Using Transfer-Resource Graph for Software-Based Verification of System-on-Chip.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923092";0
journals/tcad/ChenTHKS16;article;2017-09-16;"Analytical Modeling and Characterization of Electromigration Effects for Multibranch Interconnect Trees.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2523898";0
journals/tcad/PeyranZZ04;article;2017-05-20;"Area optimization of delay-optimized structures using intrinsic constraint graphs.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.828124";0
journals/tcad/CaiJGPM16;article;2017-05-20;"Learning-Based Power/Performance Optimization for Many-Core Systems With Extended-Range Voltage/Frequency Scaling.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504330";0
journals/tcad/LeeBS05;article;2017-05-20;"Static leakage reduction through simultaneous V/sub t//T/sub ox/ and state assignment.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847906";0
journals/tcad/ChengHD88;article;2017-05-20;"PISCES-MC: a multiwindow, multimethod 2-D device simulator.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7800";0
journals/tcad/HiroseYT88;article;2017-05-20;"An improved two-dimensional simulation model (MEGA) for GaAs MESFET applicable to LSI design.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3152";0
journals/tcad/IniguezM95;article;2017-06-08;"Development of a C";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370428";0
journals/tcad/WangLKCP14;article;2017-05-20;"Architecture and Control Algorithms for Combating Partial Shading in Photovoltaic Systems.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/Chen10;article;2017-05-20;"Formalization of a Parameterized Parallel Adder Within the Coq Theorem Prover.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034346";0
journals/tcad/GopeJ04;article;2017-05-20;"Oct-tree-based multilevel low-rank decomposition algorithm for rapid 3-D parasitic extraction.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836723";0
journals/tcad/PaulinK89;article;2017-05-20;"Force-directed scheduling for the behavioral synthesis of ASICs.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31522";0
journals/tcad/HuangYHTWC15;article;2017-05-20;"Correctness Analysis and Power Optimization for Probabilistic Boolean Circuits.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394378";0
journals/tcad/LiuYC14;article;2017-06-14;"A Global Maximum Error Controller-Based Method for Linearization Point Selection in Trajectory Piecewise-Linear Model Order Reduction.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2307000";0
journals/tcad/LeePS10;article;2017-05-20;"Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041845";0
journals/tcad/Miskov-ZivanovM08;article;2017-06-08;"Modeling and Optimization for Soft-Error Reliability of Sequential Circuits.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917591";0
journals/tcad/CongP01;article;2017-05-20;"Interconnect performance estimation models for design planning.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.924827";0
journals/tcad/BatalamaPP93;article;2017-05-20;"A heuristic single-row router minimizing interstreet crossings.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238031";0
journals/tcad/MangassarianLV14;article;2017-05-20;"Debugging RTL Using Structural Dominance.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2278491";0
journals/tcad/PomeranzR01;article;2017-05-20;"Vector replacement to improve static-test compaction forsynchronous sequential circuits.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.908476";0
journals/tcad/KeutzerMS91;article;2017-05-20;"Is redundancy necessary to reduce delay?";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75626";0
journals/tcad/ChuH87;article;2017-05-20;"Charge-Sharing Models for Switch-Level Simulation.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270346";0
journals/tcad/GowdaS94;article;2017-05-20;"BSIM plus: an advanced SPICE model for submicron MOS VLSI circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310905";0
journals/tcad/CabodiCQ00;article;2017-05-20;"Improving symbolic reachability analysis by means of activityprofiles.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863646";0
journals/tcad/ChouCK10;article;2017-05-20;"Accurately Handle Don't-Care Conditions in High-Level Designs and Application for Reducing Initialized Registers.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2042905";0
journals/tcad/CongHKP01;article;2017-05-20;"Interconnect sizing and spacing with consideration of couplingcapacitance.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945311";0
journals/tcad/SalekLP99;article;2017-05-20;"An integrated logical and physical design flow for deep submicron circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784122";0
journals/tcad/NairBHY89;article;2017-05-20;"Generation of performance constraints for layout.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31546";0
journals/tcad/YanD95;article;2017-05-20;"New RTD large-signal DC model suitable for PSPICE.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.370427";0
journals/tcad/CalhounB92;article;2017-05-20;"A framework and method for hierarchical test generation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108618";0
journals/tcad/GerezH89;article;2017-05-20;"Switchbox routing by stepwise reshaping.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44515";0
journals/tcad/HungSYYP06;article;2017-05-20;"Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.858352";0
journals/tcad/MercatiPBBR17;article;2017-09-21;"WARM: Workload-Aware Reliability Management in Linux/Android.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2611501";0
journals/tcad/BalasaMK04;article;2017-05-20;"On the exploration of the solution space in analog placement with symmetry constraints.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822132";0
journals/tcad/SilvaPS10;article;2017-06-08;"Effective Corner-Based Techniques for Variation-Aware IC Timing Verification.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2034343";0
journals/tcad/WangKYAW06;article;2017-06-14;"Algorithms in FastStokes and Its Application to Micromachined Device Simulation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855938";0
journals/tcad/ChadhaVC92;article;2017-05-20;"M";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.127619";0
journals/tcad/MaheshV10;article;2017-05-20;"New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035548";0
journals/tcad/WongQP04;article;2017-05-20;"Optimization-intensive watermarking techniques for decision problems.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819900";0
journals/tcad/Musoll10;article;2017-05-20;"Hardware-Based Load Balancing for Massive Multicore Architectures Implementing Power Gating.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2018863";0
journals/tcad/WangMTR06;article;2017-05-20;"Analysis and methodology for multiple-fault diagnosis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.854624";0
journals/tcad/KidambiTMB98;article;2017-05-20;"Three-dimensional defect sensitivity modeling for open circuits in ULSI structures.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703826";0
journals/tcad/PomeranzR06b;article;2017-05-20;"Generation of Functional Broadside Tests for Transition Faults.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.860959";0
journals/tcad/HuttonRC02;article;2017-05-20;"Automatic generation of synthetic sequential benchmark circuits.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.800456";0
journals/tcad/ChangLGWW10;article;2017-05-20;"NTHU-Route 2.0: A Robust Global Router for Modern Designs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061590";0
journals/tcad/AkturanJ02;article;2017-05-20;"RS-FDRA: A register-sensitive software pipelining algorithm for embedded VLIW processors.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804373";0
journals/tcad/TsaiK00;article;2017-05-20;"Cell-level placement for improving substrate thermal distribution.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828554";0
journals/tcad/SaxenaC11;article;2017-06-08;"Guest Editorial.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2098150";0
journals/tcad/0004KMMRRTW15;article;2017-05-20;"Isometric Test Data Compression.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432133";0
journals/tcad/ScheinbergP00;article;2017-05-20;"A computer simulation model for simulating distortion in FETresistors.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863638";0
journals/tcad/DattaGCMLR07;article;2017-05-20;"Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896320";0
journals/tcad/DinhCW10;article;2017-05-20;"A Routing Approach to Reduce Glitches in Low Power FPGAs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035564";0
journals/tcad/HuS02;article;2017-05-20;"A timing-constrained simultaneous global routing algorithm.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.801083";0
journals/tcad/IsmailA90;article;2017-06-08;"Adaptive meshing schemes for simulating dopant diffusion.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46803";0
journals/tcad/AmannB89;article;2017-05-20;"Optimal state chains and state codes in finite state machines.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21834";0
journals/tcad/BelluominiM00;article;2017-06-14;"Timed state space exploration using POSETs.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845076";0
journals/tcad/MandoiuVG00;article;2017-06-08;"A new heuristic for rectilinear Steiner trees.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875292";0
journals/tcad/SuCH07;article;2017-06-08;"An Exact Jumper-Insertion Algorithm for Antenna Violation Avoidance/Fixing Considering Routing Obstacles.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.892338";0
journals/tcad/LiRS89;article;2017-05-20;"On path selection in combinational logic circuits.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21819";0
journals/tcad/LisankeBGG87;article;2017-05-20;"Testability-Driven Random Test-Pattern Generation.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270348";0
journals/tcad/TakahashiKLST05;article;2017-05-20;"A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.837733";0
journals/tcad/TiwariMA98;article;2017-05-20;"Guarded evaluation: pushing power management to logic synthesis/design.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.728924";0
journals/tcad/NemaniN99;article;2017-05-20;"High-level area and power estimation for VLSI circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766722";0
journals/tcad/HuangJK97;article;2017-05-20;"Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658569";0
journals/tcad/RorrisOMLPS90;article;2017-05-20;"A new approach to the simulation of the coupled point defects and impurity diffusion.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62735";0
journals/tcad/ChouOM08;article;2017-09-16;"Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2003301";0
journals/tcad/HeebF92;article;2017-05-20;"A module generator based on the PQ-tree algorithm.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144851";0
journals/tcad/WangK92;article;2017-05-20;"Computer-aided modeling and evaluation of reconfigurable VLSI processor arrays with VHDL.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124397";0
journals/tcad/ImamOO96;article;2017-05-20;"MOSFET global modeling for deep submicron devices with a modified BSIM1 SPICE model.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494709";0
journals/tcad/PapaLMSLNAM08;article;2017-05-20;"RUMBLE: An Incremental Timing-Driven Physical-Synthesis Optimization Algorithm.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006155";0
journals/tcad/Mak04;article;2017-05-20;"I/O placement for FPGAs with multiple I/O standards.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822106";0
journals/tcad/Guo02;article;2017-05-20;"Transient simulation of high-speed interconnects based on thesemidiscretization of Telegrapher's equations.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.1013893";0
journals/tcad/XiaS92;article;2017-05-20;"Parallel waveform-Newton algorithms for circuit simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125091";0
journals/tcad/LinRGDS15;article;2017-05-20;"Efficient Wire Routing and Wire Sizing for Weight Minimization of Automotive Systems.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2448680";0
journals/tcad/TenentesKRYA15;article;2017-05-20;"DFT Architecture With Power-Distribution-Network Consideration for Delay-Based Power Gating Test.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2446939";0
journals/tcad/LeGD12;article;2017-06-14;"Automatic TLM Fault Localization for SystemC.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2188800";0
journals/tcad/AzarderakhshK15;article;2017-05-20;"High-Performance Two-Dimensional Finite Field Multiplication and Exponentiation for Cryptographic Applications.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2424928";0
journals/tcad/Wolf89;article;2017-05-20;"How to build a hardware description and measurement system on an object-oriented programming language.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21848";0
journals/tcad/ZhangPHWM11;article;2017-05-20;"Characterization and Design of Logic Circuits in the Presence of Carbon Nanotube Density Variations.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2121010";0
journals/tcad/HanFBRQ16;article;2017-07-27;"Temperature-Constrained Feasibility Analysis for Multicore Scheduling.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2543020";0
journals/tcad/EoSES02;article;2017-05-20;"Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804381";0
journals/tcad/AntreichGW94;article;2017-05-20;"Circuit analysis and optimization driven by worst-case distances.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.273749";0
journals/tcad/DingWHP98;article;2017-05-20;"Stratified random sampling for power estimation.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703828";0
journals/tcad/BrambillaM01;article;2017-05-20;"Statistical method for the analysis of interconnects delay insubmicrometer layouts.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.936377";0
journals/tcad/PaikLS11;article;2017-05-20;"Retiming Pulsed-Latch Circuits With Regulating Pulse Width.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2126932";0
journals/tcad/CortezHKLMS15;article;2017-06-14;"Intelligent Voltage Ramp-Up Time Adaptation for Temperature Noise Reduction on Memory-Based PUF Systems.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2422844";0
journals/tcad/MazumderPF88;article;2017-05-20;"Methodologies for testing embedded content addressable memories.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3126";0
journals/tcad/PassasKP12;article;2017-05-20;"Crossbar NoCs Are Scalable Beyond 100 Nodes.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2176730";0
journals/tcad/ChenKRZ02;article;2017-08-10;"Area fill synthesis for uniform layout density.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802278";0
journals/tcad/Najm93;article;2017-05-20;"Transition density: a new measure of activity in digital circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.205010";0
journals/tcad/TsengSS01;article;2017-05-20;"Timing- and crosstalk-driven area routing.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.918211";0
journals/tcad/BaiD04;article;2017-05-20;"High-level crosstalk defect Simulation methodology for system-on-chip interconnects.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833612";0
journals/tcad/ChenWC12;article;2017-05-20;"A Practical Regularization Technique for Modified Nodal Analysis in Large-Scale Time-Domain Circuit Simulation.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2184761";0
journals/tcad/AccianiCD91;article;2017-05-20;"Improving the computational efficiency of the tree relaxation method for an iterative solution of linear circuit equations.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79503";0
journals/tcad/MorvanDQ13;article;2017-05-20;"Polyhedral Bubble Insertion: A Method to Improve Nested Loop Pipelining for High-Level Synthesis.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228270";0
journals/tcad/ZhouM06;article;2017-05-20;"Gate sizing to radiation harden combinational logic.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853696";0
journals/tcad/WeberRD16;article;2017-06-08;"Yield Prediction With a New Generalized Process Capability Index Applicable to Non-Normal Data.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2481865";0
journals/tcad/MoreanoBSA05;article;2017-06-08;"Efficient datapath merging for partially reconfigurable architectures.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850844";0
journals/tcad/HazelhurstS95;article;2017-05-20;"A simple theorem prover based on symbolic trajectory evaluation and BDD's.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.372367";0
journals/tcad/LiuX12;article;2017-05-20;"On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2189395";0
journals/tcad/FranckenG03;article;2017-05-20;"A high-level simulation and synthesis environment for /spl Delta//spl Sigma/ modulators.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814954";0
journals/tcad/UmansVS06;article;2017-06-08;"Complexity of two-level logic minimization.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855944";0
journals/tcad/LiH11;article;2017-05-20;"3-D Parallel Fault Simulation With GPGPU.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2158432";0
journals/tcad/BartlettBHJMRSW88;article;2017-06-08;"Multi-level logic minimization using implicit don't cares.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3211";0
journals/tcad/DavoodiHOS15;article;2017-05-20;"Guest Editorial: Special Section on Physical Design Techniques for Advanced Technology Nodes.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2410671";0
journals/tcad/LeeR88;article;2017-05-20;"A compact IGFET model-ASIM.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7794";0
journals/tcad/PaulCP00;article;2017-05-20;"VERILAT: verification using logic augmentation and transformations.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863644";0
journals/tcad/ParlakbilekL93;article;2017-05-20;"A multiple-strength multiple-delay compiled-code logic simulator.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.251157";0
journals/tcad/HeraguAB95;article;2017-05-20;"Fault coverage estimation by test vector sampling.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384421";0
journals/tcad/Cheng93;article;2017-05-20;"Redundancy removal for sequential circuits without reset states.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.184840";0
journals/tcad/Leeser89;article;2017-05-20;"Reasoning about the function and timing of integrated circuits with interval temporal logic.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.44505";0
journals/tcad/HoJC12;article;2017-06-08;"TRECO: Dynamic Technology Remapping for Timing Engineering Change Orders.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2201480";0
journals/tcad/ToubaM97;article;2017-05-20;"Logic synthesis of multilevel circuits with concurrent error detection.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644041";0
journals/tcad/LuWTC12;article;2017-05-20;"Efficient Built-In Self-Repair Techniques for Multiple Repairable Embedded RAMs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2170569";0
journals/tcad/TsaiCB00;article;2017-05-20;"On improving test quality of scan-based BIST.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856978";0
journals/tcad/LeeKSOK13;article;2017-05-20;"Preemptible I/O Scheduling of Garbage Collection for Solid State Drives.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2227479";0
journals/tcad/LinHLC17;article;2017-09-21;"Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2685598";0
journals/tcad/Najm94;article;2017-05-20;"Low-pass filter for computing the transition density in digital circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.310901";0
journals/tcad/ChenCDHLP10;article;2017-05-20;"Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061770";0
journals/tcad/GornikMOP15;article;2017-05-20;"A Hardware-Based Countermeasure to Reduce Side-Channel Leakage: Design, Implementation, and Evaluation.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2423274";0
journals/tcad/HachtelNS82;article;2017-05-20;"An Algorithm for Optimal PLA Folding.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269996";0
journals/tcad/LiYWZZ15;article;2017-07-19;"MOS Table Models for Fast and Accurate Simulation of Analog and Mixed-Signal Circuits Using Efficient Oscillation-Diminishing Interpolations.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2413392";0
journals/tcad/HillK96;article;2017-05-20;"Determining accuracy bounds for simulation-based switching activity estimation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503931";0
journals/tcad/AlvarezAYWTH88;article;2017-05-20;"Application of statistical design and response surface methods to computer-aided VLSI device design.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3158";0
journals/tcad/ShaGSWZX17;article;2017-09-21;"Asymmetric Error Rates of Cell States Exploration for Performance Improvement on Flash Memory Based Storage Systems.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2626446";0
journals/tcad/ModarressiTS10;article;2017-05-20;"Virtual Point-to-Point Connections for NoCs.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048402";0
journals/tcad/Starzyk94;article;2017-05-20;"Hierarchical analysis of high frequency interconnect networks.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277641";0
journals/tcad/Qu02;article;2017-05-20;"Publicly detectable watermarking for intellectual property authentication in VLSI design.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804205";0
journals/tcad/Jouppi87;article;2017-05-20;"Derivation of Signal Flow Direction in MOS VLSI.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270295";0
journals/tcad/AlpaslanHLCD10;article;2017-05-20;"On Reducing Scan Shift Activity at RTL.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2049057";0
journals/tcad/FisherC86;article;2017-05-20;"Modeling Time-Dependent Elements for SPICE Transient Analyses.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270212";0
journals/tcad/Poirier89;article;2017-05-20;"Excellerator: custom CMOS leaf cell layout generator.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31532";0
journals/tcad/GuptaKMS05;article;2017-06-08;"Layout-aware scan chain synthesis for improved path delay fault coverage.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.850900";0
journals/tcad/ChenL96;article;2017-05-20;"A faster algorithm for rubber-band equivalent transformation for planar VLSI layouts.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486667";0
journals/tcad/LiSCLC06;article;2017-06-08;"IEEE Standard 1500 Compatible Interconnect Diagnosis for Delay and Crosstalk Faults.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.881330";0
journals/tcad/SpillingerS86;article;2017-05-20;"Improving the Performance of a Switch-Level Simulator Targeted for a Logic Simulation Machine.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/HauckLS99;article;2017-05-20;"Configuration compression for the Xilinx XC6200 FPGA.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.775631";0
journals/tcad/TangTW01;article;2017-05-20;"Fast evaluation of sequence pair in block placement by longestcommon subsequence computation.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969434";0
journals/tcad/ChanW88;article;2017-05-20;"The design of concurrent error diagnosable systolic arrays for band matrix multiplications.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3127";0
journals/tcad/SongP96;article;2017-05-20;"Minimization of exclusive sum-of-products expressions for multiple-valued input, incompletely specified functions.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494702";0
journals/tcad/GuoZHYQS13;article;2017-09-16;"Data Placement and Duplication for Embedded Multicore Systems With Scratch Pad Memory.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2238990";0
journals/tcad/QianJBTMM16;article;2017-09-16;"A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474393";0
journals/tcad/CongFXZ05;article;2017-05-20;"MARS-a multilevel full-chip gridless routing system.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842803";0
journals/tcad/AlaghiH15;article;2017-05-20;"STRAUSS: Spectral Transform Use in Stochastic Circuit Synthesis.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2432138";0
journals/tcad/HanumaiahVC11;article;2017-05-20;"Performance Optimal Online DVFS and Task Migration Techniques for Thermally Constrained Multi-Core Processors.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2161308";0
journals/tcad/KouroussisAN06;article;2017-05-20;"Voltage-Aware Static Timing Analysis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.860953";0
journals/tcad/WangTJ02a;article;2017-05-20;"An automorphic approach to verification pattern generation for SoC design verification using port-order fault model.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.802266";0
journals/tcad/WangLKC17;article;2017-09-21;"Prebond Testing and Test-Path Design for the Silicon Interposer in 2.5-D ICs.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2629422";0
journals/tcad/ZhengAX08;article;2017-05-20;"A Compositional Method With Failure-Preserving Abstraction for Asynchronous Design Verification.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923104";0
journals/tcad/NagleCP82;article;2017-05-20;"Synthesis of Hardware for the Control of Digital Systems.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1270012";0
journals/tcad/KimHN89;article;2017-05-20;"Electrical-logic simulation and its applications.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21814";0
journals/tcad/SaabR90;article;2017-05-20;"Fast effective heuristics for the graph bisectioning problem.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.45859";0
journals/tcad/AnandSK98;article;2017-05-20;"Multiobjective optimization of VLSI interconnect parameters.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736565";0
journals/tcad/XiangTW04;article;2017-05-20;"Bus-driven floorplanning.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836728";0
journals/tcad/LongLKC97;article;2017-05-20;"Analytical modeling of dual-gate HFET's.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.664223";0
journals/tcad/KaoYAC11;article;2017-05-20;"CNoC: High-Radix Clos Network-on-Chip.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2164538";0
journals/tcad/SerraM88;article;2017-05-20;"Space compaction for multiple-output circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7809";0
journals/tcad/AhmadyanV16;article;2017-06-08;"Automated Transient Input Stimuli Generation for Analog Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488482";0
journals/tcad/Stankovic98;article;2017-05-20;"Some remarks on terminology in spectral techniques for logic design: Walsh transform and Hadamard matrices.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.736193";0
journals/tcad/SchecklerN94;article;2017-05-20;"Models and algorithms for three-dimensional topography simulation with SAMPLE-3D.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.259945";0
journals/tcad/JanickiKMMRT13;article;2017-05-20;"Test Time Reduction in EDT Bandwidth Management for SoC Designs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2263038";0
journals/tcad/VaishnavP99;article;2017-05-20;"Delay-optimal clustering targeting low-power VLSI circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.766729";0
journals/tcad/VandelooS89;article;2017-05-20;"Modeling of the MOS transistor for high frequency analog design.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31528";0
journals/tcad/MahmutogluD16;article;2017-05-20;"Non-Monte Carlo Analysis of Low-Frequency Noise: Exposition of Intricate Nonstationary Behavior and Comparison With Legacy Models.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2529431";0
journals/tcad/ZhongJ05;article;2017-05-20;"Interconnect-aware low-power high-level synthesis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.842820";0
journals/tcad/HiraS97;article;2017-05-20;"Verification of Tempura specification of sequential circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602473";0
journals/tcad/LienLHCW13;article;2017-05-20;"Counter-Based Output Selection for Test Response Compaction.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2214479";0
journals/tcad/JungKK03;article;2017-05-20;"Timing constraints for domino logic gates with timing-dependent keepers.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805724";0
journals/tcad/NieuwoudtM06;article;2017-05-20;"Variability-Aware Multilevel Integrated Spiral Inductor Synthesis.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882475";0
journals/tcad/GhoshDN93;article;2017-05-20;"Sequential test generation and synthesis for testability at the register-transfer and logic levels.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.277606";0
journals/tcad/ChenYL03;article;2017-05-20;"Test pattern generation and clock disabling for simultaneous test time and power reduction.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.807890";0
journals/tcad/StarkH90;article;2017-05-20;"Techniques for calculating currents and voltages in VLSI power supply networks.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.46778";0
journals/tcad/VenkateswaranM90;article;2017-05-20;"A hexagonal array machine for multilayer wire routing.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62734";0
journals/tcad/DartuMP96;article;2017-05-20;"Performance computation for precharacterized CMOS gates with RC loads.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506141";0
journals/tcad/Drusinsky-Yoresh90;article;2017-05-20;"Symbolic cover minimization of fully I/O specified finite state machines.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55214";0
journals/tcad/YamadaOK89;article;2017-05-20;"A hierarchical algorithm for one-dimensional gate assignment based on contraction of nets.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31518";0
journals/tcad/ChoiP17;article;2017-09-21;"Improved Perturbation Vector Generation Method for Accurate SRAM Yield Estimation.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2629446";0
journals/tcad/DeogunB89;article;2017-05-20;"Via minimization in VLSI routing with movable terminals.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31550";0
journals/tcad/MalikSBS91;article;2017-06-08;"Retiming and resynthesis: optimizing sequential networks with combinational techniques.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62793";0
journals/tcad/SchirnerD07;article;2017-05-20;"Result-Oriented Modeling - A Novel Technique for Fast and Accurate TLM.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895757";0
journals/tcad/ChengDSTB92;article;2017-05-20;"Geometric compaction on channel routing.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.108624";0
journals/tcad/GonzalezK88;article;2017-05-20;"Minimization of the number of layers for single row routing with fixed street capacity.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3175";0
journals/tcad/YuZLCH17;article;2017-10-05;"Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2017.2652220";0
journals/tcad/ChenLRK00;article;2017-05-20;"Interconnect thermal modeling for accurate simulation of circuittiming and reliability.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.828548";0
journals/tcad/MemikBM08;article;2017-06-14;"Presynthesis Area Estimation of Reconfigurable Streaming Accelerators.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006097";0
journals/tcad/ZhaoUM06;article;2017-05-20;"Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855919";1
journals/tcad/Kruger91;article;2017-05-20;"A tool for hierarchical test generation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.75635";0
journals/tcad/ChenC09;article;2017-06-14;"High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030446";0
journals/tcad/ChenF05;article;2017-05-20;"An RLC interconnect model based on fourier analysis.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.841065";0
journals/tcad/StroeleW98;article;2017-05-20;"Hardware-optimal test register insertion.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.703833";0
journals/tcad/OnaissiN08;article;2017-05-20;"A Linear-Time Approach for Static Timing Analysis Covering All Process Corners.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923635";0
journals/tcad/CharbonGMS99;article;2017-06-08;"Substrate optimization based on semi-analytical techniques.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743727";0
journals/tcad/Abu-IssaQ09;article;2017-05-20;"Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2015736";0
journals/tcad/MohammadS05;article;2017-06-08;"Optimizing program disturb fault tests using defect-based testing.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847941";0
journals/tcad/RoyD09;article;2017-05-20;"Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2026354";0
journals/tcad/SavirB91;article;2017-05-20;"Partitioning of polynomial tasks: test generation, an example.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97626";0
journals/tcad/ParkMR06;article;2017-05-20;"Efficient modeling of 1/f";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855953";0
journals/tcad/GauthierYJ01;article;2017-05-20;"Automatic generation and targeting of application-specificoperating systems and embedded systems software.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.959858";0
journals/tcad/ShiTS06;article;2017-05-20;"Efficient DC fault simulation of nonlinear analog circuits: one-step relaxation and adaptive simulation continuation.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855884";0
journals/tcad/WilhelmGRSPF09;article;2017-06-08;"Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013287";0
journals/tcad/Bryant91;article;2017-05-20;"Formal verification of memory circuits by switch-level simulation.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62795";0
journals/tcad/XiangHXO09;article;2017-05-20;"Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2018775";0
journals/tcad/TsaiCC04;article;2017-05-20;"Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825875";0
journals/tcad/ZhuoSB13;article;2017-05-20;"A Statistical Framework for Post-Fabrication Oxide Breakdown Reliability Prediction and Management.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2228303";0
journals/tcad/LagneseT91;article;2017-05-20;"Architectural partitioning for system level synthesis of integrated circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.87596";0
journals/tcad/FerrandiLPST10;article;2017-06-08;"Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048354";0
journals/tcad/HirschS92;article;2017-06-08;"The effect of placement of automatically extracted structure.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.160000";0
journals/tcad/GadNAZ09;article;2017-05-20;"A-Stable and L-Stable High-Order Integration Methods for Solving Stiff Differential Equations.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2024712";0
journals/tcad/KalligerosKN04;article;2017-05-20;"Multiphase BIST: a new reseeding technique for high test-data compression.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.833617";0
journals/tcad/ChoHMPS96a;article;2017-05-20;"Algorithms for approximate FSM traversal based on state space decomposition.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.552080";0
journals/tcad/ChickermaneLP94;article;2017-05-20;"Addressing design for testability at the architectural level.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.293949";0
journals/tcad/ArslanO16;article;2017-05-20;"Power-Aware Delay Test Quality Optimization for Multiple Frequency Domains.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2448689";0
journals/tcad/BaccusCD92;article;2017-05-20;"Adaptive mesh refinement for multilayer process simulation using the finite element method.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.124426";0
journals/tcad/NandiTKK16;article;2017-05-20;"A Novel Approach to Design SAR-ADC: Design Partitioning Method.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474379";0
journals/tcad/LeePR08;article;2017-05-20;"On Complete Functional Broadside Tests for Transition Faults.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.915531";0
journals/tcad/JiaYLCWG16;article;2017-05-20;"A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient Occurrence Probability.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2504922";0
journals/tcad/GoplenS06;article;2017-05-20;"Placement of Thermal Vias in 3-D ICs Using Various Thermal Objectives.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870069";0
journals/tcad/ChenH07;article;2017-05-20;"Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888262";0
journals/tcad/Tannir15;article;2017-05-20;"Direct Sensitivity Analysis of Nonlinear Distortion in RF Circuits Using Multidimensional Moments.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2384521";0
journals/tcad/HsuC12;article;2017-06-08;"Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2193582";0
journals/tcad/EldibW14;article;2017-05-20;"An SMT Based Method for Optimizing Arithmetic Computations in Embedded Software Code.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2341931";0
journals/tcad/LiL12;article;2017-05-20;"Layout-Aware Multiple Scan Tree Synthesis for 3-D SoCs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2208644";0
journals/tcad/SunLLLG15;article;2017-05-20;"Fast Statistical Analysis of Rare Circuit Failure Events via Scaled-Sigma Sampling for High-Dimensional Variation Space.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2404895";0
journals/tcad/Cho00;article;2017-05-20;"Wiring space and length estimation in two-dimensional arrays.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.845086";0
journals/tcad/TeraiANOUS87;article;2017-05-20;"Symbolic Layout System: Application Results and Functional Improvements.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270279";0
journals/tcad/ChoHS93;article;2017-05-20;"Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238030";0
journals/tcad/ZhuW97;article;2017-05-20;"Clock skew minimization during FPGA placement.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.602474";0
journals/tcad/GuptaSDGN04;article;2017-05-20;"Using global code motions to improve the quality of results for high-level synthesis.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822105";0
journals/tcad/SimunicBGM01;article;2017-05-20;"Event-driven power management.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.931003";0
journals/tcad/HeitzingerSPS05;article;2017-05-20;"A method for generating structurally aligned grids for semiconductor device simulation.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852297";0
journals/tcad/UshioNKKU90;article;2017-05-20;"A fast three-dimensional process simulator OPUS/3D with access to two-dimensional simulation results.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55211";0
journals/tcad/HuangW89a;article;2017-05-20;"Improved gate matrix layout.";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.31547";0
journals/tcad/VanasscheGS03;article;2017-05-20;"Behavioral modeling of (coupled) harmonic oscillators.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.814947";0
journals/tcad/MeiR07;article;2017-05-20;"Small-Signal Analysis of Oscillators Using Generalized Multitime Partial Differential Equations.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885826";0
journals/tcad/LoNB87;article;2017-05-20;"Algorithms for an Advanced Fault Simulation System in MOTIS.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270267";0
journals/tcad/MaYHYXGYJ13;article;2017-05-20;"Performance Estimation Techniques With MPSoC Transaction-Accurate Models.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2275252";0
journals/tcad/PomeranzR94c;article;2017-05-20;"On determining symmetries in inputs of logic circuits.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329273";0
journals/tcad/WangC06;article;2017-05-20;"A scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855929";0
journals/tcad/Macii07;article;2017-05-20;"Editorial.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888846";0
journals/tcad/TeodorovicDM13;article;2017-05-20;"Recursive Boolean Formula Minimization Algorithms for Implication Logic.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2269799";0
journals/tcad/TsaoC86;article;2017-05-20;"A Fast-Timing Simulator for Digital MOS Circuits.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270224";0
journals/tcad/HammoudaCL17;article;2017-07-26;"A Unified Design Flow to Automatically Generate On-Chip Monitors During High-Level Synthesis of Hardware Accelerators.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2587278";0
journals/tcad/VrudhulaWG06;article;2017-05-20;"Hermite Polynomial Based Interconnect Analysis in the Presence of Process Variations.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862734";0
journals/tcad/GnudiVB93;article;2017-06-14;"Modeling impact ionization in a BJT by means of spherical harmonics expansion of the Boltzmann transport equation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248081";0
journals/tcad/MogalQSB09;article;2017-05-20;"Fast and Accurate Statistical Criticality Computation Under Process Variations.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013278";0
journals/tcad/GilesG85;article;2017-05-20;"Calculation of Channeling Effects During Ion Implantation Using the Boltzmann Transport Equation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270133";0
journals/tcad/ChiangSW90;article;2017-10-07;"Global routing based on Steiner min-max trees.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62776";0
journals/tcad/MulasAACBM09;article;2017-06-14;"Thermal Balancing Policy for Multiprocessor Stream Computing Platforms.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2032372";0
journals/tcad/KagarisT99;article;2017-05-20;"On the design of optimal counter-based schemes for test set embedding.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.743738";0
journals/tcad/VariyamC00;article;2017-05-20;"Specification-driven test generation for analog circuits.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.875320";0
journals/tcad/ChiLX16;article;2017-05-20;"Adapting B";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512899";0
journals/tcad/LombardiSS88;article;2017-06-08;"An algorithm for functional reconfiguration of fixed-size arrays.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7810";0
journals/tcad/MicheliNS83;article;2017-05-20;"Symmetric Displacement Algorithms for the Timing Analysis of Large Scale Circuits.";"";"1983";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1983.1270034";0
journals/tcad/MantoothG03;article;2017-05-20;"Guest editorial.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.808577";0
journals/tcad/OdabasiogluCP98;article;2017-05-20;"PRIMA: passive reduced-order interconnect macromodeling algorithm.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.712097";0
journals/tcad/WangW92b;article;2017-05-20;"Transient analysis of dispersive VLSI interconnects terminated in nonlinear loads.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.170989";0
journals/tcad/ModarresL87;article;2017-05-20;"A Formal Approach to Design-Rule Checking.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270303";0
journals/tcad/EbeidFQ15;article;2017-06-08;"Model-Driven Design of Network Aspects of Distributed Embedded Systems.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394395";0
journals/tcad/WeyKS95;article;2017-05-20;"Test generation and concurrent error detection in current-mode A/D converters.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466344";0
journals/tcad/GhaniN11;article;2017-05-20;"Fast Vectorless Power Grid Verification Under an RLC Model.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2096593";0
journals/tcad/XiaoFT14;article;2017-05-20;"A Novel Built-In Self-Authentication Technique to Prevent Inserting Hardware Trojans.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2356453";0
journals/tcad/ChangS09;article;2017-05-20;"Access-Pattern-Aware On-Chip Memory Allocation for SIMD Processors.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009145";0
journals/tcad/LongLMU13;article;2017-05-20;"Theory and Analysis for Optimization of On-Chip Thermoelectric Cooling Systems.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2261436";0
journals/tcad/LinD95;article;2017-05-20;"Synthesis of hazard-free multilevel logic under multiple-input changes from binary decision diagrams.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"";0
journals/tcad/ChenB01;article;2017-05-20;"An efficient graph representation for arithmetic circuitverification.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.969437";0
journals/tcad/HocevarYTE85;article;2017-05-20;"Transient Sensitivity Computation for MOSFET Circuits.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270161";0
journals/tcad/ZhangCHGC06;article;2017-05-20;"Correlation-Preserved Statistical Timing With a Quadratic Form of Gaussian Variables.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873885";0
journals/tcad/BaharSNG05;article;2017-05-20;"Symbolic failure analysis of complex CMOS circuits due to excessive leakage current and charge sharing.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844105";0
journals/tcad/MinYSBP06;article;2017-05-20;"Efficient Interconnect Test Patterns for Crosstalk and Static Faults.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.873899";0
journals/tcad/TolbertZLM11;article;2017-05-20;"Analysis and Design of Energy and Slew Aware Subthreshold Clock Systems.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2144595";0
journals/tcad/KahngMXZ07;article;2017-06-08;"Enhanced Design Flow and Optimizations for Multiproject Wafers.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883922";0
journals/tcad/ToyabeMASH85;article;2017-05-20;"Three-Dimensional Device Simulator CADDETH with Highly Convergent Matrix Solution Algorithms.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270146";0
journals/tcad/YangSVB11;article;2017-05-20;"Automating Logic Transformations With Approximate SPFDs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2110590";0
journals/tcad/StehrGA07;article;2017-05-20;"Analog Performance Space Exploration by Normal-Boundary Intersection and by Fourier-Motzkin Elimination.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895756";0
journals/tcad/YanTC17;article;2017-09-21;"PUF-Based Fuzzy Authentication Without Error Correcting Codes.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2638445";0
journals/tcad/MaslovFM08;article;2017-05-20;"Quantum Circuit Placement.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.917562";0
journals/tcad/JooKH11;article;2017-05-20;"Fast Communication Architecture Exploration of Processor Pool-Based MPSoC via Static Performance Analysis.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2088930";0
journals/tcad/LiuCW15;article;2017-05-20;"Region-Based and Panel-Based Algorithms for Unroutable Placement Recognition.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2394432";0
journals/tcad/SitaramZS04;article;2017-05-20;"Full-chip, three-dimensional shapes-based RLC extraction.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.826545";0
journals/tcad/Drusinsky-Yoresh91;article;2017-05-20;"A state assignment procedure for single-block implementation of state charts.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103506";0
journals/tcad/GriffithRSZ94;article;2017-05-20;"Closing the gap: near-optimal Steiner trees in polynomial time.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.329264";0
journals/tcad/WangH97;article;2017-05-20;"Boolean matching for incompletely specified functions.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.573830";0
journals/tcad/MukhopadhyayMR05;article;2017-05-20;"Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852295";0
journals/tcad/HashimotoYO04;article;2017-05-20;"Equivalent waveform propagation for static timing analysis.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.825858";0
journals/tcad/YaoYW14a;article;2017-05-20;"Scalable Compact Modeling for On-Chip Passive Elements with Correlated Parameter Extraction and Adaptive Boundary Compression.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2323197";0
journals/tcad/Wunderlich90;article;2017-05-20;"Multiple distributions for biased random test patterns.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55187";1
journals/tcad/HuHC16;article;2017-05-20;"Wash Optimization and Analysis for Cross-Contamination Removal Under Physical Constraints in Flow-Based Microfluidic Biochips.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2488485";0
journals/tcad/GaoL96;article;2017-05-20;"Minimum crosstalk channel routing.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.506134";0
journals/tcad/Drusinsky-Yoresh91a;article;2017-05-20;"Decision problems for interacting finite state machines.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103507";0
journals/tcad/CampenhoutMS99;article;2017-05-20;"Timing verification of sequential dynamic circuits.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.759081";0
journals/tcad/BeniniMLMOP01;article;2017-05-20;"Synthesis of power-managed sequential components based oncomputational kernel extraction.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.945307";0
journals/tcad/WangZXS14;article;2017-05-20;"On the Deployment of On-Chip Noise Sensors.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2293477";0
journals/tcad/LiaoTYTSZZL16;article;2017-07-20;"Efficient Hybrid Performance Modeling for Analog Circuits Using Hierarchical Shrinkage Priors.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2543021";0
journals/tcad/ShiL05;article;2017-05-20;"A fast algorithm for optimal buffer insertion.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.847942";0
journals/tcad/PomeranzR93;article;2017-05-20;"3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.238041";0
journals/tcad/DevadasN87;article;2017-05-20;"Topological Optimization of Multiple-Level Array Logic.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270335";0
journals/tcad/SharifiKR13;article;2017-05-20;"PROMETHEUS: A Proactive Method for Thermal Management of Heterogeneous MPSoCs.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2247656";0
journals/tcad/HaworthBH93;article;2017-05-20;"Optimal part selection.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256941";0
journals/tcad/WilsonB85;article;2017-05-20;"Accurate Current Calculation in Two-Dimensional MOSFET Models.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270149";0
journals/tcad/MahlkeRSSS01;article;2017-05-20;"Bitwidth cognizant architecture synthesis of custom hardwareaccelerators.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.959864";0
journals/tcad/SaucierPS87;article;2017-05-20;"ASYL: A Rule-Based System for Controller Synthesis.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270349";0
journals/tcad/LinSW00;article;2017-05-20;"A fast signature computation algorithm for LFSR and MISR.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.863643";0
journals/tcad/ChoiBR09;article;2017-05-20;"Variation-Aware Low-Power Synthesis Methodology for Fixed-Point FIR Filters.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2009135";0
journals/tcad/RodrigoFRMBCSD11;article;2017-07-26;"Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2119150";0
journals/tcad/ChakrabortySP10;article;2017-05-20;"Stress Aware Layout Optimization Leveraging Active Area Dependent Mobility Enhancement.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061173";0
journals/tcad/AmouriHT16;article;2017-05-20;"Built-In Self-Heating Thermal Testing of FPGAs.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512905";0
journals/tcad/Opal96;article;2017-05-20;"Sampled data simulation of linear and nonlinear circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489100";0
journals/tcad/ChenZ12;article;2017-05-20;"An Analytical Placer for VLSI Standard Cell Placement.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2190289";0
journals/tcad/Pomeranz12b;article;2017-05-20;"A Metric for Identifying Detectable Path Delay Faults.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2201482";0
journals/tcad/MaDNS88;article;2017-06-08;"Test generation for sequential circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.7807";0
journals/tcad/NikolovSD08;article;2017-05-20;"Systematic and Automated Multiprocessor System Design, Programming, and Implementation.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.911337";0
journals/tcad/OzdalW06;article;2017-05-20;"Algorithmic study of single-layer bus routing for high-speed boards.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853685";0
journals/tcad/RudellS87;article;2017-05-20;"Multiple-Valued Minimization for PLA Optimization.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270318";0
journals/tcad/BansalPR06;article;2017-05-20;"An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.882489";0
journals/tcad/LeeLW10;article;2017-05-20;"Enhanced Double Via Insertion Using Wire Bending.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2035559";0
journals/tcad/WuDL11;article;2017-05-20;"GRIP: Global Routing via Integer Programming.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2066030";0
journals/tcad/GloriaFO94;article;2017-09-16;"Block placement with a Boltzmann Machine.";"";"1994";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.285242";0
journals/tcad/HuangCW17;article;2017-07-27;"PACES: A Partition-Centering-Based Symmetry Placement for Binary-Weighted Unit Capacitor Arrays.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2561403";0
journals/tcad/KimKLK02;article;2017-05-20;"Domino logic synthesis based on implication graph.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.980261";0
journals/tcad/NoteCGM92;article;2017-05-20;"Combined hardware selection and pipelining in high-performance data-path design.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.125089";0
journals/tcad/VytyazLHMM09;article;2017-05-20;"Automated Design and Optimization of Low-Noise Oscillators.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2014808";0
journals/tcad/SetliffR91;article;2017-05-20;"On the feasibility of synthesizing CAD software from specifications: generating maze router tools in ELF.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137507";0
journals/tcad/GirczycBK85;article;2017-05-20;"Applicability of a Subset of Ada as an Algorithmic Hardware Description Language for Graph-Based Hardware Compilation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270106";0
journals/tcad/DrechslerGS01;article;2017-06-14;"Using lower bounds during dynamic BDD minimization.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905674";0
journals/tcad/NikolaidisKK00;article;2017-05-20;"Estimation of signal transition activity in FIR filters implementedby a MAC architecture.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.822629";0
journals/tcad/CicianiI91;article;2017-06-08;"A Markov chain-based yield formula for VLSI fault-tolerant chips.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.68412";0
journals/tcad/YehCCW07;article;2017-05-20;"Flash Memory Testing and Built-In Self-Diagnosis With March-Like Test Algorithms.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885828";0
journals/tcad/SchutzSP82;article;2017-05-20;"Analysis of Breakdown Phenomena in MOSFET's.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269997";0
journals/tcad/FranzF85;article;2017-05-20;"BAMBI -- A Design Model for Power MOSFET's.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270113";0
journals/tcad/YangJH14;article;2017-05-20;"PushPull: Short-Path Padding for Timing Error Resilient Circuits.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2304681";0
journals/tcad/JoneP95;article;2017-05-20;"A coordinated circuit partitioning and test generation method for pseudo-exhaustive testing of VLSI circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.365128";0
journals/tcad/ZhaoFZSP06;article;2017-05-20;"Optimal placement of power-supply pads and pins.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852459";0
journals/tcad/Piotrowski88;article;2017-05-20;"An improved Spice2 Zener diode model for soft-region simulation capability.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.16808";0
journals/tcad/Mazzone85a;article;2017-05-20;"Monte Carlo Methods in Defects Migration -- Spontaneous Annealing of Damage Induced by Ion Implantation.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270134";0
journals/tcad/YuB12;article;2017-05-20;"Diagnosis-Assisted Adaptive Test.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2193580";0
journals/tcad/AllegrettoSKR97;article;2017-05-20;"Micromachined polysilicon power dissipation: simulation and experiment.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.640620";0
journals/tcad/KimWK07;article;2017-05-20;"The Robust QCA Adder Designs Using Composable QCA Building Blocks.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.883921";0
journals/tcad/WojciechowskiV93;article;2017-05-20;"Ellipsoidal method for design centering and yield estimation.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.256932";0
journals/tcad/Barke88;article;2017-05-20;"Line-to-ground capacitance calculation for VLSI: a comparison.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3160";0
journals/tcad/ClarkeF88;article;2017-05-20;"Escher-a geometrical layout system for recursively defined circuits.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3222";0
journals/tcad/TanimotoS92;article;2017-05-20;"Discretization error in MOSFET device simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144856";0
journals/tcad/CarlsonCS91;article;2017-05-20;"Optimal cell generation for dual independent layout styles.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137506";0
journals/tcad/ZhangGZJ05;article;2017-05-20;"Threshold network synthesis and optimization and its application to nanotechnologies.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.839468";0
journals/tcad/Devadas91;article;2017-05-20;"Optimizing interacting finite state machines using sequential don't cares.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.103497";0
journals/tcad/JavaheriMB17;article;2017-07-26;"Synthesis of Regular Expressions Revisited: From PSL SEREs to Hardware.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2600241";0
journals/tcad/LuBM02;article;2017-05-20;"Dynamic frequency scaling with buffer insertion for mixed workloads.";"";"2002";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.804087";0
journals/tcad/OwensI86;article;2017-05-20;"A System for Designing, Simulating, and Testing High Performance VLSI Signal Processors.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270211";0
journals/tcad/MaM95;article;2017-05-20;"Open faults in BiCMOS gates.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.384417";0
journals/tcad/LavoCLF98;article;2017-05-20;"Diagnosing realistic bridging faults with single stuck-at information.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.700723";0
journals/tcad/DanielG82;article;2017-05-20;"CAD Systems for IC Design.";"";"1982";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1982.1269991";0
journals/tcad/MukherjeeR16;article;2017-05-20;"Nearly-2-SAT Solutions for Segmented-Channel Routing.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2446950";0
journals/tcad/ChatterjeeMY95;article;2017-05-20;"A submicron DC MOSFET model for simulation of analog circuits.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.466336";0
journals/tcad/LiS06a;article;2017-05-20;"SILCA: SPICE-accurate iterative linear-centric analysis for efficient time-domain Simulation of VLSI circuits with strong parasitic couplings.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855943";0
journals/tcad/ShiHS06;article;2017-05-20;"On symbolic model order reduction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855887";0
journals/tcad/Resnick86;article;2017-05-20;"SPARTA: A System Partitioning Aid.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270220";0
journals/tcad/RadeckaZ06;article;2017-05-20;"Arithmetic transforms for compositions of sequential and imprecise datapaths.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855935";0
journals/tcad/LekatsasW99;article;2017-05-20;"SAMC: a code compression algorithm for embedded processors.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.811316";0
journals/tcad/PomeranzR97a;article;2017-05-20;"On error correction in macro-based circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662673";0
journals/tcad/AhmedT09;article;2017-05-20;"A Novel Faster-Than-at-Speed Transition-Delay Test Method Considering IR-Drop Effects.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2028679";0
journals/tcad/MukhopadhyaySC07;article;2017-05-20;"Hierarchical Verification of Galois Field Circuits.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.895755";0
journals/tcad/LavagnoMBS95;article;2017-06-08;"An efficient heuristic procedure for solving the state assignment problem for event-based specifications.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.363124";0
journals/tcad/TafertshoferGA00;article;2017-05-20;"IGRAINE-an Implication GRaph-bAsed engINE for fast implication, justification, and propagation.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.856977";0
journals/tcad/OhgoTMYSMS87;article;2017-05-20;"A Two-Dimensional Integrated Process Simulator: SPIRIT-I.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270290";0
journals/tcad/Molitor90;article;2017-05-20;"Constrained via minimization for systolic arrays.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55183";0
journals/tcad/PanC97;article;2017-05-20;"Pseudorandom testing for mixed-signal circuits.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.662678";0
journals/tcad/SongT08;article;2017-05-20;"Identification of Critical Executable Paths at the Architectural Level.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2008912";0
journals/tcad/PanYG13;article;2017-05-20;"Design for Manufacturing With Emerging Nanolithography.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2276751";0
journals/tcad/FossumVF88;article;2017-05-20;"Model selection for SOI MOSFET circuit simulation.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3189";0
journals/tcad/LakshminarayanaJ99;article;2017-05-20;"High-level synthesis of power-optimized and area-optimized circuits from hierarchical data-flow intensive behaviors.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.748157";0
journals/tcad/HuangWXWD13;article;2017-05-20;"Dynamic Streamization Model Execution for SIMD Engines on Multicore Architectures.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2272537";0
journals/tcad/ChenGLSC14;article;2017-05-20;"Multibit Retention Registers for Power Gated Designs: Concept, Design, and Deployment.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2293881";0
journals/tcad/ZhaoHF15;article;2017-05-20;"A Performance-Guided Graph Sparsification Approach to Scalable and Robust SPICE-Accurate Integrated Circuit Simulations.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2424958";0
journals/tcad/LyuhKK04;article;2017-05-20;"Coupling-aware high-level interconnect synthesis [IC layout].";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819892";0
journals/tcad/MullerKF92;article;2017-05-20;"Automatic rectangle-based adaptive mesh generation without obtuse angles.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.144849";0
journals/tcad/GaneshpureK10;article;2017-05-20;"On ATPG for Multiple Aggressor Crosstalk Faults.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2043589";0
journals/tcad/AbabeiMB06;article;2017-05-20;"Three-dimensional place and route for FPGAs.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.855945";0
journals/tcad/CaldwellCKMPQW04;article;2017-05-20;"Effective iterative techniques for fingerprinting design IP.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.822126";0
journals/tcad/FavalliODR91;article;2017-06-08;"Fault simulation of unconventional faults in CMOS circuits.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79505";0
journals/tcad/PhamN99;article;2017-05-20;"An integral equation of the second kind for computation of capacitance.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790620";0
journals/tcad/ReviriegoPMO13;article;2017-06-08;"A Method to Construct Low Delay Single Error Correction Codes for Protecting Data Bits Only.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2226585";0
journals/tcad/IonutiuRS11;article;2017-05-20;"SparseRC: Sparsity Preserving Model Reduction for RC Circuits With Many Terminals.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2166075";0
journals/tcad/YericTB90;article;2017-05-20;"A universal MOSFET mobility degradation model for circuit simulation.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62736";0
journals/tcad/SakallahD85;article;2017-05-20;"SAMSON2: An Event Driven VLSI Circuit Simulator.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270167";0
journals/tcad/ShirahataKKKA92;article;2017-05-20;"A mobility model including the screening effect in MOS inversion layer.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.159997";0
journals/tcad/NikdastXWZYWWW14;article;2017-06-14;"Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2288676";0
journals/tcad/KuonR07;article;2017-05-20;"Measuring the Gap Between FPGAs and ASICs.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884574";0
journals/tcad/ShiXLH08;article;2017-05-20;"Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.923636";0
journals/tcad/KengSV10;article;2017-05-20;"Bounded Model Debugging.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2061370";0
journals/tcad/OdanakaN95;article;2017-05-20;"Massively parallel computation using a splitting-up operator method for three-dimensional device simulation.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.391730";0
journals/tcad/SinanogluP08;article;2017-05-20;"Isolation Techniques for Soft Cores.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.925794";0
journals/tcad/WeiCC12;article;2017-06-08;"Design and Implementation of Block-Based Partitioning for Parallel Flip-Chip Power-Grid Analysis.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2173489";0
journals/tcad/HuangTXWL04;article;2017-05-20;"A polynomial time-optimal diode insertion/routing algorithm for fixing antenna problem [IC layout].";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2003.819888";0
journals/tcad/Minato96;article;2017-05-20;"Fast factorization method for implicit cube set representation.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.494701";0
journals/tcad/WuTM96;article;2017-05-20;"Graph based analysis of 2-D FPGA routing.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.486270";0
journals/tcad/RehmanKSH14;article;2017-05-20;"Reliability-Driven Software Transformations for Unreliable Hardware.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2341894";0
journals/tcad/Tsang-PingSB96;article;2017-05-20;"A parallel implementation of an electrothermal simulation for GaAs MESFET devices.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.489101";0
journals/tcad/ChengK84;article;2017-05-20;"Module Placement Based on Resistive Network Optimization.";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270078";0
journals/tcad/GuptaADDGKMNRSSS13;article;2017-05-20;"Underdesigned and Opportunistic Computing in Presence of Hardware Variability.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2223467";0
journals/tcad/DhodhiHSB95;article;2017-05-20;"Datapath synthesis using a problem-space genetic algorithm.";"";"1995";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.402494";0
journals/tcad/LiaoS91;article;2017-05-20;"Boundary single-layer routing with movable terminals.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.97617";0
journals/tcad/SarbisheiR13;article;2017-05-20;"On the Fixed-Point Accuracy Analysis and Optimization of Polynomial Specifications.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2238290";0
journals/tcad/LiCS12;article;2017-09-28;"Statistical Timing Analysis for Latch-Controlled Circuits With Reduced Iterations and Graph Transformations.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2202393";0
journals/tcad/Akers88;article;2017-05-20;"A parity bit signature for exhaustive testing.";"";"1988";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.3166";0
journals/tcad/ShinK05;article;2017-05-20;"Intra-task voltage scheduling on DVS-enabled hard real-time systems.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852036";0
journals/tcad/BeattieKAP01;article;2017-05-20;"Equipotential shells for efficient inductance extraction.";"";"2001";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.905676";0
journals/tcad/RajskiTWR05;article;2017-05-20;"Finite memory test response compactors for embedded test applications.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.844111";0
journals/tcad/PoikonenLL12;article;2017-05-20;"On Synthesis of Boolean Expressions for Memristive Devices Using Sequential Implication Logic.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2187524";0
journals/tcad/MakL06;article;2017-05-20;"On Constrained Pin-Mapping for FPGA-PCB Codesign.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.881336";0
journals/tcad/HuangLQWS16;article;2017-09-16;"An Endurance-Aware Metadata Allocation Strategy for MLC NAND Flash Memory Storage Systems.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474394";0
journals/tcad/ChowFK92;article;2017-05-20;"An improved analytical short-channel MOSFET model valid in all regions of operating for analog/digital circuit simulation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.180265";0
journals/tcad/MallikSBZ07;article;2017-05-20;"Low-Power Optimization by Smart Bit-Width Allocation in a SystemC-Based ASIC Design Environment.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.888291";0
journals/tcad/ManBMC85;article;2017-05-20;"DIALOG: An Expert Debugging System for MOSVLSI Design.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270126";0
journals/tcad/JainPB90;article;2017-05-20;"Delay time sensitivity in nonlinear monotone RC trees.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.55176";0
journals/tcad/KavousianosKN07;article;2017-05-20;"Multilevel Huffman Coding: An Efficient Test-Data Compression Method for IP Cores.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.885830";0
journals/tcad/ThurnerLS90;article;2017-05-20;"Numerical treatment of nonrectangular field-oxide for 3-D MOSFET simulation.";"";"1990";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.62756";0
journals/tcad/ChaudharyR91;article;2017-05-20;"Channel routing by sorting.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137504";0
journals/tcad/Hochbaum96;article;2017-05-20;"An optimal test compression procedure for combinational circuits.";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.541449";0
journals/tcad/MarBDFLNWYZ87;article;2017-05-20;"EASE--An Application-Based CAD System for Process Design.";"";"1987";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1987.1270344";0
journals/tcad/WalkeyCS03;article;2017-05-20;"A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor.";"";"2003";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2002.805727";0
journals/tcad/KakadeKP08;article;2017-05-20;"Evaluation of Generalized LFSRs as Test Pattern Generators in Two-Dimensional Scan Designs.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927763";0
journals/tcad/AminOAA97;article;2017-06-14;"New fault models and efficient BIST algorithms for dual-port memories.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.658567";0
journals/tcad/WuGHWWM16;article;2017-05-20;"TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits.";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2474373";0
journals/tcad/BrennerV04;article;2017-05-20;"Legalizing a placement with minimum total movement.";"";"2004";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2004.836733";0
journals/tcad/MaR06;article;2017-05-20;"Fast Interval-Valued Statistical Modeling of Interconnect and Effective Capacitance.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870067";0
journals/tcad/Roy93;article;2017-05-20;"A bounded search algorithm for segmented channel routing for FPGA's and associated channel architecture issues.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248080";0
journals/tcad/NoiaCGMV11;article;2017-05-20;"Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2160177";0
journals/tcad/WuLWY14;article;2017-06-08;"BTI-Aware Sleep Transistor Sizing Algorithm for Reliable Power Gating Designs.";"";"2014";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2014.2334331";0
journals/tcad/Hitschfeld-KahlerCF93;article;2017-06-08;"Mixed element trees: a generalization of modified octrees for the generation of meshes for the simulation of complex 3-D semiconductor device structures.";"";"1993";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.248082";0
journals/tcad/HarutyunyanSVZ12;article;2017-05-20;"A New Method for March Test Algorithm Generation and Its Application for Fault Detection in RAMs.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2184107";0
journals/tcad/SinghalBE07;article;2017-05-20;"Interconnect Criticality-Driven Delay Relaxation.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2007.896319";0
journals/tcad/SmithNBSW84;article;2017-05-20;"The Variable Geometry Automated Universal Array Layout System (VGAUA).";"";"1984";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1984.1270053";0
journals/tcad/AlimondaCAPB09;article;2017-06-08;"A Feedback-Based Approach to DVFS in Data-Flow Applications.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2030439";0
journals/tcad/Sasao06;article;2017-05-20;"Analysis and synthesis of weighted-sum functions.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.870407";0
journals/tcad/NemaniN96;article;2017-05-20;"Towards a high-level power estimation capability [digital ICs].";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.503929";0
journals/tcad/YinGLLW16;article;2017-05-20;"Joint Modulo Scheduling and V";"";"2016";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2512900";0
journals/tcad/Rosenberg85;article;2017-05-20;"Geographical Data Structures Compared: A Study of Data Structures Supporting Region Queries.";"";"1985";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1985.1270098";0
journals/tcad/ChangP00;article;2017-05-20;"Codex-dp: co-design of communicating systems using dynamicprogramming.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.851989";0
journals/tcad/KohlerSR10;article;2017-05-20;"Fault Tolerant Network on Chip Switching With Graceful Performance Degradation.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2048399";0
journals/tcad/ShihK92;article;2017-05-20;"Analytic transient solution of general MOS circuit primitives.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137517";0
journals/tcad/PesicJ05;article;2017-05-20;"A compact nonquasi-static MOSFET model based on the equivalent nonlinear transmission line.";"";"2005";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.852306";0
journals/tcad/LiuSH15;article;2017-05-20;"Reactant Minimization for Sample Preparation on Microfluidic Biochips With Various Mixing Models.";"";"2015";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2015.2440312";0
journals/tcad/PedramI96;article;2017-05-20;"Correction to "An Approach for Multilevel Logic Optimization Targeting Low Power".";"";"1996";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1996.536724";0
journals/tcad/JungerLM98;article;2017-06-14;"A note on computing a maximal planar subgraph using PQ-trees.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.709399";0
journals/tcad/WangJSSWT17;article;2017-07-26;"TRO: An On-Chip Ring Oscillator-Based GHz Transient IR-Drop Monitor.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2608885";0
journals/tcad/JayakumarTS89;article;2017-05-20;"O(n";"";"1989";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.21845";0
journals/tcad/WuK06;article;2017-05-20;"Algorithm-level recomputing with shifted operands-a register transfer level concurrent error detection technique.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.853694";0
journals/tcad/PomeranzR10a;article;2017-05-20;"On Test Generation With Test Vector Improvement.";"";"2010";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2010.2041853";0
journals/tcad/HuangLL13;article;2017-05-20;"Reactant and Waste Minimization in Multitarget Sample Preparation on Digital Microfluidic Biochips.";"";"2013";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2013.2263035";0
journals/tcad/WongN91;article;2017-05-20;"The intertool profile interchange format: a technology CAD environment approach [semiconductor technology].";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.85762";0
journals/tcad/KernsY97;article;2017-05-20;"Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations.";"";"1997";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.644034";0
journals/tcad/DeOrioBBI09;article;2017-05-20;"Inferno: Streamlining Verification With Inferred Semantics.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2013995";0
journals/tcad/ZienSC99;article;2017-05-20;"Multilevel spectral hypergraph partitioning with arbitrary vertex sizes.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.784130";0
journals/tcad/VillenaS11;article;2017-06-08;"Multi-Dimensional Automatic Sampling Schemes for Multi-Point Modeling Methodologies.";"";"2011";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2011.2158721";0
journals/tcad/YanSS06;article;2017-05-20;"Fast 3-D Capacitance Extraction by Inexact Factorization and Reduction.";"";"2006";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2005.862747";0
journals/tcad/PotinD86;article;2017-05-20;"Mason: A Global Floorplanning Approach for VLSI Design.";"";"1986";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.1986.1270219";0
journals/tcad/CinelB08;article;2017-05-20;"A Distributed Heuristic Algorithm for the Rectilinear Steiner Minimal Tree Problem.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.2006085";0
journals/tcad/ChakrabortyB09;article;2017-05-20;"HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection.";"";"2009";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2009.2028166";0
journals/tcad/BermanT91;article;2017-05-20;"Global flow optimization in automatic logic design.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.79493";0
journals/tcad/HorioFKY91;article;2017-05-20;"Simplified simulations of GaAs MESFET's with semi-insulating substrate compensated by deep levels.";"";"1991";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.88925";0
journals/tcad/PriyadarshiSKDDFS12;article;2017-05-20;"Parallel Transient Simulation of Multiphysics Circuits Using Delay-Based Partitioning.";"";"2012";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2012.2201156";0
journals/tcad/LiZS07;article;2017-05-20;"Wire Sizing for Non-Tree Topology.";"";"2007";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2006.884572";0
journals/tcad/LeeW08;article;2017-05-20;"Congestion-Constrained Layer Assignment for Via Minimization in Global Routing.";"";"2008";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2008.927733";0
journals/tcad/IvanovZ92;article;2017-05-20;"Count-based BIST compaction schemes and aliasing probability computation.";"";"1992";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.137522";0
journals/tcad/SalehHRO00;article;2017-05-20;"Clock skew verification in the presence of IR-drop in the powerdistribution network.";"";"2000";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.848085";0
journals/tcad/AbellanCGJJKKMR17;article;2017-07-26;"Adaptive Tuning of Photonic Devices in a Photonic NoC Through Dynamic Workload Allocation.";"";"2017";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/TCAD.2016.2600238";0
journals/tcad/DeyRJW99;article;2017-05-20;"Controller-based power management for control-flow intensive designs.";"";"1999";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.790626";1
journals/tcad/AlpertCKMM98;article;2017-06-08;"Faster minimization of linear wirelength for global placement.";"";"1998";"IEEE Trans. on CAD of Integrated Circuits and Systems";"https://doi.org/10.1109/43.673628";0
