INFO: [HLS 200-10] Running 'E:/Xiliix/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Zak' on host 'desktop-5c7nouo' (Windows NT_amd64 version 6.2) on Tue Jun 09 14:13:29 +0200 2020
INFO: [HLS 200-10] In directory 'C:/Users/Zak/Desktop/lenet5/VHDL_implementation'
Sourcing Tcl script 'C:/Users/Zak/Desktop/lenet5/VHDL_implementation/conv_1/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/Zak/Desktop/lenet5/VHDL_implementation/conv_1'.
INFO: [HLS 200-10] Adding design file '../C_implementation/lenet5.c' to the project
INFO: [HLS 200-10] Adding test bench file '../C_implementation/prog.c' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Zak/Desktop/lenet5/VHDL_implementation/conv_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../C_implementation/lenet5.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 185.859 ; gain = 95.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 185.859 ; gain = 95.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 185.859 ; gain = 95.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func' into 'conv1_1' (../C_implementation/lenet5.c:75) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 185.859 ; gain = 95.785
INFO: [XFORM 203-602] Inlining function 'relu_func' into 'conv1_1' (../C_implementation/lenet5.c:75) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 185.859 ; gain = 95.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 185.859 ; gain = 95.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1_1' ...
WARNING: [SYN 201-107] Renaming port name 'conv1_1/input' to 'conv1_1/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1_1/output' to 'conv1_1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.073 seconds; current allocated memory: 102.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 102.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_1/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_1/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_1/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 103.141 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.84 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 185.859 ; gain = 95.785
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_1.
INFO: [HLS 200-112] Total elapsed time: 40.251 seconds; peak allocated memory: 103.141 MB.
