
comparator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9a8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800cb30  0800cb30  0001cb30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbd8  0800cbd8  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbd8  0800cbd8  0001cbd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbe0  0800cbe0  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbe0  0800cbe0  0001cbe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbe4  0800cbe4  0001cbe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  0800cbe8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a78  200000b8  0800cca0  000200b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b30  0800cca0  00020b30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002db52  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000523d  00000000  00000000  0004dc3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002420  00000000  00000000  00052e78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000021d0  00000000  00000000  00055298  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00030c39  00000000  00000000  00057468  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001edf0  00000000  00000000  000880a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011a872  00000000  00000000  000a6e91  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c1703  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009d70  00000000  00000000  001c1780  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b8 	.word	0x200000b8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800cb18 	.word	0x0800cb18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000bc 	.word	0x200000bc
 80001c4:	0800cb18 	.word	0x0800cb18

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b972 	b.w	8000dc0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9e08      	ldr	r6, [sp, #32]
 8000afa:	4604      	mov	r4, r0
 8000afc:	4688      	mov	r8, r1
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d14b      	bne.n	8000b9a <__udivmoddi4+0xa6>
 8000b02:	428a      	cmp	r2, r1
 8000b04:	4615      	mov	r5, r2
 8000b06:	d967      	bls.n	8000bd8 <__udivmoddi4+0xe4>
 8000b08:	fab2 f282 	clz	r2, r2
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0720 	rsb	r7, r2, #32
 8000b12:	fa01 f302 	lsl.w	r3, r1, r2
 8000b16:	fa20 f707 	lsr.w	r7, r0, r7
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	ea47 0803 	orr.w	r8, r7, r3
 8000b20:	4094      	lsls	r4, r2
 8000b22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b26:	0c23      	lsrs	r3, r4, #16
 8000b28:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b2c:	fa1f fc85 	uxth.w	ip, r5
 8000b30:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b34:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b38:	fb07 f10c 	mul.w	r1, r7, ip
 8000b3c:	4299      	cmp	r1, r3
 8000b3e:	d909      	bls.n	8000b54 <__udivmoddi4+0x60>
 8000b40:	18eb      	adds	r3, r5, r3
 8000b42:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b46:	f080 811b 	bcs.w	8000d80 <__udivmoddi4+0x28c>
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	f240 8118 	bls.w	8000d80 <__udivmoddi4+0x28c>
 8000b50:	3f02      	subs	r7, #2
 8000b52:	442b      	add	r3, r5
 8000b54:	1a5b      	subs	r3, r3, r1
 8000b56:	b2a4      	uxth	r4, r4
 8000b58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b64:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b68:	45a4      	cmp	ip, r4
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x8c>
 8000b6c:	192c      	adds	r4, r5, r4
 8000b6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b72:	f080 8107 	bcs.w	8000d84 <__udivmoddi4+0x290>
 8000b76:	45a4      	cmp	ip, r4
 8000b78:	f240 8104 	bls.w	8000d84 <__udivmoddi4+0x290>
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	442c      	add	r4, r5
 8000b80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b84:	eba4 040c 	sub.w	r4, r4, ip
 8000b88:	2700      	movs	r7, #0
 8000b8a:	b11e      	cbz	r6, 8000b94 <__udivmoddi4+0xa0>
 8000b8c:	40d4      	lsrs	r4, r2
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e9c6 4300 	strd	r4, r3, [r6]
 8000b94:	4639      	mov	r1, r7
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d909      	bls.n	8000bb2 <__udivmoddi4+0xbe>
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	f000 80eb 	beq.w	8000d7a <__udivmoddi4+0x286>
 8000ba4:	2700      	movs	r7, #0
 8000ba6:	e9c6 0100 	strd	r0, r1, [r6]
 8000baa:	4638      	mov	r0, r7
 8000bac:	4639      	mov	r1, r7
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	fab3 f783 	clz	r7, r3
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d147      	bne.n	8000c4a <__udivmoddi4+0x156>
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xd0>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 80fa 	bhi.w	8000db8 <__udivmoddi4+0x2c4>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb61 0303 	sbc.w	r3, r1, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4698      	mov	r8, r3
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d0e0      	beq.n	8000b94 <__udivmoddi4+0xa0>
 8000bd2:	e9c6 4800 	strd	r4, r8, [r6]
 8000bd6:	e7dd      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xe8>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	f040 808f 	bne.w	8000d04 <__udivmoddi4+0x210>
 8000be6:	1b49      	subs	r1, r1, r5
 8000be8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bec:	fa1f f885 	uxth.w	r8, r5
 8000bf0:	2701      	movs	r7, #1
 8000bf2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bf6:	0c23      	lsrs	r3, r4, #16
 8000bf8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb08 f10c 	mul.w	r1, r8, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x124>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x122>
 8000c10:	4299      	cmp	r1, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2bc>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1a59      	subs	r1, r3, r1
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c24:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x14c>
 8000c30:	192c      	adds	r4, r5, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x14a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80b6 	bhi.w	8000daa <__udivmoddi4+0x2b6>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e79f      	b.n	8000b8a <__udivmoddi4+0x96>
 8000c4a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c4e:	40bb      	lsls	r3, r7
 8000c50:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c54:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c58:	fa01 f407 	lsl.w	r4, r1, r7
 8000c5c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c60:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c64:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c68:	4325      	orrs	r5, r4
 8000c6a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c6e:	0c2c      	lsrs	r4, r5, #16
 8000c70:	fb08 3319 	mls	r3, r8, r9, r3
 8000c74:	fa1f fa8e 	uxth.w	sl, lr
 8000c78:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c7c:	fb09 f40a 	mul.w	r4, r9, sl
 8000c80:	429c      	cmp	r4, r3
 8000c82:	fa02 f207 	lsl.w	r2, r2, r7
 8000c86:	fa00 f107 	lsl.w	r1, r0, r7
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b0>
 8000c8c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c90:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c94:	f080 8087 	bcs.w	8000da6 <__udivmoddi4+0x2b2>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f240 8084 	bls.w	8000da6 <__udivmoddi4+0x2b2>
 8000c9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000ca2:	4473      	add	r3, lr
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	b2ad      	uxth	r5, r5
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cb4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb8:	45a2      	cmp	sl, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1da>
 8000cbc:	eb1e 0404 	adds.w	r4, lr, r4
 8000cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc4:	d26b      	bcs.n	8000d9e <__udivmoddi4+0x2aa>
 8000cc6:	45a2      	cmp	sl, r4
 8000cc8:	d969      	bls.n	8000d9e <__udivmoddi4+0x2aa>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4474      	add	r4, lr
 8000cce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cd2:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd6:	eba4 040a 	sub.w	r4, r4, sl
 8000cda:	454c      	cmp	r4, r9
 8000cdc:	46c2      	mov	sl, r8
 8000cde:	464b      	mov	r3, r9
 8000ce0:	d354      	bcc.n	8000d8c <__udivmoddi4+0x298>
 8000ce2:	d051      	beq.n	8000d88 <__udivmoddi4+0x294>
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	d069      	beq.n	8000dbc <__udivmoddi4+0x2c8>
 8000ce8:	ebb1 050a 	subs.w	r5, r1, sl
 8000cec:	eb64 0403 	sbc.w	r4, r4, r3
 8000cf0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cf4:	40fd      	lsrs	r5, r7
 8000cf6:	40fc      	lsrs	r4, r7
 8000cf8:	ea4c 0505 	orr.w	r5, ip, r5
 8000cfc:	e9c6 5400 	strd	r5, r4, [r6]
 8000d00:	2700      	movs	r7, #0
 8000d02:	e747      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d04:	f1c2 0320 	rsb	r3, r2, #32
 8000d08:	fa20 f703 	lsr.w	r7, r0, r3
 8000d0c:	4095      	lsls	r5, r2
 8000d0e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d12:	fa21 f303 	lsr.w	r3, r1, r3
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	4338      	orrs	r0, r7
 8000d1c:	0c01      	lsrs	r1, r0, #16
 8000d1e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d22:	fa1f f885 	uxth.w	r8, r5
 8000d26:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d2e:	fb07 f308 	mul.w	r3, r7, r8
 8000d32:	428b      	cmp	r3, r1
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x256>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d40:	d22f      	bcs.n	8000da2 <__udivmoddi4+0x2ae>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d92d      	bls.n	8000da2 <__udivmoddi4+0x2ae>
 8000d46:	3f02      	subs	r7, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1acb      	subs	r3, r1, r3
 8000d4c:	b281      	uxth	r1, r0
 8000d4e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d52:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb00 f308 	mul.w	r3, r0, r8
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x27e>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d68:	d217      	bcs.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d915      	bls.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1ac9      	subs	r1, r1, r3
 8000d74:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d78:	e73b      	b.n	8000bf2 <__udivmoddi4+0xfe>
 8000d7a:	4637      	mov	r7, r6
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e709      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d80:	4607      	mov	r7, r0
 8000d82:	e6e7      	b.n	8000b54 <__udivmoddi4+0x60>
 8000d84:	4618      	mov	r0, r3
 8000d86:	e6fb      	b.n	8000b80 <__udivmoddi4+0x8c>
 8000d88:	4541      	cmp	r1, r8
 8000d8a:	d2ab      	bcs.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d8c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d90:	eb69 020e 	sbc.w	r2, r9, lr
 8000d94:	3801      	subs	r0, #1
 8000d96:	4613      	mov	r3, r2
 8000d98:	e7a4      	b.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d9a:	4660      	mov	r0, ip
 8000d9c:	e7e9      	b.n	8000d72 <__udivmoddi4+0x27e>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	e795      	b.n	8000cce <__udivmoddi4+0x1da>
 8000da2:	4667      	mov	r7, ip
 8000da4:	e7d1      	b.n	8000d4a <__udivmoddi4+0x256>
 8000da6:	4681      	mov	r9, r0
 8000da8:	e77c      	b.n	8000ca4 <__udivmoddi4+0x1b0>
 8000daa:	3802      	subs	r0, #2
 8000dac:	442c      	add	r4, r5
 8000dae:	e747      	b.n	8000c40 <__udivmoddi4+0x14c>
 8000db0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db4:	442b      	add	r3, r5
 8000db6:	e72f      	b.n	8000c18 <__udivmoddi4+0x124>
 8000db8:	4638      	mov	r0, r7
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xda>
 8000dbc:	4637      	mov	r7, r6
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0xa0>

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <setFastClockConfig>:
*/

///This is Dan's clock original function just renamed
///It makes the cpu go to 80MHz disabling the power clock control (power management is off)
void setFastClockConfig(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b098      	sub	sp, #96	; 0x60
 8000dc8:	af00      	add	r7, sp, #0
  /* oscillator and clocks configs */
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dda:	f107 0308 	add.w	r3, r7, #8
 8000dde:	2244      	movs	r2, #68	; 0x44
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f00b fdd6 	bl	800c994 <memset>
  /* The voltage scaling allows optimising the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de8:	4b29      	ldr	r3, [pc, #164]	; (8000e90 <setFastClockConfig+0xcc>)
 8000dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dec:	4a28      	ldr	r2, [pc, #160]	; (8000e90 <setFastClockConfig+0xcc>)
 8000dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df2:	6593      	str	r3, [r2, #88]	; 0x58
 8000df4:	4b26      	ldr	r3, [pc, #152]	; (8000e90 <setFastClockConfig+0xcc>)
 8000df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	687b      	ldr	r3, [r7, #4]

  if(HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e00:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e04:	f005 fbd8 	bl	80065b8 <HAL_PWREx_ControlVoltageScaling>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <setFastClockConfig+0x4e>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e0e:	f001 f847 	bl	8001ea0 <Error_Handler>
  }

  /* Disable Power Control clock */
  __HAL_RCC_PWR_CLK_DISABLE();
 8000e12:	4b1f      	ldr	r3, [pc, #124]	; (8000e90 <setFastClockConfig+0xcc>)
 8000e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e16:	4a1e      	ldr	r2, [pc, #120]	; (8000e90 <setFastClockConfig+0xcc>)
 8000e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e1c:	6593      	str	r3, [r2, #88]	; 0x58

  /* 80 Mhz from PLL with MSI 8Mhz as source clock */
  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000e1e:	2310      	movs	r3, #16
 8000e20:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000e22:	2301      	movs	r3, #1
 8000e24:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;   /* 8 Mhz */
 8000e26:	2370      	movs	r3, #112	; 0x70
 8000e28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000e32:	2301      	movs	r3, #1
 8000e34:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e36:	2301      	movs	r3, #1
 8000e38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000e3a:	2314      	movs	r3, #20
 8000e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = 7;
 8000e42:	2307      	movs	r3, #7
 8000e44:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e46:	2304      	movs	r3, #4
 8000e48:	647b      	str	r3, [r7, #68]	; 0x44
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e4a:	f107 0308 	add.w	r3, r7, #8
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f005 fce0 	bl	8006814 <HAL_RCC_OscConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <setFastClockConfig+0x9a>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e5a:	f001 f821 	bl	8001ea0 <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000e5e:	230f      	movs	r3, #15
 8000e60:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e62:	2303      	movs	r3, #3
 8000e64:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e66:	2300      	movs	r3, #0
 8000e68:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000e76:	2104      	movs	r1, #4
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f006 f87b 	bl	8006f74 <HAL_RCC_ClockConfig>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <setFastClockConfig+0xc4>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e84:	f001 f80c 	bl	8001ea0 <Error_Handler>
  }
}
 8000e88:	bf00      	nop
 8000e8a:	3760      	adds	r7, #96	; 0x60
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40021000 	.word	0x40021000
 8000e94:	00000000 	.word	0x00000000

08000e98 <setSamplingTime>:
 */
#include "comparator.h"

//the variable period is passed by reference
void setSamplingTime(TIM_HandleTypeDef htim4,_Bool fastClockBoolean, double *period)
{
 8000e98:	b084      	sub	sp, #16
 8000e9a:	b598      	push	{r3, r4, r7, lr}
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	f107 0410 	add.w	r4, r7, #16
 8000ea2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (fastClockBoolean==1)
 8000ea6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d015      	beq.n	8000eda <setSamplingTime+0x42>
		  //sample time for 80MHz=80 000 000
		  //1   sec 	80 000 000
		  //0.1 sec		8 000 000
		  //0.01 sec	800 000
		  //maximum for Prescaler and Period is 65000
		  htim4.Init.Prescaler = 1000;
 8000eae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eb2:	617b      	str	r3, [r7, #20]
		  htim4.Init.Period = 800;
 8000eb4:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000eb8:	61fb      	str	r3, [r7, #28]
		  //reinitialize for 80MHZ clock
		  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000eba:	f107 0010 	add.w	r0, r7, #16
 8000ebe:	f007 fe91 	bl	8008be4 <HAL_TIM_Base_Init>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <setSamplingTime+0x34>
		  {
		  Error_Handler();
 8000ec8:	f000 ffea 	bl	8001ea0 <Error_Handler>
		  }

		  *period=0.01;
 8000ecc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000ece:	a410      	add	r4, pc, #64	; (adr r4, 8000f10 <setSamplingTime+0x78>)
 8000ed0:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000ed4:	e9c2 3400 	strd	r3, r4, [r2]


	  }


}
 8000ed8:	e014      	b.n	8000f04 <setSamplingTime+0x6c>
		  htim4.Init.Prescaler = 20000;
 8000eda:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000ede:	617b      	str	r3, [r7, #20]
		  htim4.Init.Period = 1000;
 8000ee0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee4:	61fb      	str	r3, [r7, #28]
		  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000ee6:	f107 0010 	add.w	r0, r7, #16
 8000eea:	f007 fe7b 	bl	8008be4 <HAL_TIM_Base_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <setSamplingTime+0x60>
	      Error_Handler();
 8000ef4:	f000 ffd4 	bl	8001ea0 <Error_Handler>
		  *period=0.01;
 8000ef8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000efa:	a405      	add	r4, pc, #20	; (adr r4, 8000f10 <setSamplingTime+0x78>)
 8000efc:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000f00:	e9c2 3400 	strd	r3, r4, [r2]
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	e8bd 4098 	ldmia.w	sp!, {r3, r4, r7, lr}
 8000f0c:	b004      	add	sp, #16
 8000f0e:	4770      	bx	lr
 8000f10:	47ae147b 	.word	0x47ae147b
 8000f14:	3f847ae1 	.word	0x3f847ae1

08000f18 <LCDinit>:
#include "display.h"

int menuChoice = 1;

void LCDinit(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
	// initialise joystick
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1e:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <LCDinit+0x2c>)
 8000f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f22:	4a08      	ldr	r2, [pc, #32]	; (8000f44 <LCDinit+0x2c>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <LCDinit+0x2c>)
 8000f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

	BSP_JOY_Init(JOY_MODE_GPIO);
 8000f36:	2000      	movs	r0, #0
 8000f38:	f001 fb3a 	bl	80025b0 <BSP_JOY_Init>
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40021000 	.word	0x40021000

08000f48 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int menuChoice)
{
 8000f48:	b5b0      	push	{r4, r5, r7, lr}
 8000f4a:	b08a      	sub	sp, #40	; 0x28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	ed87 0b02 	vstr	d0, [r7, #8]
 8000f52:	6078      	str	r0, [r7, #4]
	int digit3;
	int digit4;


	//too large number
	if(value >= 1500)
 8000f54:	a3c9      	add	r3, pc, #804	; (adr r3, 800127c <ValueDisplay+0x334>)
 8000f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f5e:	f7ff fd75 	bl	8000a4c <__aeabi_dcmpge>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d011      	beq.n	8000f8c <ValueDisplay+0x44>
	{
		lcd[0] = (uint8_t) ('T');
 8000f68:	2354      	movs	r3, #84	; 0x54
 8000f6a:	743b      	strb	r3, [r7, #16]
		lcd[1] = (uint8_t) ('O');
 8000f6c:	234f      	movs	r3, #79	; 0x4f
 8000f6e:	747b      	strb	r3, [r7, #17]
		lcd[2] = (uint8_t) ('O');
 8000f70:	234f      	movs	r3, #79	; 0x4f
 8000f72:	74bb      	strb	r3, [r7, #18]
		lcd[3] = (uint8_t) ('B');
 8000f74:	2342      	movs	r3, #66	; 0x42
 8000f76:	74fb      	strb	r3, [r7, #19]
		lcd[4] = (uint8_t) ('I');
 8000f78:	2349      	movs	r3, #73	; 0x49
 8000f7a:	753b      	strb	r3, [r7, #20]
		lcd[5] = (uint8_t) ('G');
 8000f7c:	2347      	movs	r3, #71	; 0x47
 8000f7e:	757b      	strb	r3, [r7, #21]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	4618      	mov	r0, r3
 8000f86:	f001 fc01 	bl	800278c <BSP_LCD_GLASS_DisplayString>
 8000f8a:	e1c7      	b.n	800131c <ValueDisplay+0x3d4>
		return;
	}
	else
	{
		switch(menuChoice)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	f000 80c0 	beq.w	8001114 <ValueDisplay+0x1cc>
 8000f94:	2b03      	cmp	r3, #3
 8000f96:	f000 810d 	beq.w	80011b4 <ValueDisplay+0x26c>
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	f040 8172 	bne.w	8001284 <ValueDisplay+0x33c>
			{
			case 1:
				digit1 = value / 1000;
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	4bb2      	ldr	r3, [pc, #712]	; (8001270 <ValueDisplay+0x328>)
 8000fa6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000faa:	f7ff fbf3 	bl	8000794 <__aeabi_ddiv>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	460c      	mov	r4, r1
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	4621      	mov	r1, r4
 8000fb6:	f7ff fd5d 	bl	8000a74 <__aeabi_d2iz>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = (value - digit1 * 1000) / 100;
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fc4:	fb02 f303 	mul.w	r3, r2, r3
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fa4f 	bl	800046c <__aeabi_i2d>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	460c      	mov	r4, r1
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4623      	mov	r3, r4
 8000fd6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fda:	f7ff f8f9 	bl	80001d0 <__aeabi_dsub>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	460c      	mov	r4, r1
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	4621      	mov	r1, r4
 8000fe6:	f04f 0200 	mov.w	r2, #0
 8000fea:	4ba2      	ldr	r3, [pc, #648]	; (8001274 <ValueDisplay+0x32c>)
 8000fec:	f7ff fbd2 	bl	8000794 <__aeabi_ddiv>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	460c      	mov	r4, r1
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	4621      	mov	r1, r4
 8000ff8:	f7ff fd3c 	bl	8000a74 <__aeabi_d2iz>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	623b      	str	r3, [r7, #32]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 8001000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001002:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001006:	fb02 f303 	mul.w	r3, r2, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fa2e 	bl	800046c <__aeabi_i2d>
 8001010:	4603      	mov	r3, r0
 8001012:	460c      	mov	r4, r1
 8001014:	461a      	mov	r2, r3
 8001016:	4623      	mov	r3, r4
 8001018:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800101c:	f7ff f8d8 	bl	80001d0 <__aeabi_dsub>
 8001020:	4603      	mov	r3, r0
 8001022:	460c      	mov	r4, r1
 8001024:	4625      	mov	r5, r4
 8001026:	461c      	mov	r4, r3
 8001028:	6a3b      	ldr	r3, [r7, #32]
 800102a:	2264      	movs	r2, #100	; 0x64
 800102c:	fb02 f303 	mul.w	r3, r2, r3
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fa1b 	bl	800046c <__aeabi_i2d>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4620      	mov	r0, r4
 800103c:	4629      	mov	r1, r5
 800103e:	f7ff f8c7 	bl	80001d0 <__aeabi_dsub>
 8001042:	4603      	mov	r3, r0
 8001044:	460c      	mov	r4, r1
 8001046:	4618      	mov	r0, r3
 8001048:	4621      	mov	r1, r4
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	4b8a      	ldr	r3, [pc, #552]	; (8001278 <ValueDisplay+0x330>)
 8001050:	f7ff fba0 	bl	8000794 <__aeabi_ddiv>
 8001054:	4603      	mov	r3, r0
 8001056:	460c      	mov	r4, r1
 8001058:	4618      	mov	r0, r3
 800105a:	4621      	mov	r1, r4
 800105c:	f7ff fd0a 	bl	8000a74 <__aeabi_d2iz>
 8001060:	4603      	mov	r3, r0
 8001062:	61fb      	str	r3, [r7, #28]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 8001064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001066:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800106a:	fb02 f303 	mul.w	r3, r2, r3
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff f9fc 	bl	800046c <__aeabi_i2d>
 8001074:	4603      	mov	r3, r0
 8001076:	460c      	mov	r4, r1
 8001078:	461a      	mov	r2, r3
 800107a:	4623      	mov	r3, r4
 800107c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001080:	f7ff f8a6 	bl	80001d0 <__aeabi_dsub>
 8001084:	4603      	mov	r3, r0
 8001086:	460c      	mov	r4, r1
 8001088:	4625      	mov	r5, r4
 800108a:	461c      	mov	r4, r3
 800108c:	6a3b      	ldr	r3, [r7, #32]
 800108e:	2264      	movs	r2, #100	; 0x64
 8001090:	fb02 f303 	mul.w	r3, r2, r3
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff f9e9 	bl	800046c <__aeabi_i2d>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4620      	mov	r0, r4
 80010a0:	4629      	mov	r1, r5
 80010a2:	f7ff f895 	bl	80001d0 <__aeabi_dsub>
 80010a6:	4603      	mov	r3, r0
 80010a8:	460c      	mov	r4, r1
 80010aa:	4625      	mov	r5, r4
 80010ac:	461c      	mov	r4, r3
 80010ae:	69fa      	ldr	r2, [r7, #28]
 80010b0:	4613      	mov	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff f9d7 	bl	800046c <__aeabi_i2d>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4620      	mov	r0, r4
 80010c4:	4629      	mov	r1, r5
 80010c6:	f7ff f883 	bl	80001d0 <__aeabi_dsub>
 80010ca:	4603      	mov	r3, r0
 80010cc:	460c      	mov	r4, r1
 80010ce:	4618      	mov	r0, r3
 80010d0:	4621      	mov	r1, r4
 80010d2:	f7ff fccf 	bl	8000a74 <__aeabi_d2iz>
 80010d6:	4603      	mov	r3, r0
 80010d8:	61bb      	str	r3, [r7, #24]
				digit1 += 48;
 80010da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010dc:	3330      	adds	r3, #48	; 0x30
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 80010e0:	6a3b      	ldr	r3, [r7, #32]
 80010e2:	3330      	adds	r3, #48	; 0x30
 80010e4:	623b      	str	r3, [r7, #32]
				digit3 += 48;
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	3330      	adds	r3, #48	; 0x30
 80010ea:	61fb      	str	r3, [r7, #28]
				digit4 += 48;
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	3330      	adds	r3, #48	; 0x30
 80010f0:	61bb      	str	r3, [r7, #24]
				lcd[0] = (uint8_t) (digit1);
 80010f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 80010f8:	6a3b      	ldr	r3, [r7, #32]
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) (digit3);
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) (digit4);
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 800110a:	2348      	movs	r3, #72	; 0x48
 800110c:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) ('z');
 800110e:	237a      	movs	r3, #122	; 0x7a
 8001110:	757b      	strb	r3, [r7, #21]
				break;
 8001112:	e0fe      	b.n	8001312 <ValueDisplay+0x3ca>

			case 2:
				value = value * 2.23694 * 0.0141683;
 8001114:	a350      	add	r3, pc, #320	; (adr r3, 8001258 <ValueDisplay+0x310>)
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800111e:	f7ff fa0f 	bl	8000540 <__aeabi_dmul>
 8001122:	4603      	mov	r3, r0
 8001124:	460c      	mov	r4, r1
 8001126:	4618      	mov	r0, r3
 8001128:	4621      	mov	r1, r4
 800112a:	a34d      	add	r3, pc, #308	; (adr r3, 8001260 <ValueDisplay+0x318>)
 800112c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001130:	f7ff fa06 	bl	8000540 <__aeabi_dmul>
 8001134:	4603      	mov	r3, r0
 8001136:	460c      	mov	r4, r1
 8001138:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 800113c:	f04f 0200 	mov.w	r2, #0
 8001140:	4b4d      	ldr	r3, [pc, #308]	; (8001278 <ValueDisplay+0x330>)
 8001142:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001146:	f7ff fb25 	bl	8000794 <__aeabi_ddiv>
 800114a:	4603      	mov	r3, r0
 800114c:	460c      	mov	r4, r1
 800114e:	4618      	mov	r0, r3
 8001150:	4621      	mov	r1, r4
 8001152:	f7ff fc8f 	bl	8000a74 <__aeabi_d2iz>
 8001156:	4603      	mov	r3, r0
 8001158:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 800115a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800115c:	4613      	mov	r3, r2
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	4413      	add	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f981 	bl	800046c <__aeabi_i2d>
 800116a:	4603      	mov	r3, r0
 800116c:	460c      	mov	r4, r1
 800116e:	461a      	mov	r2, r3
 8001170:	4623      	mov	r3, r4
 8001172:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001176:	f7ff f82b 	bl	80001d0 <__aeabi_dsub>
 800117a:	4603      	mov	r3, r0
 800117c:	460c      	mov	r4, r1
 800117e:	4618      	mov	r0, r3
 8001180:	4621      	mov	r1, r4
 8001182:	f7ff fc77 	bl	8000a74 <__aeabi_d2iz>
 8001186:	4603      	mov	r3, r0
 8001188:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 800118a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118c:	3330      	adds	r3, #48	; 0x30
 800118e:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001190:	6a3b      	ldr	r3, [r7, #32]
 8001192:	3330      	adds	r3, #48	; 0x30
 8001194:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001198:	b2db      	uxtb	r3, r3
 800119a:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 80011a2:	234d      	movs	r3, #77	; 0x4d
 80011a4:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('P');
 80011a6:	2350      	movs	r3, #80	; 0x50
 80011a8:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 80011aa:	2348      	movs	r3, #72	; 0x48
 80011ac:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 80011ae:	2320      	movs	r3, #32
 80011b0:	757b      	strb	r3, [r7, #21]
				break;
 80011b2:	e0ae      	b.n	8001312 <ValueDisplay+0x3ca>

			case 3:
				value = value * 3.6 * 0.0141683;
 80011b4:	a32c      	add	r3, pc, #176	; (adr r3, 8001268 <ValueDisplay+0x320>)
 80011b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011be:	f7ff f9bf 	bl	8000540 <__aeabi_dmul>
 80011c2:	4603      	mov	r3, r0
 80011c4:	460c      	mov	r4, r1
 80011c6:	4618      	mov	r0, r3
 80011c8:	4621      	mov	r1, r4
 80011ca:	a325      	add	r3, pc, #148	; (adr r3, 8001260 <ValueDisplay+0x318>)
 80011cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d0:	f7ff f9b6 	bl	8000540 <__aeabi_dmul>
 80011d4:	4603      	mov	r3, r0
 80011d6:	460c      	mov	r4, r1
 80011d8:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80011dc:	f04f 0200 	mov.w	r2, #0
 80011e0:	4b25      	ldr	r3, [pc, #148]	; (8001278 <ValueDisplay+0x330>)
 80011e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011e6:	f7ff fad5 	bl	8000794 <__aeabi_ddiv>
 80011ea:	4603      	mov	r3, r0
 80011ec:	460c      	mov	r4, r1
 80011ee:	4618      	mov	r0, r3
 80011f0:	4621      	mov	r1, r4
 80011f2:	f7ff fc3f 	bl	8000a74 <__aeabi_d2iz>
 80011f6:	4603      	mov	r3, r0
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 80011fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011fc:	4613      	mov	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff f931 	bl	800046c <__aeabi_i2d>
 800120a:	4603      	mov	r3, r0
 800120c:	460c      	mov	r4, r1
 800120e:	461a      	mov	r2, r3
 8001210:	4623      	mov	r3, r4
 8001212:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001216:	f7fe ffdb 	bl	80001d0 <__aeabi_dsub>
 800121a:	4603      	mov	r3, r0
 800121c:	460c      	mov	r4, r1
 800121e:	4618      	mov	r0, r3
 8001220:	4621      	mov	r1, r4
 8001222:	f7ff fc27 	bl	8000a74 <__aeabi_d2iz>
 8001226:	4603      	mov	r3, r0
 8001228:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 800122a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122c:	3330      	adds	r3, #48	; 0x30
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001230:	6a3b      	ldr	r3, [r7, #32]
 8001232:	3330      	adds	r3, #48	; 0x30
 8001234:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001238:	b2db      	uxtb	r3, r3
 800123a:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800123c:	6a3b      	ldr	r3, [r7, #32]
 800123e:	b2db      	uxtb	r3, r3
 8001240:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('K');
 8001242:	234b      	movs	r3, #75	; 0x4b
 8001244:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('M');
 8001246:	234d      	movs	r3, #77	; 0x4d
 8001248:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 800124a:	2348      	movs	r3, #72	; 0x48
 800124c:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 800124e:	2320      	movs	r3, #32
 8001250:	757b      	strb	r3, [r7, #21]
				break;
 8001252:	e05e      	b.n	8001312 <ValueDisplay+0x3ca>
 8001254:	f3af 8000 	nop.w
 8001258:	cc78e9f7 	.word	0xcc78e9f7
 800125c:	4001e540 	.word	0x4001e540
 8001260:	091e8cb3 	.word	0x091e8cb3
 8001264:	3f8d0445 	.word	0x3f8d0445
 8001268:	cccccccd 	.word	0xcccccccd
 800126c:	400ccccc 	.word	0x400ccccc
 8001270:	408f4000 	.word	0x408f4000
 8001274:	40590000 	.word	0x40590000
 8001278:	40240000 	.word	0x40240000
 800127c:	00000000 	.word	0x00000000
 8001280:	40977000 	.word	0x40977000

			default:
				value = 0.0141683 * value;
 8001284:	a329      	add	r3, pc, #164	; (adr r3, 800132c <ValueDisplay+0x3e4>)
 8001286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800128e:	f7ff f957 	bl	8000540 <__aeabi_dmul>
 8001292:	4603      	mov	r3, r0
 8001294:	460c      	mov	r4, r1
 8001296:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 800129a:	f04f 0200 	mov.w	r2, #0
 800129e:	4b22      	ldr	r3, [pc, #136]	; (8001328 <ValueDisplay+0x3e0>)
 80012a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012a4:	f7ff fa76 	bl	8000794 <__aeabi_ddiv>
 80012a8:	4603      	mov	r3, r0
 80012aa:	460c      	mov	r4, r1
 80012ac:	4618      	mov	r0, r3
 80012ae:	4621      	mov	r1, r4
 80012b0:	f7ff fbe0 	bl	8000a74 <__aeabi_d2iz>
 80012b4:	4603      	mov	r3, r0
 80012b6:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 80012b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012ba:	4613      	mov	r3, r2
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	4413      	add	r3, r2
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff f8d2 	bl	800046c <__aeabi_i2d>
 80012c8:	4603      	mov	r3, r0
 80012ca:	460c      	mov	r4, r1
 80012cc:	461a      	mov	r2, r3
 80012ce:	4623      	mov	r3, r4
 80012d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012d4:	f7fe ff7c 	bl	80001d0 <__aeabi_dsub>
 80012d8:	4603      	mov	r3, r0
 80012da:	460c      	mov	r4, r1
 80012dc:	4618      	mov	r0, r3
 80012de:	4621      	mov	r1, r4
 80012e0:	f7ff fbc8 	bl	8000a74 <__aeabi_d2iz>
 80012e4:	4603      	mov	r3, r0
 80012e6:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 80012e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ea:	3330      	adds	r3, #48	; 0x30
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 80012ee:	6a3b      	ldr	r3, [r7, #32]
 80012f0:	3330      	adds	r3, #48	; 0x30
 80012f2:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 80012f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 80012fa:	6a3b      	ldr	r3, [r7, #32]
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 8001300:	234d      	movs	r3, #77	; 0x4d
 8001302:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('/');
 8001304:	232f      	movs	r3, #47	; 0x2f
 8001306:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('S');
 8001308:	2353      	movs	r3, #83	; 0x53
 800130a:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 800130c:	2320      	movs	r3, #32
 800130e:	757b      	strb	r3, [r7, #21]
				break;
 8001310:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 8001312:	f107 0310 	add.w	r3, r7, #16
 8001316:	4618      	mov	r0, r3
 8001318:	f001 fa38 	bl	800278c <BSP_LCD_GLASS_DisplayString>
	//return;
}
 800131c:	3728      	adds	r7, #40	; 0x28
 800131e:	46bd      	mov	sp, r7
 8001320:	bdb0      	pop	{r4, r5, r7, pc}
 8001322:	bf00      	nop
 8001324:	f3af 8000 	nop.w
 8001328:	40240000 	.word	0x40240000
 800132c:	091e8cb3 	.word	0x091e8cb3
 8001330:	3f8d0445 	.word	0x3f8d0445

08001334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001334:	b598      	push	{r3, r4, r7, lr}
 8001336:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001338:	f001 ff66 	bl	8003208 <HAL_Init>

  /* USER CODE BEGIN Init */

  //if fast clock is true configure the clock at 80Mhz (Dan's code in clock.c and clock.h)
  if (eightyMHzClock==1)
 800133c:	4b19      	ldr	r3, [pc, #100]	; (80013a4 <main+0x70>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <main+0x16>
  {
	  setFastClockConfig();
 8001344:	f7ff fd3e 	bl	8000dc4 <setFastClockConfig>
 8001348:	e001      	b.n	800134e <main+0x1a>
  }
  else
  {
	  SystemClock_Config();
 800134a:	f000 f82f 	bl	80013ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134e:	f000 fb77 	bl	8001a40 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001352:	f000 f94d 	bl	80015f0 <MX_I2C2_Init>
  MX_LCD_Init();
 8001356:	f000 f98b 	bl	8001670 <MX_LCD_Init>
  MX_QUADSPI_Init();
 800135a:	f000 f9c1 	bl	80016e0 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800135e:	f000 f9e5 	bl	800172c <MX_SAI1_Init>
  MX_SPI2_Init();
 8001362:	f000 fa8b 	bl	800187c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001366:	f000 fb3b 	bl	80019e0 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 800136a:	f00a ffcd 	bl	800c308 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 800136e:	f000 f8c9 	bl	8001504 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001372:	f000 fac1 	bl	80018f8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_GLASS_Init();
 8001376:	f001 f9cf 	bl	8002718 <BSP_LCD_GLASS_Init>
  LCDinit();
 800137a:	f7ff fdcd 	bl	8000f18 <LCDinit>

  initializeLEDS();
 800137e:	f000 fcd5 	bl	8001d2c <initializeLEDS>
  //EXTI0_IRQHandler_Config();
//  EXTI1_IRQHandler_Config();
//  EXTI2_IRQHandler_Config();
//  EXTI3_IRQHandler_Config();
//  EXTI4_IRQHandler_Config();
  EXTI9_5_IRQHandler_Config();
 8001382:	f000 fd41 	bl	8001e08 <EXTI9_5_IRQHandler_Config>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001386:	f00a ffe5 	bl	800c354 <MX_USB_HOST_Process>


    //menuSelected=UserInterface();

    //displayADC();
    ValueDisplay(frequency,1);
 800138a:	4b07      	ldr	r3, [pc, #28]	; (80013a8 <main+0x74>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff f86c 	bl	800046c <__aeabi_i2d>
 8001394:	4603      	mov	r3, r0
 8001396:	460c      	mov	r4, r1
 8001398:	2001      	movs	r0, #1
 800139a:	ec44 3b10 	vmov	d0, r3, r4
 800139e:	f7ff fdd3 	bl	8000f48 <ValueDisplay>
    MX_USB_HOST_Process();
 80013a2:	e7f0      	b.n	8001386 <main+0x52>
 80013a4:	20000010 	.word	0x20000010
 80013a8:	20000000 	.word	0x20000000

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b0b8      	sub	sp, #224	; 0xe0
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013b6:	2244      	movs	r2, #68	; 0x44
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f00b faea 	bl	800c994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d0:	463b      	mov	r3, r7
 80013d2:	2288      	movs	r2, #136	; 0x88
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f00b fadc 	bl	800c994 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80013dc:	f005 f8ce 	bl	800657c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013e0:	4b45      	ldr	r3, [pc, #276]	; (80014f8 <SystemClock_Config+0x14c>)
 80013e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013e6:	4a44      	ldr	r2, [pc, #272]	; (80014f8 <SystemClock_Config+0x14c>)
 80013e8:	f023 0318 	bic.w	r3, r3, #24
 80013ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80013f0:	231c      	movs	r3, #28
 80013f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013f6:	2301      	movs	r3, #1
 80013f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80013fc:	2301      	movs	r3, #1
 80013fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001402:	2301      	movs	r3, #1
 8001404:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800140e:	2360      	movs	r3, #96	; 0x60
 8001410:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001414:	2302      	movs	r3, #2
 8001416:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800141a:	2301      	movs	r3, #1
 800141c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001420:	2301      	movs	r3, #1
 8001422:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001426:	2314      	movs	r3, #20
 8001428:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800142c:	2307      	movs	r3, #7
 800142e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001432:	2302      	movs	r3, #2
 8001434:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001438:	2302      	movs	r3, #2
 800143a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001442:	4618      	mov	r0, r3
 8001444:	f005 f9e6 	bl	8006814 <HAL_RCC_OscConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800144e:	f000 fd27 	bl	8001ea0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001452:	230f      	movs	r3, #15
 8001454:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001458:	2303      	movs	r3, #3
 800145a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800145e:	2380      	movs	r3, #128	; 0x80
 8001460:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001464:	2300      	movs	r3, #0
 8001466:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800146a:	2300      	movs	r3, #0
 800146c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001470:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001474:	2101      	movs	r1, #1
 8001476:	4618      	mov	r0, r3
 8001478:	f005 fd7c 	bl	8006f74 <HAL_RCC_ClockConfig>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001482:	f000 fd0d 	bl	8001ea0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001486:	4b1d      	ldr	r3, [pc, #116]	; (80014fc <SystemClock_Config+0x150>)
 8001488:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800148a:	2300      	movs	r3, #0
 800148c:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800148e:	2300      	movs	r3, #0
 8001490:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001492:	2300      	movs	r3, #0
 8001494:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001496:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800149a:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800149c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80014a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80014a8:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80014aa:	2301      	movs	r3, #1
 80014ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80014b2:	2318      	movs	r3, #24
 80014b4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80014b6:	2307      	movs	r3, #7
 80014b8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 80014c2:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <SystemClock_Config+0x154>)
 80014c4:	61fb      	str	r3, [r7, #28]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014c6:	463b      	mov	r3, r7
 80014c8:	4618      	mov	r0, r3
 80014ca:	f005 ff57 	bl	800737c <HAL_RCCEx_PeriphCLKConfig>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <SystemClock_Config+0x12c>
  {
    Error_Handler();
 80014d4:	f000 fce4 	bl	8001ea0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014d8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014dc:	f005 f86c 	bl	80065b8 <HAL_PWREx_ControlVoltageScaling>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <SystemClock_Config+0x13e>
  {
    Error_Handler();
 80014e6:	f000 fcdb 	bl	8001ea0 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80014ea:	f006 fea5 	bl	8008238 <HAL_RCCEx_EnableMSIPLLMode>
}
 80014ee:	bf00      	nop
 80014f0:	37e0      	adds	r7, #224	; 0xe0
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40021000 	.word	0x40021000
 80014fc:	00026882 	.word	0x00026882
 8001500:	01110000 	.word	0x01110000

08001504 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	; 0x28
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800150a:	f107 031c 	add.w	r3, r7, #28
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
 8001524:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001526:	4b2f      	ldr	r3, [pc, #188]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001528:	4a2f      	ldr	r2, [pc, #188]	; (80015e8 <MX_ADC1_Init+0xe4>)
 800152a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800152c:	4b2d      	ldr	r3, [pc, #180]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800152e:	2200      	movs	r2, #0
 8001530:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001532:	4b2c      	ldr	r3, [pc, #176]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001538:	4b2a      	ldr	r3, [pc, #168]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800153e:	4b29      	ldr	r3, [pc, #164]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001544:	4b27      	ldr	r3, [pc, #156]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001546:	2204      	movs	r2, #4
 8001548:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800154a:	4b26      	ldr	r3, [pc, #152]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800154c:	2200      	movs	r2, #0
 800154e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001550:	4b24      	ldr	r3, [pc, #144]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001552:	2200      	movs	r2, #0
 8001554:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001556:	4b23      	ldr	r3, [pc, #140]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001558:	2201      	movs	r2, #1
 800155a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800155c:	4b21      	ldr	r3, [pc, #132]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001564:	4b1f      	ldr	r3, [pc, #124]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001566:	2200      	movs	r2, #0
 8001568:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800156a:	4b1e      	ldr	r3, [pc, #120]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800156c:	2200      	movs	r2, #0
 800156e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001570:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001578:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800157a:	2200      	movs	r2, #0
 800157c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800157e:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001580:	2200      	movs	r2, #0
 8001582:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001586:	4817      	ldr	r0, [pc, #92]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001588:	f002 f858 	bl	800363c <HAL_ADC_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001592:	f000 fc85 	bl	8001ea0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	4619      	mov	r1, r3
 80015a0:	4810      	ldr	r0, [pc, #64]	; (80015e4 <MX_ADC1_Init+0xe0>)
 80015a2:	f002 fd29 	bl	8003ff8 <HAL_ADCEx_MultiModeConfigChannel>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80015ac:	f000 fc78 	bl	8001ea0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80015b0:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <MX_ADC1_Init+0xe8>)
 80015b2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015b4:	2306      	movs	r3, #6
 80015b6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015bc:	237f      	movs	r3, #127	; 0x7f
 80015be:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015c0:	2304      	movs	r3, #4
 80015c2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_ADC1_Init+0xe0>)
 80015ce:	f002 f989 	bl	80038e4 <HAL_ADC_ConfigChannel>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80015d8:	f000 fc62 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	3728      	adds	r7, #40	; 0x28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000264 	.word	0x20000264
 80015e8:	50040000 	.word	0x50040000
 80015ec:	43210000 	.word	0x43210000

080015f0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015f4:	4b1b      	ldr	r3, [pc, #108]	; (8001664 <MX_I2C2_Init+0x74>)
 80015f6:	4a1c      	ldr	r2, [pc, #112]	; (8001668 <MX_I2C2_Init+0x78>)
 80015f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <MX_I2C2_Init+0x74>)
 80015fc:	4a1b      	ldr	r2, [pc, #108]	; (800166c <MX_I2C2_Init+0x7c>)
 80015fe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001600:	4b18      	ldr	r3, [pc, #96]	; (8001664 <MX_I2C2_Init+0x74>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001606:	4b17      	ldr	r3, [pc, #92]	; (8001664 <MX_I2C2_Init+0x74>)
 8001608:	2201      	movs	r2, #1
 800160a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800160c:	4b15      	ldr	r3, [pc, #84]	; (8001664 <MX_I2C2_Init+0x74>)
 800160e:	2200      	movs	r2, #0
 8001610:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <MX_I2C2_Init+0x74>)
 8001614:	2200      	movs	r2, #0
 8001616:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <MX_I2C2_Init+0x74>)
 800161a:	2200      	movs	r2, #0
 800161c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_I2C2_Init+0x74>)
 8001620:	2200      	movs	r2, #0
 8001622:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <MX_I2C2_Init+0x74>)
 8001626:	2200      	movs	r2, #0
 8001628:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800162a:	480e      	ldr	r0, [pc, #56]	; (8001664 <MX_I2C2_Init+0x74>)
 800162c:	f004 fcb4 	bl	8005f98 <HAL_I2C_Init>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001636:	f000 fc33 	bl	8001ea0 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800163a:	2100      	movs	r1, #0
 800163c:	4809      	ldr	r0, [pc, #36]	; (8001664 <MX_I2C2_Init+0x74>)
 800163e:	f004 fd3a 	bl	80060b6 <HAL_I2CEx_ConfigAnalogFilter>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001648:	f000 fc2a 	bl	8001ea0 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800164c:	2100      	movs	r1, #0
 800164e:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_I2C2_Init+0x74>)
 8001650:	f004 fd7c 	bl	800614c <HAL_I2CEx_ConfigDigitalFilter>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800165a:	f000 fc21 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000194 	.word	0x20000194
 8001668:	40005800 	.word	0x40005800
 800166c:	00404c74 	.word	0x00404c74

08001670 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8001674:	4b18      	ldr	r3, [pc, #96]	; (80016d8 <MX_LCD_Init+0x68>)
 8001676:	4a19      	ldr	r2, [pc, #100]	; (80016dc <MX_LCD_Init+0x6c>)
 8001678:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800167a:	4b17      	ldr	r3, [pc, #92]	; (80016d8 <MX_LCD_Init+0x68>)
 800167c:	2200      	movs	r2, #0
 800167e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8001680:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <MX_LCD_Init+0x68>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8001686:	4b14      	ldr	r3, [pc, #80]	; (80016d8 <MX_LCD_Init+0x68>)
 8001688:	220c      	movs	r2, #12
 800168a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <MX_LCD_Init+0x68>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001692:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <MX_LCD_Init+0x68>)
 8001694:	2200      	movs	r2, #0
 8001696:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001698:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <MX_LCD_Init+0x68>)
 800169a:	2200      	movs	r2, #0
 800169c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <MX_LCD_Init+0x68>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <MX_LCD_Init+0x68>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <MX_LCD_Init+0x68>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <MX_LCD_Init+0x68>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80016b6:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <MX_LCD_Init+0x68>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80016bc:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <MX_LCD_Init+0x68>)
 80016be:	2200      	movs	r2, #0
 80016c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <MX_LCD_Init+0x68>)
 80016c4:	f004 fd8e 	bl	80061e4 <HAL_LCD_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80016ce:	f000 fbe7 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	200002c8 	.word	0x200002c8
 80016dc:	40002400 	.word	0x40002400

080016e0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80016e4:	4b0f      	ldr	r3, [pc, #60]	; (8001724 <MX_QUADSPI_Init+0x44>)
 80016e6:	4a10      	ldr	r2, [pc, #64]	; (8001728 <MX_QUADSPI_Init+0x48>)
 80016e8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80016ea:	4b0e      	ldr	r3, [pc, #56]	; (8001724 <MX_QUADSPI_Init+0x44>)
 80016ec:	22ff      	movs	r2, #255	; 0xff
 80016ee:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80016f0:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <MX_QUADSPI_Init+0x44>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80016f6:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <MX_QUADSPI_Init+0x44>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80016fc:	4b09      	ldr	r3, [pc, #36]	; (8001724 <MX_QUADSPI_Init+0x44>)
 80016fe:	2201      	movs	r2, #1
 8001700:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001702:	4b08      	ldr	r3, [pc, #32]	; (8001724 <MX_QUADSPI_Init+0x44>)
 8001704:	2200      	movs	r2, #0
 8001706:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <MX_QUADSPI_Init+0x44>)
 800170a:	2200      	movs	r2, #0
 800170c:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800170e:	4805      	ldr	r0, [pc, #20]	; (8001724 <MX_QUADSPI_Init+0x44>)
 8001710:	f004 ffb8 	bl	8006684 <HAL_QSPI_Init>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800171a:	f000 fbc1 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	20000408 	.word	0x20000408
 8001728:	a0001000 	.word	0xa0001000

0800172c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001730:	4b4d      	ldr	r3, [pc, #308]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001732:	4a4e      	ldr	r2, [pc, #312]	; (800186c <MX_SAI1_Init+0x140>)
 8001734:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001736:	4b4c      	ldr	r3, [pc, #304]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001738:	2200      	movs	r2, #0
 800173a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800173c:	4b4a      	ldr	r3, [pc, #296]	; (8001868 <MX_SAI1_Init+0x13c>)
 800173e:	2200      	movs	r2, #0
 8001740:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8001742:	4b49      	ldr	r3, [pc, #292]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001744:	2240      	movs	r2, #64	; 0x40
 8001746:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001748:	4b47      	ldr	r3, [pc, #284]	; (8001868 <MX_SAI1_Init+0x13c>)
 800174a:	2200      	movs	r2, #0
 800174c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800174e:	4b46      	ldr	r3, [pc, #280]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001750:	2200      	movs	r2, #0
 8001752:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001754:	4b44      	ldr	r3, [pc, #272]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800175a:	4b43      	ldr	r3, [pc, #268]	; (8001868 <MX_SAI1_Init+0x13c>)
 800175c:	2200      	movs	r2, #0
 800175e:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001760:	4b41      	ldr	r3, [pc, #260]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001762:	2200      	movs	r2, #0
 8001764:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001766:	4b40      	ldr	r3, [pc, #256]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001768:	2200      	movs	r2, #0
 800176a:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800176c:	4b3e      	ldr	r3, [pc, #248]	; (8001868 <MX_SAI1_Init+0x13c>)
 800176e:	4a40      	ldr	r2, [pc, #256]	; (8001870 <MX_SAI1_Init+0x144>)
 8001770:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001772:	4b3d      	ldr	r3, [pc, #244]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001774:	2200      	movs	r2, #0
 8001776:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001778:	4b3b      	ldr	r3, [pc, #236]	; (8001868 <MX_SAI1_Init+0x13c>)
 800177a:	2200      	movs	r2, #0
 800177c:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800177e:	4b3a      	ldr	r3, [pc, #232]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001780:	2200      	movs	r2, #0
 8001782:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001784:	4b38      	ldr	r3, [pc, #224]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001786:	2200      	movs	r2, #0
 8001788:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 800178a:	4b37      	ldr	r3, [pc, #220]	; (8001868 <MX_SAI1_Init+0x13c>)
 800178c:	2208      	movs	r2, #8
 800178e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001790:	4b35      	ldr	r3, [pc, #212]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001792:	2201      	movs	r2, #1
 8001794:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001796:	4b34      	ldr	r3, [pc, #208]	; (8001868 <MX_SAI1_Init+0x13c>)
 8001798:	2200      	movs	r2, #0
 800179a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800179c:	4b32      	ldr	r3, [pc, #200]	; (8001868 <MX_SAI1_Init+0x13c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80017a2:	4b31      	ldr	r3, [pc, #196]	; (8001868 <MX_SAI1_Init+0x13c>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80017a8:	4b2f      	ldr	r3, [pc, #188]	; (8001868 <MX_SAI1_Init+0x13c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80017ae:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <MX_SAI1_Init+0x13c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80017b4:	4b2c      	ldr	r3, [pc, #176]	; (8001868 <MX_SAI1_Init+0x13c>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80017ba:	4b2b      	ldr	r3, [pc, #172]	; (8001868 <MX_SAI1_Init+0x13c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80017c0:	4829      	ldr	r0, [pc, #164]	; (8001868 <MX_SAI1_Init+0x13c>)
 80017c2:	f006 ffeb 	bl	800879c <HAL_SAI_Init>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 80017cc:	f000 fb68 	bl	8001ea0 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80017d0:	4b28      	ldr	r3, [pc, #160]	; (8001874 <MX_SAI1_Init+0x148>)
 80017d2:	4a29      	ldr	r2, [pc, #164]	; (8001878 <MX_SAI1_Init+0x14c>)
 80017d4:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80017d6:	4b27      	ldr	r3, [pc, #156]	; (8001874 <MX_SAI1_Init+0x148>)
 80017d8:	2200      	movs	r2, #0
 80017da:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80017dc:	4b25      	ldr	r3, [pc, #148]	; (8001874 <MX_SAI1_Init+0x148>)
 80017de:	2203      	movs	r2, #3
 80017e0:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 80017e2:	4b24      	ldr	r3, [pc, #144]	; (8001874 <MX_SAI1_Init+0x148>)
 80017e4:	2240      	movs	r2, #64	; 0x40
 80017e6:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80017e8:	4b22      	ldr	r3, [pc, #136]	; (8001874 <MX_SAI1_Init+0x148>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80017ee:	4b21      	ldr	r3, [pc, #132]	; (8001874 <MX_SAI1_Init+0x148>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 80017f4:	4b1f      	ldr	r3, [pc, #124]	; (8001874 <MX_SAI1_Init+0x148>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80017fa:	4b1e      	ldr	r3, [pc, #120]	; (8001874 <MX_SAI1_Init+0x148>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001800:	4b1c      	ldr	r3, [pc, #112]	; (8001874 <MX_SAI1_Init+0x148>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001806:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <MX_SAI1_Init+0x148>)
 8001808:	2200      	movs	r2, #0
 800180a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800180c:	4b19      	ldr	r3, [pc, #100]	; (8001874 <MX_SAI1_Init+0x148>)
 800180e:	2200      	movs	r2, #0
 8001810:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001812:	4b18      	ldr	r3, [pc, #96]	; (8001874 <MX_SAI1_Init+0x148>)
 8001814:	2200      	movs	r2, #0
 8001816:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001818:	4b16      	ldr	r3, [pc, #88]	; (8001874 <MX_SAI1_Init+0x148>)
 800181a:	2200      	movs	r2, #0
 800181c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800181e:	4b15      	ldr	r3, [pc, #84]	; (8001874 <MX_SAI1_Init+0x148>)
 8001820:	2208      	movs	r2, #8
 8001822:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001824:	4b13      	ldr	r3, [pc, #76]	; (8001874 <MX_SAI1_Init+0x148>)
 8001826:	2201      	movs	r2, #1
 8001828:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800182a:	4b12      	ldr	r3, [pc, #72]	; (8001874 <MX_SAI1_Init+0x148>)
 800182c:	2200      	movs	r2, #0
 800182e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001830:	4b10      	ldr	r3, [pc, #64]	; (8001874 <MX_SAI1_Init+0x148>)
 8001832:	2200      	movs	r2, #0
 8001834:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001836:	4b0f      	ldr	r3, [pc, #60]	; (8001874 <MX_SAI1_Init+0x148>)
 8001838:	2200      	movs	r2, #0
 800183a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 800183c:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <MX_SAI1_Init+0x148>)
 800183e:	2200      	movs	r2, #0
 8001840:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001842:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <MX_SAI1_Init+0x148>)
 8001844:	2200      	movs	r2, #0
 8001846:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001848:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <MX_SAI1_Init+0x148>)
 800184a:	2201      	movs	r2, #1
 800184c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 800184e:	4b09      	ldr	r3, [pc, #36]	; (8001874 <MX_SAI1_Init+0x148>)
 8001850:	2200      	movs	r2, #0
 8001852:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001854:	4807      	ldr	r0, [pc, #28]	; (8001874 <MX_SAI1_Init+0x148>)
 8001856:	f006 ffa1 	bl	800879c <HAL_SAI_Init>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8001860:	f000 fb1e 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001864:	bf00      	nop
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000304 	.word	0x20000304
 800186c:	40015404 	.word	0x40015404
 8001870:	0002ee00 	.word	0x0002ee00
 8001874:	200001e0 	.word	0x200001e0
 8001878:	40015424 	.word	0x40015424

0800187c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001880:	4b1b      	ldr	r3, [pc, #108]	; (80018f0 <MX_SPI2_Init+0x74>)
 8001882:	4a1c      	ldr	r2, [pc, #112]	; (80018f4 <MX_SPI2_Init+0x78>)
 8001884:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001886:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <MX_SPI2_Init+0x74>)
 8001888:	f44f 7282 	mov.w	r2, #260	; 0x104
 800188c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800188e:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <MX_SPI2_Init+0x74>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001894:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <MX_SPI2_Init+0x74>)
 8001896:	f44f 7240 	mov.w	r2, #768	; 0x300
 800189a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800189c:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <MX_SPI2_Init+0x74>)
 800189e:	2200      	movs	r2, #0
 80018a0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018a2:	4b13      	ldr	r3, [pc, #76]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018ae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018b0:	4b0f      	ldr	r3, [pc, #60]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80018bc:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018be:	2200      	movs	r2, #0
 80018c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018c2:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80018c8:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018ca:	2207      	movs	r2, #7
 80018cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018ce:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018d6:	2208      	movs	r2, #8
 80018d8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80018da:	4805      	ldr	r0, [pc, #20]	; (80018f0 <MX_SPI2_Init+0x74>)
 80018dc:	f007 f8f8 	bl	8008ad0 <HAL_SPI_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80018e6:	f000 fadb 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	200000f0 	.word	0x200000f0
 80018f4:	40003800 	.word	0x40003800

080018f8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80018f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018fa:	b097      	sub	sp, #92	; 0x5c
 80018fc:	af0e      	add	r7, sp, #56	; 0x38

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fe:	f107 0310 	add.w	r3, r7, #16
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001916:	4b2e      	ldr	r3, [pc, #184]	; (80019d0 <MX_TIM4_Init+0xd8>)
 8001918:	4a2e      	ldr	r2, [pc, #184]	; (80019d4 <MX_TIM4_Init+0xdc>)
 800191a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4000;
 800191c:	4b2c      	ldr	r3, [pc, #176]	; (80019d0 <MX_TIM4_Init+0xd8>)
 800191e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001922:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001924:	4b2a      	ldr	r3, [pc, #168]	; (80019d0 <MX_TIM4_Init+0xd8>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 800192a:	4b29      	ldr	r3, [pc, #164]	; (80019d0 <MX_TIM4_Init+0xd8>)
 800192c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001930:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001932:	4b27      	ldr	r3, [pc, #156]	; (80019d0 <MX_TIM4_Init+0xd8>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001938:	4b25      	ldr	r3, [pc, #148]	; (80019d0 <MX_TIM4_Init+0xd8>)
 800193a:	2200      	movs	r2, #0
 800193c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800193e:	4824      	ldr	r0, [pc, #144]	; (80019d0 <MX_TIM4_Init+0xd8>)
 8001940:	f007 f950 	bl	8008be4 <HAL_TIM_Base_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800194a:	f000 faa9 	bl	8001ea0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800194e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001952:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001954:	f107 0310 	add.w	r3, r7, #16
 8001958:	4619      	mov	r1, r3
 800195a:	481d      	ldr	r0, [pc, #116]	; (80019d0 <MX_TIM4_Init+0xd8>)
 800195c:	f007 f998 	bl	8008c90 <HAL_TIM_ConfigClockSource>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8001966:	f000 fa9b 	bl	8001ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	4619      	mov	r1, r3
 8001976:	4816      	ldr	r0, [pc, #88]	; (80019d0 <MX_TIM4_Init+0xd8>)
 8001978:	f007 fb78 	bl	800906c <HAL_TIMEx_MasterConfigSynchronization>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001982:	f000 fa8d 	bl	8001ea0 <Error_Handler>
//      Error_Handler();
//	  }
//  }


  setSamplingTime(htim4, eightyMHzClock, &period);
 8001986:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <MX_TIM4_Init+0xe0>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	461a      	mov	r2, r3
 800198c:	4e10      	ldr	r6, [pc, #64]	; (80019d0 <MX_TIM4_Init+0xd8>)
 800198e:	4b13      	ldr	r3, [pc, #76]	; (80019dc <MX_TIM4_Init+0xe4>)
 8001990:	930d      	str	r3, [sp, #52]	; 0x34
 8001992:	920c      	str	r2, [sp, #48]	; 0x30
 8001994:	466d      	mov	r5, sp
 8001996:	f106 0410 	add.w	r4, r6, #16
 800199a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800199c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800199e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019a2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019a6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019aa:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80019ae:	f7ff fa73 	bl	8000e98 <setSamplingTime>

  HAL_TIM_Base_Start_IT(&htim4);
 80019b2:	4807      	ldr	r0, [pc, #28]	; (80019d0 <MX_TIM4_Init+0xd8>)
 80019b4:	f007 f942 	bl	8008c3c <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 80019b8:	2200      	movs	r2, #0
 80019ba:	2107      	movs	r1, #7
 80019bc:	201e      	movs	r0, #30
 80019be:	f002 fca2 	bl	8004306 <HAL_NVIC_SetPriority>

  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80019c2:	201e      	movs	r0, #30
 80019c4:	f002 fcbb 	bl	800433e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_Init 2 */

}
 80019c8:	bf00      	nop
 80019ca:	3724      	adds	r7, #36	; 0x24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019d0:	20000154 	.word	0x20000154
 80019d4:	40000800 	.word	0x40000800
 80019d8:	20000010 	.word	0x20000010
 80019dc:	20000008 	.word	0x20000008

080019e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019e4:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 80019e6:	4a15      	ldr	r2, [pc, #84]	; (8001a3c <MX_USART2_UART_Init+0x5c>)
 80019e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 80019ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019f2:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 8001a06:	220c      	movs	r2, #12
 8001a08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a10:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_USART2_UART_Init+0x58>)
 8001a24:	f007 fb7e 	bl	8009124 <HAL_UART_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a2e:	f000 fa37 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000388 	.word	0x20000388
 8001a3c:	40004400 	.word	0x40004400

08001a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08c      	sub	sp, #48	; 0x30
 8001a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a46:	f107 031c 	add.w	r3, r7, #28
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
 8001a54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a56:	4bae      	ldr	r3, [pc, #696]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5a:	4aad      	ldr	r2, [pc, #692]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a5c:	f043 0310 	orr.w	r3, r3, #16
 8001a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a62:	4bab      	ldr	r3, [pc, #684]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a66:	f003 0310 	and.w	r3, r3, #16
 8001a6a:	61bb      	str	r3, [r7, #24]
 8001a6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6e:	4ba8      	ldr	r3, [pc, #672]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a72:	4aa7      	ldr	r2, [pc, #668]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a74:	f043 0304 	orr.w	r3, r3, #4
 8001a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a7a:	4ba5      	ldr	r3, [pc, #660]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7e:	f003 0304 	and.w	r3, r3, #4
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a86:	4ba2      	ldr	r3, [pc, #648]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a8a:	4aa1      	ldr	r2, [pc, #644]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a92:	4b9f      	ldr	r3, [pc, #636]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9e:	4b9c      	ldr	r3, [pc, #624]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa2:	4a9b      	ldr	r2, [pc, #620]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aaa:	4b99      	ldr	r3, [pc, #612]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab6:	4b96      	ldr	r3, [pc, #600]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aba:	4a95      	ldr	r2, [pc, #596]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001abc:	f043 0302 	orr.w	r3, r3, #2
 8001ac0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ac2:	4b93      	ldr	r3, [pc, #588]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	60bb      	str	r3, [r7, #8]
 8001acc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ace:	4b90      	ldr	r3, [pc, #576]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad2:	4a8f      	ldr	r2, [pc, #572]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001ad4:	f043 0308 	orr.w	r3, r3, #8
 8001ad8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ada:	4b8d      	ldr	r3, [pc, #564]	; (8001d10 <MX_GPIO_Init+0x2d0>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ade:	f003 0308 	and.w	r3, r3, #8
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f240 1109 	movw	r1, #265	; 0x109
 8001aec:	4889      	ldr	r0, [pc, #548]	; (8001d14 <MX_GPIO_Init+0x2d4>)
 8001aee:	f002 fde9 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	210d      	movs	r1, #13
 8001af6:	4888      	ldr	r0, [pc, #544]	; (8001d18 <MX_GPIO_Init+0x2d8>)
 8001af8:	f002 fde4 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001afc:	2201      	movs	r2, #1
 8001afe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b02:	4886      	ldr	r0, [pc, #536]	; (8001d1c <MX_GPIO_Init+0x2dc>)
 8001b04:	f002 fdde 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b0e:	4883      	ldr	r0, [pc, #524]	; (8001d1c <MX_GPIO_Init+0x2dc>)
 8001b10:	f002 fdd8 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2180      	movs	r1, #128	; 0x80
 8001b18:	4881      	ldr	r0, [pc, #516]	; (8001d20 <MX_GPIO_Init+0x2e0>)
 8001b1a:	f002 fdd3 	bl	80046c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001b1e:	2308      	movs	r3, #8
 8001b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b22:	2301      	movs	r3, #1
 8001b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001b2e:	f107 031c 	add.w	r3, r7, #28
 8001b32:	4619      	mov	r1, r3
 8001b34:	4877      	ldr	r0, [pc, #476]	; (8001d14 <MX_GPIO_Init+0x2d4>)
 8001b36:	f002 fc1d 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001b3a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b40:	4b78      	ldr	r3, [pc, #480]	; (8001d24 <MX_GPIO_Init+0x2e4>)
 8001b42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4873      	ldr	r0, [pc, #460]	; (8001d1c <MX_GPIO_Init+0x2dc>)
 8001b50:	f002 fc10 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8001b54:	2307      	movs	r3, #7
 8001b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b60:	f107 031c 	add.w	r3, r7, #28
 8001b64:	4619      	mov	r1, r3
 8001b66:	486d      	ldr	r0, [pc, #436]	; (8001d1c <MX_GPIO_Init+0x2dc>)
 8001b68:	f002 fc04 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b70:	4b6d      	ldr	r3, [pc, #436]	; (8001d28 <MX_GPIO_Init+0x2e8>)
 8001b72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b82:	f002 fbf7 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8001b86:	232e      	movs	r3, #46	; 0x2e
 8001b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b92:	f107 031c 	add.w	r3, r7, #28
 8001b96:	4619      	mov	r1, r3
 8001b98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b9c:	f002 fbea 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001ba0:	2310      	movs	r3, #16
 8001ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ba4:	4b5f      	ldr	r3, [pc, #380]	; (8001d24 <MX_GPIO_Init+0x2e4>)
 8001ba6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001bac:	f107 031c 	add.w	r3, r7, #28
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bb6:	f002 fbdd 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|M3V3_REG_ON_Pin;
 8001bba:	2309      	movs	r3, #9
 8001bbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bca:	f107 031c 	add.w	r3, r7, #28
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4851      	ldr	r0, [pc, #324]	; (8001d18 <MX_GPIO_Init+0x2d8>)
 8001bd2:	f002 fbcf 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bde:	2301      	movs	r3, #1
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be2:	2303      	movs	r3, #3
 8001be4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001be6:	f107 031c 	add.w	r3, r7, #28
 8001bea:	4619      	mov	r1, r3
 8001bec:	484a      	ldr	r0, [pc, #296]	; (8001d18 <MX_GPIO_Init+0x2d8>)
 8001bee:	f002 fbc1 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001bf2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c00:	2303      	movs	r3, #3
 8001c02:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001c04:	f107 031c 	add.w	r3, r7, #28
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4842      	ldr	r0, [pc, #264]	; (8001d14 <MX_GPIO_Init+0x2d4>)
 8001c0c:	f002 fbb2 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8001c10:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001c14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c16:	2301      	movs	r3, #1
 8001c18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c22:	f107 031c 	add.w	r3, r7, #28
 8001c26:	4619      	mov	r1, r3
 8001c28:	483c      	ldr	r0, [pc, #240]	; (8001d1c <MX_GPIO_Init+0x2dc>)
 8001c2a:	f002 fba3 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = GYRO_INT1_Pin;
 8001c2e:	2304      	movs	r3, #4
 8001c30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c32:	4b3c      	ldr	r3, [pc, #240]	; (8001d24 <MX_GPIO_Init+0x2e4>)
 8001c34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT1_GPIO_Port, &GPIO_InitStruct);
 8001c3a:	f107 031c 	add.w	r3, r7, #28
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4837      	ldr	r0, [pc, #220]	; (8001d20 <MX_GPIO_Init+0x2e0>)
 8001c42:	f002 fb97 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001c46:	2380      	movs	r3, #128	; 0x80
 8001c48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c52:	2303      	movs	r3, #3
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001c56:	f107 031c 	add.w	r3, r7, #28
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4830      	ldr	r0, [pc, #192]	; (8001d20 <MX_GPIO_Init+0x2e0>)
 8001c5e:	f002 fb89 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c62:	2340      	movs	r3, #64	; 0x40
 8001c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c66:	4b30      	ldr	r3, [pc, #192]	; (8001d28 <MX_GPIO_Init+0x2e8>)
 8001c68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6e:	f107 031c 	add.w	r3, r7, #28
 8001c72:	4619      	mov	r1, r3
 8001c74:	4828      	ldr	r0, [pc, #160]	; (8001d18 <MX_GPIO_Init+0x2d8>)
 8001c76:	f002 fb7d 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c7e:	2312      	movs	r3, #18
 8001c80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c82:	2301      	movs	r3, #1
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c86:	2303      	movs	r3, #3
 8001c88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c8a:	2304      	movs	r3, #4
 8001c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8001c8e:	f107 031c 	add.w	r3, r7, #28
 8001c92:	4619      	mov	r1, r3
 8001c94:	4820      	ldr	r0, [pc, #128]	; (8001d18 <MX_GPIO_Init+0x2d8>)
 8001c96:	f002 fb6d 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ca0:	4b20      	ldr	r3, [pc, #128]	; (8001d24 <MX_GPIO_Init+0x2e4>)
 8001ca2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001ca8:	f107 031c 	add.w	r3, r7, #28
 8001cac:	4619      	mov	r1, r3
 8001cae:	481a      	ldr	r0, [pc, #104]	; (8001d18 <MX_GPIO_Init+0x2d8>)
 8001cb0:	f002 fb60 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001cc4:	f107 031c 	add.w	r3, r7, #28
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4812      	ldr	r0, [pc, #72]	; (8001d14 <MX_GPIO_Init+0x2d4>)
 8001ccc:	f002 fb52 	bl	8004374 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cd4:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <MX_GPIO_Init+0x2e4>)
 8001cd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001cdc:	f107 031c 	add.w	r3, r7, #28
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	480c      	ldr	r0, [pc, #48]	; (8001d14 <MX_GPIO_Init+0x2d4>)
 8001ce4:	f002 fb46 	bl	8004374 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001ce8:	2200      	movs	r2, #0
 8001cea:	2100      	movs	r1, #0
 8001cec:	2006      	movs	r0, #6
 8001cee:	f002 fb0a 	bl	8004306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001cf2:	2006      	movs	r0, #6
 8001cf4:	f002 fb23 	bl	800433e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2102      	movs	r1, #2
 8001cfc:	2017      	movs	r0, #23
 8001cfe:	f002 fb02 	bl	8004306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d02:	2017      	movs	r0, #23
 8001d04:	f002 fb1b 	bl	800433e <HAL_NVIC_EnableIRQ>

}
 8001d08:	bf00      	nop
 8001d0a:	3730      	adds	r7, #48	; 0x30
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40021000 	.word	0x40021000
 8001d14:	48001000 	.word	0x48001000
 8001d18:	48000400 	.word	0x48000400
 8001d1c:	48000800 	.word	0x48000800
 8001d20:	48000c00 	.word	0x48000c00
 8001d24:	10120000 	.word	0x10120000
 8001d28:	10110000 	.word	0x10110000

08001d2c <initializeLEDS>:

/* USER CODE BEGIN 4 */
void initializeLEDS(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af00      	add	r7, sp, #0
	//enable clock for the two LEDS
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001d32:	4b1a      	ldr	r3, [pc, #104]	; (8001d9c <initializeLEDS+0x70>)
 8001d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d36:	4a19      	ldr	r2, [pc, #100]	; (8001d9c <initializeLEDS+0x70>)
 8001d38:	f043 0302 	orr.w	r3, r3, #2
 8001d3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d3e:	4b17      	ldr	r3, [pc, #92]	; (8001d9c <initializeLEDS+0x70>)
 8001d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	60bb      	str	r3, [r7, #8]
 8001d48:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001d4a:	4b14      	ldr	r3, [pc, #80]	; (8001d9c <initializeLEDS+0x70>)
 8001d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4e:	4a13      	ldr	r2, [pc, #76]	; (8001d9c <initializeLEDS+0x70>)
 8001d50:	f043 0310 	orr.w	r3, r3, #16
 8001d54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d56:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <initializeLEDS+0x70>)
 8001d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d5a:	f003 0310 	and.w	r3, r3, #16
 8001d5e:	607b      	str	r3, [r7, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef pinconf;

	// Configuration for GPIO pin PB2, output LED
	pinconf.Pin = GPIO_PIN_2;
 8001d62:	2304      	movs	r3, #4
 8001d64:	60fb      	str	r3, [r7, #12]
	pinconf.Mode = GPIO_MODE_OUTPUT_PP;
 8001d66:	2301      	movs	r3, #1
 8001d68:	613b      	str	r3, [r7, #16]
	pinconf.Pull = GPIO_NOPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
	pinconf.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	61bb      	str	r3, [r7, #24]
	pinconf.Alternate = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]

	// Initialization for GPIO pin PB2, output RED LED
	HAL_GPIO_Init(GPIOB, &pinconf);
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4808      	ldr	r0, [pc, #32]	; (8001da0 <initializeLEDS+0x74>)
 8001d7e:	f002 faf9 	bl	8004374 <HAL_GPIO_Init>

	/* Configuration for GPIO pin PE8, output GREEN LED*
	 * We are reusing the pinconf struct so only need
	 * to change the Pin member variable */

	pinconf.Pin = GPIO_PIN_8;
 8001d82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d86:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &pinconf);
 8001d88:	f107 030c 	add.w	r3, r7, #12
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4805      	ldr	r0, [pc, #20]	; (8001da4 <initializeLEDS+0x78>)
 8001d90:	f002 faf0 	bl	8004374 <HAL_GPIO_Init>

}
 8001d94:	bf00      	nop
 8001d96:	3720      	adds	r7, #32
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	48000400 	.word	0x48000400
 8001da4:	48001000 	.word	0x48001000

08001da8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8001da8:	b598      	push	{r3, r4, r7, lr}
 8001daa:	af00      	add	r7, sp, #0
	//RED LED toggle is to show visually the length of the timer
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8001dac:	2104      	movs	r1, #4
 8001dae:	4811      	ldr	r0, [pc, #68]	; (8001df4 <TIM4_IRQHandler+0x4c>)
 8001db0:	f002 fca0 	bl	80046f4 <HAL_GPIO_TogglePin>

	//Toggle green led
	//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);

	frequency = counter/period;
 8001db4:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <TIM4_IRQHandler+0x50>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7fe fb57 	bl	800046c <__aeabi_i2d>
 8001dbe:	4b0f      	ldr	r3, [pc, #60]	; (8001dfc <TIM4_IRQHandler+0x54>)
 8001dc0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4623      	mov	r3, r4
 8001dc8:	f7fe fce4 	bl	8000794 <__aeabi_ddiv>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	460c      	mov	r4, r1
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	4621      	mov	r1, r4
 8001dd4:	f7fe fe4e 	bl	8000a74 <__aeabi_d2iz>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <TIM4_IRQHandler+0x58>)
 8001ddc:	601a      	str	r2, [r3, #0]

	//clear interrupt flag
	__HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE);
 8001dde:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <TIM4_IRQHandler+0x5c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f06f 0201 	mvn.w	r2, #1
 8001de6:	611a      	str	r2, [r3, #16]

	//reset counter=0
	counter=0;
 8001de8:	4b03      	ldr	r3, [pc, #12]	; (8001df8 <TIM4_IRQHandler+0x50>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]

}
 8001dee:	bf00      	nop
 8001df0:	bd98      	pop	{r3, r4, r7, pc}
 8001df2:	bf00      	nop
 8001df4:	48000400 	.word	0x48000400
 8001df8:	200000d4 	.word	0x200000d4
 8001dfc:	20000008 	.word	0x20000008
 8001e00:	20000000 	.word	0x20000000
 8001e04:	20000154 	.word	0x20000154

08001e08 <EXTI9_5_IRQHandler_Config>:
//
//static void EXTI4_IRQHandler_Config(void)
//{
//}
static void EXTI9_5_IRQHandler_Config(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
GPIO_InitTypeDef   GPIO_InitStructure;

  // Enable GPIOB clock
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0e:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <EXTI9_5_IRQHandler_Config+0x4c>)
 8001e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e12:	4a10      	ldr	r2, [pc, #64]	; (8001e54 <EXTI9_5_IRQHandler_Config+0x4c>)
 8001e14:	f043 0302 	orr.w	r3, r3, #2
 8001e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <EXTI9_5_IRQHandler_Config+0x4c>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	603b      	str	r3, [r7, #0]
 8001e24:	683b      	ldr	r3, [r7, #0]

  // Configure PB6 pin as input floating
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8001e26:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <EXTI9_5_IRQHandler_Config+0x50>)
 8001e28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Pin = GPIO_PIN_6;
 8001e2e:	2340      	movs	r3, #64	; 0x40
 8001e30:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001e32:	1d3b      	adds	r3, r7, #4
 8001e34:	4619      	mov	r1, r3
 8001e36:	4809      	ldr	r0, [pc, #36]	; (8001e5c <EXTI9_5_IRQHandler_Config+0x54>)
 8001e38:	f002 fa9c 	bl	8004374 <HAL_GPIO_Init>

  // Enable and set EXTI line 6 Interrupt to the lowest priority
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2102      	movs	r1, #2
 8001e40:	2017      	movs	r0, #23
 8001e42:	f002 fa60 	bl	8004306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e46:	2017      	movs	r0, #23
 8001e48:	f002 fa79 	bl	800433e <HAL_NVIC_EnableIRQ>
}
 8001e4c:	bf00      	nop
 8001e4e:	3718      	adds	r7, #24
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40021000 	.word	0x40021000
 8001e58:	10110000 	.word	0x10110000
 8001e5c:	48000400 	.word	0x48000400

08001e60 <HAL_GPIO_EXTI_Callback>:
//}



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	80fb      	strh	r3, [r7, #6]

  if (GPIO_Pin == GPIO_PIN_0)
 8001e6a:	88fb      	ldrh	r3, [r7, #6]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d105      	bne.n	8001e7c <HAL_GPIO_EXTI_Callback+0x1c>

    //Toggle GREEN LED
	//The GREEN LED will show the interrupt being triggered when pressing PA0
	//  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
	//increase counter
	  counter++;
 8001e70:	4b0a      	ldr	r3, [pc, #40]	; (8001e9c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	3301      	adds	r3, #1
 8001e76:	4a09      	ldr	r2, [pc, #36]	; (8001e9c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	e007      	b.n	8001e8c <HAL_GPIO_EXTI_Callback+0x2c>

  }
  else if (GPIO_Pin == GPIO_PIN_6)
 8001e7c:	88fb      	ldrh	r3, [r7, #6]
 8001e7e:	2b40      	cmp	r3, #64	; 0x40
 8001e80:	d104      	bne.n	8001e8c <HAL_GPIO_EXTI_Callback+0x2c>
  {
	  //HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
	  counter++;
 8001e82:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	3301      	adds	r3, #1
 8001e88:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e8a:	6013      	str	r3, [r2, #0]

  }



  __NOP();
 8001e8c:	bf00      	nop
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	200000d4 	.word	0x200000d4

08001ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb6:	4b0f      	ldr	r3, [pc, #60]	; (8001ef4 <HAL_MspInit+0x44>)
 8001eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eba:	4a0e      	ldr	r2, [pc, #56]	; (8001ef4 <HAL_MspInit+0x44>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6613      	str	r3, [r2, #96]	; 0x60
 8001ec2:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <HAL_MspInit+0x44>)
 8001ec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ece:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_MspInit+0x44>)
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed2:	4a08      	ldr	r2, [pc, #32]	; (8001ef4 <HAL_MspInit+0x44>)
 8001ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed8:	6593      	str	r3, [r2, #88]	; 0x58
 8001eda:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <HAL_MspInit+0x44>)
 8001edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40021000 	.word	0x40021000

08001ef8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	; 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a15      	ldr	r2, [pc, #84]	; (8001f6c <HAL_ADC_MspInit+0x74>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d123      	bne.n	8001f62 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	4a14      	ldr	r2, [pc, #80]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f26:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f36:	4a0e      	ldr	r2, [pc, #56]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f4e:	230b      	movs	r3, #11
 8001f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f56:	f107 0314 	add.w	r3, r7, #20
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4805      	ldr	r0, [pc, #20]	; (8001f74 <HAL_ADC_MspInit+0x7c>)
 8001f5e:	f002 fa09 	bl	8004374 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f62:	bf00      	nop
 8001f64:	3728      	adds	r7, #40	; 0x28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	50040000 	.word	0x50040000
 8001f70:	40021000 	.word	0x40021000
 8001f74:	48000400 	.word	0x48000400

08001f78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08a      	sub	sp, #40	; 0x28
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 0314 	add.w	r3, r7, #20
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a17      	ldr	r2, [pc, #92]	; (8001ff4 <HAL_I2C_MspInit+0x7c>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d128      	bne.n	8001fec <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9a:	4b17      	ldr	r3, [pc, #92]	; (8001ff8 <HAL_I2C_MspInit+0x80>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9e:	4a16      	ldr	r2, [pc, #88]	; (8001ff8 <HAL_I2C_MspInit+0x80>)
 8001fa0:	f043 0302 	orr.w	r3, r3, #2
 8001fa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fa6:	4b14      	ldr	r3, [pc, #80]	; (8001ff8 <HAL_I2C_MspInit+0x80>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001fb2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001fb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb8:	2312      	movs	r3, #18
 8001fba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001fc4:	2304      	movs	r3, #4
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	4619      	mov	r1, r3
 8001fce:	480b      	ldr	r0, [pc, #44]	; (8001ffc <HAL_I2C_MspInit+0x84>)
 8001fd0:	f002 f9d0 	bl	8004374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <HAL_I2C_MspInit+0x80>)
 8001fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd8:	4a07      	ldr	r2, [pc, #28]	; (8001ff8 <HAL_I2C_MspInit+0x80>)
 8001fda:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fde:	6593      	str	r3, [r2, #88]	; 0x58
 8001fe0:	4b05      	ldr	r3, [pc, #20]	; (8001ff8 <HAL_I2C_MspInit+0x80>)
 8001fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001fec:	bf00      	nop
 8001fee:	3728      	adds	r7, #40	; 0x28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40005800 	.word	0x40005800
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	48000400 	.word	0x48000400

08002000 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08c      	sub	sp, #48	; 0x30
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002008:	f107 031c 	add.w	r3, r7, #28
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a44      	ldr	r2, [pc, #272]	; (8002130 <HAL_LCD_MspInit+0x130>)
 800201e:	4293      	cmp	r3, r2
 8002020:	f040 8081 	bne.w	8002126 <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8002024:	4b43      	ldr	r3, [pc, #268]	; (8002134 <HAL_LCD_MspInit+0x134>)
 8002026:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002028:	4a42      	ldr	r2, [pc, #264]	; (8002134 <HAL_LCD_MspInit+0x134>)
 800202a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800202e:	6593      	str	r3, [r2, #88]	; 0x58
 8002030:	4b40      	ldr	r3, [pc, #256]	; (8002134 <HAL_LCD_MspInit+0x134>)
 8002032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002034:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002038:	61bb      	str	r3, [r7, #24]
 800203a:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800203c:	4b3d      	ldr	r3, [pc, #244]	; (8002134 <HAL_LCD_MspInit+0x134>)
 800203e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002040:	4a3c      	ldr	r2, [pc, #240]	; (8002134 <HAL_LCD_MspInit+0x134>)
 8002042:	f043 0304 	orr.w	r3, r3, #4
 8002046:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002048:	4b3a      	ldr	r3, [pc, #232]	; (8002134 <HAL_LCD_MspInit+0x134>)
 800204a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002054:	4b37      	ldr	r3, [pc, #220]	; (8002134 <HAL_LCD_MspInit+0x134>)
 8002056:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002058:	4a36      	ldr	r2, [pc, #216]	; (8002134 <HAL_LCD_MspInit+0x134>)
 800205a:	f043 0301 	orr.w	r3, r3, #1
 800205e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002060:	4b34      	ldr	r3, [pc, #208]	; (8002134 <HAL_LCD_MspInit+0x134>)
 8002062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800206c:	4b31      	ldr	r3, [pc, #196]	; (8002134 <HAL_LCD_MspInit+0x134>)
 800206e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002070:	4a30      	ldr	r2, [pc, #192]	; (8002134 <HAL_LCD_MspInit+0x134>)
 8002072:	f043 0302 	orr.w	r3, r3, #2
 8002076:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002078:	4b2e      	ldr	r3, [pc, #184]	; (8002134 <HAL_LCD_MspInit+0x134>)
 800207a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002084:	4b2b      	ldr	r3, [pc, #172]	; (8002134 <HAL_LCD_MspInit+0x134>)
 8002086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002088:	4a2a      	ldr	r2, [pc, #168]	; (8002134 <HAL_LCD_MspInit+0x134>)
 800208a:	f043 0308 	orr.w	r3, r3, #8
 800208e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002090:	4b28      	ldr	r3, [pc, #160]	; (8002134 <HAL_LCD_MspInit+0x134>)
 8002092:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002094:	f003 0308 	and.w	r3, r3, #8
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 800209c:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80020a0:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020aa:	2300      	movs	r3, #0
 80020ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80020ae:	230b      	movs	r3, #11
 80020b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b2:	f107 031c 	add.w	r3, r7, #28
 80020b6:	4619      	mov	r1, r3
 80020b8:	481f      	ldr	r0, [pc, #124]	; (8002138 <HAL_LCD_MspInit+0x138>)
 80020ba:	f002 f95b 	bl	8004374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 80020be:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80020c2:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c4:	2302      	movs	r3, #2
 80020c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020cc:	2300      	movs	r3, #0
 80020ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80020d0:	230b      	movs	r3, #11
 80020d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d4:	f107 031c 	add.w	r3, r7, #28
 80020d8:	4619      	mov	r1, r3
 80020da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020de:	f002 f949 	bl	8004374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 80020e2:	f24f 2330 	movw	r3, #62000	; 0xf230
 80020e6:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e8:	2302      	movs	r3, #2
 80020ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2300      	movs	r3, #0
 80020f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80020f4:	230b      	movs	r3, #11
 80020f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f8:	f107 031c 	add.w	r3, r7, #28
 80020fc:	4619      	mov	r1, r3
 80020fe:	480f      	ldr	r0, [pc, #60]	; (800213c <HAL_LCD_MspInit+0x13c>)
 8002100:	f002 f938 	bl	8004374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8002104:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002108:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210a:	2302      	movs	r3, #2
 800210c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210e:	2300      	movs	r3, #0
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002112:	2300      	movs	r3, #0
 8002114:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002116:	230b      	movs	r3, #11
 8002118:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800211a:	f107 031c 	add.w	r3, r7, #28
 800211e:	4619      	mov	r1, r3
 8002120:	4807      	ldr	r0, [pc, #28]	; (8002140 <HAL_LCD_MspInit+0x140>)
 8002122:	f002 f927 	bl	8004374 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8002126:	bf00      	nop
 8002128:	3730      	adds	r7, #48	; 0x30
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40002400 	.word	0x40002400
 8002134:	40021000 	.word	0x40021000
 8002138:	48000800 	.word	0x48000800
 800213c:	48000400 	.word	0x48000400
 8002140:	48000c00 	.word	0x48000c00

08002144 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08a      	sub	sp, #40	; 0x28
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a17      	ldr	r2, [pc, #92]	; (80021c0 <HAL_QSPI_MspInit+0x7c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d128      	bne.n	80021b8 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002166:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <HAL_QSPI_MspInit+0x80>)
 8002168:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800216a:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_QSPI_MspInit+0x80>)
 800216c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002170:	6513      	str	r3, [r2, #80]	; 0x50
 8002172:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <HAL_QSPI_MspInit+0x80>)
 8002174:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800217e:	4b11      	ldr	r3, [pc, #68]	; (80021c4 <HAL_QSPI_MspInit+0x80>)
 8002180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002182:	4a10      	ldr	r2, [pc, #64]	; (80021c4 <HAL_QSPI_MspInit+0x80>)
 8002184:	f043 0310 	orr.w	r3, r3, #16
 8002188:	64d3      	str	r3, [r2, #76]	; 0x4c
 800218a:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <HAL_QSPI_MspInit+0x80>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800218e:	f003 0310 	and.w	r3, r3, #16
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8002196:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800219a:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219c:	2302      	movs	r3, #2
 800219e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a4:	2303      	movs	r3, #3
 80021a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80021a8:	230a      	movs	r3, #10
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021ac:	f107 0314 	add.w	r3, r7, #20
 80021b0:	4619      	mov	r1, r3
 80021b2:	4805      	ldr	r0, [pc, #20]	; (80021c8 <HAL_QSPI_MspInit+0x84>)
 80021b4:	f002 f8de 	bl	8004374 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80021b8:	bf00      	nop
 80021ba:	3728      	adds	r7, #40	; 0x28
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	a0001000 	.word	0xa0001000
 80021c4:	40021000 	.word	0x40021000
 80021c8:	48001000 	.word	0x48001000

080021cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a17      	ldr	r2, [pc, #92]	; (8002248 <HAL_SPI_MspInit+0x7c>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d127      	bne.n	800223e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80021ee:	4b17      	ldr	r3, [pc, #92]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f2:	4a16      	ldr	r2, [pc, #88]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021f8:	6593      	str	r3, [r2, #88]	; 0x58
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002202:	613b      	str	r3, [r7, #16]
 8002204:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002206:	4b11      	ldr	r3, [pc, #68]	; (800224c <HAL_SPI_MspInit+0x80>)
 8002208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800220a:	4a10      	ldr	r2, [pc, #64]	; (800224c <HAL_SPI_MspInit+0x80>)
 800220c:	f043 0308 	orr.w	r3, r3, #8
 8002210:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <HAL_SPI_MspInit+0x80>)
 8002214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 800221e:	231a      	movs	r3, #26
 8002220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800222a:	2303      	movs	r3, #3
 800222c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800222e:	2305      	movs	r3, #5
 8002230:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002232:	f107 0314 	add.w	r3, r7, #20
 8002236:	4619      	mov	r1, r3
 8002238:	4805      	ldr	r0, [pc, #20]	; (8002250 <HAL_SPI_MspInit+0x84>)
 800223a:	f002 f89b 	bl	8004374 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800223e:	bf00      	nop
 8002240:	3728      	adds	r7, #40	; 0x28
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40003800 	.word	0x40003800
 800224c:	40021000 	.word	0x40021000
 8002250:	48000c00 	.word	0x48000c00

08002254 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a0a      	ldr	r2, [pc, #40]	; (800228c <HAL_TIM_Base_MspInit+0x38>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d10b      	bne.n	800227e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002266:	4b0a      	ldr	r3, [pc, #40]	; (8002290 <HAL_TIM_Base_MspInit+0x3c>)
 8002268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226a:	4a09      	ldr	r2, [pc, #36]	; (8002290 <HAL_TIM_Base_MspInit+0x3c>)
 800226c:	f043 0304 	orr.w	r3, r3, #4
 8002270:	6593      	str	r3, [r2, #88]	; 0x58
 8002272:	4b07      	ldr	r3, [pc, #28]	; (8002290 <HAL_TIM_Base_MspInit+0x3c>)
 8002274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800227e:	bf00      	nop
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	40000800 	.word	0x40000800
 8002290:	40021000 	.word	0x40021000

08002294 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b08a      	sub	sp, #40	; 0x28
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a17      	ldr	r2, [pc, #92]	; (8002310 <HAL_UART_MspInit+0x7c>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d127      	bne.n	8002306 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022b6:	4b17      	ldr	r3, [pc, #92]	; (8002314 <HAL_UART_MspInit+0x80>)
 80022b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ba:	4a16      	ldr	r2, [pc, #88]	; (8002314 <HAL_UART_MspInit+0x80>)
 80022bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022c0:	6593      	str	r3, [r2, #88]	; 0x58
 80022c2:	4b14      	ldr	r3, [pc, #80]	; (8002314 <HAL_UART_MspInit+0x80>)
 80022c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ce:	4b11      	ldr	r3, [pc, #68]	; (8002314 <HAL_UART_MspInit+0x80>)
 80022d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d2:	4a10      	ldr	r2, [pc, #64]	; (8002314 <HAL_UART_MspInit+0x80>)
 80022d4:	f043 0308 	orr.w	r3, r3, #8
 80022d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022da:	4b0e      	ldr	r3, [pc, #56]	; (8002314 <HAL_UART_MspInit+0x80>)
 80022dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022e6:	2360      	movs	r3, #96	; 0x60
 80022e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ea:	2302      	movs	r3, #2
 80022ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022ee:	2301      	movs	r3, #1
 80022f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f2:	2303      	movs	r3, #3
 80022f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022f6:	2307      	movs	r3, #7
 80022f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022fa:	f107 0314 	add.w	r3, r7, #20
 80022fe:	4619      	mov	r1, r3
 8002300:	4805      	ldr	r0, [pc, #20]	; (8002318 <HAL_UART_MspInit+0x84>)
 8002302:	f002 f837 	bl	8004374 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002306:	bf00      	nop
 8002308:	3728      	adds	r7, #40	; 0x28
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40004400 	.word	0x40004400
 8002314:	40021000 	.word	0x40021000
 8002318:	48000c00 	.word	0x48000c00

0800231c <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08a      	sub	sp, #40	; 0x28
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a33      	ldr	r2, [pc, #204]	; (80023f8 <HAL_SAI_MspInit+0xdc>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d135      	bne.n	800239a <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 800232e:	4b33      	ldr	r3, [pc, #204]	; (80023fc <HAL_SAI_MspInit+0xe0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10b      	bne.n	800234e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002336:	4b32      	ldr	r3, [pc, #200]	; (8002400 <HAL_SAI_MspInit+0xe4>)
 8002338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800233a:	4a31      	ldr	r2, [pc, #196]	; (8002400 <HAL_SAI_MspInit+0xe4>)
 800233c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002340:	6613      	str	r3, [r2, #96]	; 0x60
 8002342:	4b2f      	ldr	r3, [pc, #188]	; (8002400 <HAL_SAI_MspInit+0xe4>)
 8002344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002346:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 800234e:	4b2b      	ldr	r3, [pc, #172]	; (80023fc <HAL_SAI_MspInit+0xe0>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	3301      	adds	r3, #1
 8002354:	4a29      	ldr	r2, [pc, #164]	; (80023fc <HAL_SAI_MspInit+0xe0>)
 8002356:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 8002358:	2374      	movs	r3, #116	; 0x74
 800235a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235c:	2302      	movs	r3, #2
 800235e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002364:	2303      	movs	r3, #3
 8002366:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002368:	230d      	movs	r3, #13
 800236a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800236c:	f107 0314 	add.w	r3, r7, #20
 8002370:	4619      	mov	r1, r3
 8002372:	4824      	ldr	r0, [pc, #144]	; (8002404 <HAL_SAI_MspInit+0xe8>)
 8002374:	f001 fffe 	bl	8004374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8002378:	f44f 7300 	mov.w	r3, #512	; 0x200
 800237c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002382:	2300      	movs	r3, #0
 8002384:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800238a:	230d      	movs	r3, #13
 800238c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 800238e:	f107 0314 	add.w	r3, r7, #20
 8002392:	4619      	mov	r1, r3
 8002394:	481b      	ldr	r0, [pc, #108]	; (8002404 <HAL_SAI_MspInit+0xe8>)
 8002396:	f001 ffed 	bl	8004374 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a1a      	ldr	r2, [pc, #104]	; (8002408 <HAL_SAI_MspInit+0xec>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d124      	bne.n	80023ee <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 80023a4:	4b15      	ldr	r3, [pc, #84]	; (80023fc <HAL_SAI_MspInit+0xe0>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d10b      	bne.n	80023c4 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80023ac:	4b14      	ldr	r3, [pc, #80]	; (8002400 <HAL_SAI_MspInit+0xe4>)
 80023ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023b0:	4a13      	ldr	r2, [pc, #76]	; (8002400 <HAL_SAI_MspInit+0xe4>)
 80023b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023b6:	6613      	str	r3, [r2, #96]	; 0x60
 80023b8:	4b11      	ldr	r3, [pc, #68]	; (8002400 <HAL_SAI_MspInit+0xe4>)
 80023ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 80023c4:	4b0d      	ldr	r3, [pc, #52]	; (80023fc <HAL_SAI_MspInit+0xe0>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	3301      	adds	r3, #1
 80023ca:	4a0c      	ldr	r2, [pc, #48]	; (80023fc <HAL_SAI_MspInit+0xe0>)
 80023cc:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 80023ce:	2380      	movs	r3, #128	; 0x80
 80023d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023da:	2303      	movs	r3, #3
 80023dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80023de:	230d      	movs	r3, #13
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 80023e2:	f107 0314 	add.w	r3, r7, #20
 80023e6:	4619      	mov	r1, r3
 80023e8:	4806      	ldr	r0, [pc, #24]	; (8002404 <HAL_SAI_MspInit+0xe8>)
 80023ea:	f001 ffc3 	bl	8004374 <HAL_GPIO_Init>

    }
}
 80023ee:	bf00      	nop
 80023f0:	3728      	adds	r7, #40	; 0x28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40015404 	.word	0x40015404
 80023fc:	200000d8 	.word	0x200000d8
 8002400:	40021000 	.word	0x40021000
 8002404:	48001000 	.word	0x48001000
 8002408:	40015424 	.word	0x40015424

0800240c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800241a:	b480      	push	{r7}
 800241c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800241e:	e7fe      	b.n	800241e <HardFault_Handler+0x4>

08002420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002424:	e7fe      	b.n	8002424 <MemManage_Handler+0x4>

08002426 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002426:	b480      	push	{r7}
 8002428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800242a:	e7fe      	b.n	800242a <BusFault_Handler+0x4>

0800242c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002430:	e7fe      	b.n	8002430 <UsageFault_Handler+0x4>

08002432 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800244e:	b480      	push	{r7}
 8002450:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002452:	bf00      	nop
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002460:	f000 ff2c 	bl	80032bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002464:	bf00      	nop
 8002466:	bd80      	pop	{r7, pc}

08002468 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800246c:	2001      	movs	r0, #1
 800246e:	f002 f95b 	bl	8004728 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}

08002476 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800247a:	2040      	movs	r0, #64	; 0x40
 800247c:	f002 f954 	bl	8004728 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002480:	bf00      	nop
 8002482:	bd80      	pop	{r7, pc}

08002484 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002488:	4802      	ldr	r0, [pc, #8]	; (8002494 <OTG_FS_IRQHandler+0x10>)
 800248a:	f002 fbe7 	bl	8004c5c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000868 	.word	0x20000868

08002498 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80024a0:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <_sbrk+0x50>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d102      	bne.n	80024ae <_sbrk+0x16>
		heap_end = &end;
 80024a8:	4b0f      	ldr	r3, [pc, #60]	; (80024e8 <_sbrk+0x50>)
 80024aa:	4a10      	ldr	r2, [pc, #64]	; (80024ec <_sbrk+0x54>)
 80024ac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80024ae:	4b0e      	ldr	r3, [pc, #56]	; (80024e8 <_sbrk+0x50>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80024b4:	4b0c      	ldr	r3, [pc, #48]	; (80024e8 <_sbrk+0x50>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4413      	add	r3, r2
 80024bc:	466a      	mov	r2, sp
 80024be:	4293      	cmp	r3, r2
 80024c0:	d907      	bls.n	80024d2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80024c2:	f00a fa2d 	bl	800c920 <__errno>
 80024c6:	4602      	mov	r2, r0
 80024c8:	230c      	movs	r3, #12
 80024ca:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80024cc:	f04f 33ff 	mov.w	r3, #4294967295
 80024d0:	e006      	b.n	80024e0 <_sbrk+0x48>
	}

	heap_end += incr;
 80024d2:	4b05      	ldr	r3, [pc, #20]	; (80024e8 <_sbrk+0x50>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	4a03      	ldr	r2, [pc, #12]	; (80024e8 <_sbrk+0x50>)
 80024dc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	200000dc 	.word	0x200000dc
 80024ec:	20000b30 	.word	0x20000b30

080024f0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024f4:	4b17      	ldr	r3, [pc, #92]	; (8002554 <SystemInit+0x64>)
 80024f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024fa:	4a16      	ldr	r2, [pc, #88]	; (8002554 <SystemInit+0x64>)
 80024fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002500:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002504:	4b14      	ldr	r3, [pc, #80]	; (8002558 <SystemInit+0x68>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a13      	ldr	r2, [pc, #76]	; (8002558 <SystemInit+0x68>)
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002510:	4b11      	ldr	r3, [pc, #68]	; (8002558 <SystemInit+0x68>)
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002516:	4b10      	ldr	r3, [pc, #64]	; (8002558 <SystemInit+0x68>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a0f      	ldr	r2, [pc, #60]	; (8002558 <SystemInit+0x68>)
 800251c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002520:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002524:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002526:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <SystemInit+0x68>)
 8002528:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800252c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800252e:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <SystemInit+0x68>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a09      	ldr	r2, [pc, #36]	; (8002558 <SystemInit+0x68>)
 8002534:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002538:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800253a:	4b07      	ldr	r3, [pc, #28]	; (8002558 <SystemInit+0x68>)
 800253c:	2200      	movs	r2, #0
 800253e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002540:	4b04      	ldr	r3, [pc, #16]	; (8002554 <SystemInit+0x64>)
 8002542:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002546:	609a      	str	r2, [r3, #8]
#endif
}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	e000ed00 	.word	0xe000ed00
 8002558:	40021000 	.word	0x40021000

0800255c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800255c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002594 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002560:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002562:	e003      	b.n	800256c <LoopCopyDataInit>

08002564 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002564:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002566:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002568:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800256a:	3104      	adds	r1, #4

0800256c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800256c:	480b      	ldr	r0, [pc, #44]	; (800259c <LoopForever+0xa>)
	ldr	r3, =_edata
 800256e:	4b0c      	ldr	r3, [pc, #48]	; (80025a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002570:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002572:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002574:	d3f6      	bcc.n	8002564 <CopyDataInit>
	ldr	r2, =_sbss
 8002576:	4a0b      	ldr	r2, [pc, #44]	; (80025a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002578:	e002      	b.n	8002580 <LoopFillZerobss>

0800257a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800257a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800257c:	f842 3b04 	str.w	r3, [r2], #4

08002580 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002580:	4b09      	ldr	r3, [pc, #36]	; (80025a8 <LoopForever+0x16>)
	cmp	r2, r3
 8002582:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002584:	d3f9      	bcc.n	800257a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002586:	f7ff ffb3 	bl	80024f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800258a:	f00a f9cf 	bl	800c92c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800258e:	f7fe fed1 	bl	8001334 <main>

08002592 <LoopForever>:

LoopForever:
    b LoopForever
 8002592:	e7fe      	b.n	8002592 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002594:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002598:	0800cbe8 	.word	0x0800cbe8
	ldr	r0, =_sdata
 800259c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80025a0:	200000b8 	.word	0x200000b8
	ldr	r2, =_sbss
 80025a4:	200000b8 	.word	0x200000b8
	ldr	r3, = _ebss
 80025a8:	20000b30 	.word	0x20000b30

080025ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025ac:	e7fe      	b.n	80025ac <ADC1_2_IRQHandler>
	...

080025b0 <BSP_JOY_Init>:
  *     @arg  JOY_MODE_EXTI: Joystick pins will be connected to EXTI line
  *                                 with interrupt generation capability
  * @retval HAL_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_JOY_Init(JOYMode_TypeDef Joy_Mode)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08e      	sub	sp, #56	; 0x38
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	71fb      	strb	r3, [r7, #7]
  JOYState_TypeDef joykey;
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Initialized the Joystick. */
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80025c0:	e095      	b.n	80026ee <BSP_JOY_Init+0x13e>
  {
    /* Enable the JOY clock */
    JOYx_GPIO_CLK_ENABLE(joykey);
 80025c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10c      	bne.n	80025e4 <BSP_JOY_Init+0x34>
 80025ca:	4b4e      	ldr	r3, [pc, #312]	; (8002704 <BSP_JOY_Init+0x154>)
 80025cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ce:	4a4d      	ldr	r2, [pc, #308]	; (8002704 <BSP_JOY_Init+0x154>)
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025d6:	4b4b      	ldr	r3, [pc, #300]	; (8002704 <BSP_JOY_Init+0x154>)
 80025d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	61fb      	str	r3, [r7, #28]
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	e042      	b.n	800266a <BSP_JOY_Init+0xba>
 80025e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025e8:	2b03      	cmp	r3, #3
 80025ea:	d10c      	bne.n	8002606 <BSP_JOY_Init+0x56>
 80025ec:	4b45      	ldr	r3, [pc, #276]	; (8002704 <BSP_JOY_Init+0x154>)
 80025ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025f0:	4a44      	ldr	r2, [pc, #272]	; (8002704 <BSP_JOY_Init+0x154>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025f8:	4b42      	ldr	r3, [pc, #264]	; (8002704 <BSP_JOY_Init+0x154>)
 80025fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	61bb      	str	r3, [r7, #24]
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	e031      	b.n	800266a <BSP_JOY_Init+0xba>
 8002606:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800260a:	2b01      	cmp	r3, #1
 800260c:	d10c      	bne.n	8002628 <BSP_JOY_Init+0x78>
 800260e:	4b3d      	ldr	r3, [pc, #244]	; (8002704 <BSP_JOY_Init+0x154>)
 8002610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002612:	4a3c      	ldr	r2, [pc, #240]	; (8002704 <BSP_JOY_Init+0x154>)
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	64d3      	str	r3, [r2, #76]	; 0x4c
 800261a:	4b3a      	ldr	r3, [pc, #232]	; (8002704 <BSP_JOY_Init+0x154>)
 800261c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	e020      	b.n	800266a <BSP_JOY_Init+0xba>
 8002628:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800262c:	2b02      	cmp	r3, #2
 800262e:	d10c      	bne.n	800264a <BSP_JOY_Init+0x9a>
 8002630:	4b34      	ldr	r3, [pc, #208]	; (8002704 <BSP_JOY_Init+0x154>)
 8002632:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002634:	4a33      	ldr	r2, [pc, #204]	; (8002704 <BSP_JOY_Init+0x154>)
 8002636:	f043 0301 	orr.w	r3, r3, #1
 800263a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800263c:	4b31      	ldr	r3, [pc, #196]	; (8002704 <BSP_JOY_Init+0x154>)
 800263e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	e00f      	b.n	800266a <BSP_JOY_Init+0xba>
 800264a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800264e:	2b04      	cmp	r3, #4
 8002650:	d10b      	bne.n	800266a <BSP_JOY_Init+0xba>
 8002652:	4b2c      	ldr	r3, [pc, #176]	; (8002704 <BSP_JOY_Init+0x154>)
 8002654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002656:	4a2b      	ldr	r2, [pc, #172]	; (8002704 <BSP_JOY_Init+0x154>)
 8002658:	f043 0301 	orr.w	r3, r3, #1
 800265c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800265e:	4b29      	ldr	r3, [pc, #164]	; (8002704 <BSP_JOY_Init+0x154>)
 8002660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]

    GPIO_InitStruct.Pin = JOY_PIN[joykey];
 800266a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800266e:	4a26      	ldr	r2, [pc, #152]	; (8002708 <BSP_JOY_Init+0x158>)
 8002670:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002676:	2302      	movs	r3, #2
 8002678:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267a:	2303      	movs	r3, #3
 800267c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (Joy_Mode == JOY_MODE_GPIO)
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d10d      	bne.n	80026a0 <BSP_JOY_Init+0xf0>
    {
      /* Configure Joy pin as input */
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002684:	2300      	movs	r3, #0
 8002686:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(JOY_PORT[joykey], &GPIO_InitStruct);
 8002688:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800268c:	4a1f      	ldr	r2, [pc, #124]	; (800270c <BSP_JOY_Init+0x15c>)
 800268e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002692:	f107 0220 	add.w	r2, r7, #32
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f001 fe6b 	bl	8004374 <HAL_GPIO_Init>
 800269e:	e021      	b.n	80026e4 <BSP_JOY_Init+0x134>
    }
    else if (Joy_Mode == JOY_MODE_EXTI)
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d11e      	bne.n	80026e4 <BSP_JOY_Init+0x134>
    {
      /* Configure Joy pin as input with External interrupt */
      GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026a6:	4b1a      	ldr	r3, [pc, #104]	; (8002710 <BSP_JOY_Init+0x160>)
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(JOY_PORT[joykey], &GPIO_InitStruct);
 80026aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026ae:	4a17      	ldr	r2, [pc, #92]	; (800270c <BSP_JOY_Init+0x15c>)
 80026b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b4:	f107 0220 	add.w	r2, r7, #32
 80026b8:	4611      	mov	r1, r2
 80026ba:	4618      	mov	r0, r3
 80026bc:	f001 fe5a 	bl	8004374 <HAL_GPIO_Init>

      /* Enable and set Joy EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((IRQn_Type)(JOY_IRQn[joykey]), 0x0F, 0x00);
 80026c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026c4:	4a13      	ldr	r2, [pc, #76]	; (8002714 <BSP_JOY_Init+0x164>)
 80026c6:	5cd3      	ldrb	r3, [r2, r3]
 80026c8:	b25b      	sxtb	r3, r3
 80026ca:	2200      	movs	r2, #0
 80026cc:	210f      	movs	r1, #15
 80026ce:	4618      	mov	r0, r3
 80026d0:	f001 fe19 	bl	8004306 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((IRQn_Type)(JOY_IRQn[joykey]));
 80026d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026d8:	4a0e      	ldr	r2, [pc, #56]	; (8002714 <BSP_JOY_Init+0x164>)
 80026da:	5cd3      	ldrb	r3, [r2, r3]
 80026dc:	b25b      	sxtb	r3, r3
 80026de:	4618      	mov	r0, r3
 80026e0:	f001 fe2d 	bl	800433e <HAL_NVIC_EnableIRQ>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80026e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026e8:	3301      	adds	r3, #1
 80026ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80026ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026f2:	2b04      	cmp	r3, #4
 80026f4:	f67f af65 	bls.w	80025c2 <BSP_JOY_Init+0x12>
    }
  }

  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3738      	adds	r7, #56	; 0x38
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40021000 	.word	0x40021000
 8002708:	0800cb7c 	.word	0x0800cb7c
 800270c:	20000018 	.word	0x20000018
 8002710:	10210000 	.word	0x10210000
 8002714:	0800cb88 	.word	0x0800cb88

08002718 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800271c:	4b19      	ldr	r3, [pc, #100]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 800271e:	4a1a      	ldr	r2, [pc, #104]	; (8002788 <BSP_LCD_GLASS_Init+0x70>)
 8002720:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8002722:	4b18      	ldr	r3, [pc, #96]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002724:	2200      	movs	r2, #0
 8002726:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002728:	4b16      	ldr	r3, [pc, #88]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 800272a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800272e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002730:	4b14      	ldr	r3, [pc, #80]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002732:	220c      	movs	r2, #12
 8002734:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002736:	4b13      	ldr	r3, [pc, #76]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002738:	2240      	movs	r2, #64	; 0x40
 800273a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800273c:	4b11      	ldr	r3, [pc, #68]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 800273e:	2200      	movs	r2, #0
 8002740:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8002742:	4b10      	ldr	r3, [pc, #64]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002744:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002748:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800274a:	4b0e      	ldr	r3, [pc, #56]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 800274c:	2200      	movs	r2, #0
 800274e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002750:	4b0c      	ldr	r3, [pc, #48]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002752:	2240      	movs	r2, #64	; 0x40
 8002754:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002756:	4b0b      	ldr	r3, [pc, #44]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002758:	2200      	movs	r2, #0
 800275a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800275c:	4b09      	ldr	r3, [pc, #36]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 800275e:	2200      	movs	r2, #0
 8002760:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8002762:	4b08      	ldr	r3, [pc, #32]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002764:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002768:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800276a:	4b06      	ldr	r3, [pc, #24]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 800276c:	2200      	movs	r2, #0
 800276e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002770:	4804      	ldr	r0, [pc, #16]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002772:	f000 f839 	bl	80027e8 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002776:	4803      	ldr	r0, [pc, #12]	; (8002784 <BSP_LCD_GLASS_Init+0x6c>)
 8002778:	f003 fd34 	bl	80061e4 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800277c:	f000 f82a 	bl	80027d4 <BSP_LCD_GLASS_Clear>
}
 8002780:	bf00      	nop
 8002782:	bd80      	pop	{r7, pc}
 8002784:	2000045c 	.word	0x2000045c
 8002788:	40002400 	.word	0x40002400

0800278c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002794:	2300      	movs	r3, #0
 8002796:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002798:	e00b      	b.n	80027b2 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	2200      	movs	r2, #0
 800279e:	2100      	movs	r1, #0
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 f9b1 	bl	8002b08 <WriteChar>

    /* Point on the next character */
    ptr++;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	3301      	adds	r3, #1
 80027aa:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
 80027ae:	3301      	adds	r3, #1
 80027b0:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d002      	beq.n	80027c0 <BSP_LCD_GLASS_DisplayString+0x34>
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	2b05      	cmp	r3, #5
 80027be:	d9ec      	bls.n	800279a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80027c0:	4803      	ldr	r0, [pc, #12]	; (80027d0 <BSP_LCD_GLASS_DisplayString+0x44>)
 80027c2:	f003 fe80 	bl	80064c6 <HAL_LCD_UpdateDisplayRequest>
}
 80027c6:	bf00      	nop
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	2000045c 	.word	0x2000045c

080027d4 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80027d8:	4802      	ldr	r0, [pc, #8]	; (80027e4 <BSP_LCD_GLASS_Clear+0x10>)
 80027da:	f003 fe1e 	bl	800641a <HAL_LCD_Clear>
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	2000045c 	.word	0x2000045c

080027e8 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b0c0      	sub	sp, #256	; 0x100
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80027f0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002800:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002804:	2244      	movs	r2, #68	; 0x44
 8002806:	2100      	movs	r1, #0
 8002808:	4618      	mov	r0, r3
 800280a:	f00a f8c3 	bl	800c994 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800280e:	f107 0320 	add.w	r3, r7, #32
 8002812:	2288      	movs	r2, #136	; 0x88
 8002814:	2100      	movs	r1, #0
 8002816:	4618      	mov	r0, r3
 8002818:	f00a f8bc 	bl	800c994 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800281c:	4b51      	ldr	r3, [pc, #324]	; (8002964 <LCD_MspInit+0x17c>)
 800281e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002820:	4a50      	ldr	r2, [pc, #320]	; (8002964 <LCD_MspInit+0x17c>)
 8002822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002826:	6593      	str	r3, [r2, #88]	; 0x58
 8002828:	4b4e      	ldr	r3, [pc, #312]	; (8002964 <LCD_MspInit+0x17c>)
 800282a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800282c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002830:	61fb      	str	r3, [r7, #28]
 8002832:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002834:	2304      	movs	r3, #4
 8002836:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800283a:	2300      	movs	r3, #0
 800283c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002840:	2301      	movs	r3, #1
 8002842:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002846:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800284a:	4618      	mov	r0, r3
 800284c:	f003 ffe2 	bl	8006814 <HAL_RCC_OscConfig>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d000      	beq.n	8002858 <LCD_MspInit+0x70>
  {
    while (1);
 8002856:	e7fe      	b.n	8002856 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002858:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800285c:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800285e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002862:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002866:	f107 0320 	add.w	r3, r7, #32
 800286a:	4618      	mov	r0, r3
 800286c:	f004 fd86 	bl	800737c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002870:	4b3c      	ldr	r3, [pc, #240]	; (8002964 <LCD_MspInit+0x17c>)
 8002872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002874:	4a3b      	ldr	r2, [pc, #236]	; (8002964 <LCD_MspInit+0x17c>)
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800287c:	4b39      	ldr	r3, [pc, #228]	; (8002964 <LCD_MspInit+0x17c>)
 800287e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002888:	4b36      	ldr	r3, [pc, #216]	; (8002964 <LCD_MspInit+0x17c>)
 800288a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800288c:	4a35      	ldr	r2, [pc, #212]	; (8002964 <LCD_MspInit+0x17c>)
 800288e:	f043 0302 	orr.w	r3, r3, #2
 8002892:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002894:	4b33      	ldr	r3, [pc, #204]	; (8002964 <LCD_MspInit+0x17c>)
 8002896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028a0:	4b30      	ldr	r3, [pc, #192]	; (8002964 <LCD_MspInit+0x17c>)
 80028a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a4:	4a2f      	ldr	r2, [pc, #188]	; (8002964 <LCD_MspInit+0x17c>)
 80028a6:	f043 0304 	orr.w	r3, r3, #4
 80028aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028ac:	4b2d      	ldr	r3, [pc, #180]	; (8002964 <LCD_MspInit+0x17c>)
 80028ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	613b      	str	r3, [r7, #16]
 80028b6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028b8:	4b2a      	ldr	r3, [pc, #168]	; (8002964 <LCD_MspInit+0x17c>)
 80028ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028bc:	4a29      	ldr	r2, [pc, #164]	; (8002964 <LCD_MspInit+0x17c>)
 80028be:	f043 0308 	orr.w	r3, r3, #8
 80028c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028c4:	4b27      	ldr	r3, [pc, #156]	; (8002964 <LCD_MspInit+0x17c>)
 80028c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028c8:	f003 0308 	and.w	r3, r3, #8
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80028d0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80028d4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80028d8:	2302      	movs	r3, #2
 80028da:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80028de:	2300      	movs	r3, #0
 80028e0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e4:	2303      	movs	r3, #3
 80028e6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80028ea:	230b      	movs	r3, #11
 80028ec:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80028f0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80028f4:	4619      	mov	r1, r3
 80028f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028fa:	f001 fd3b 	bl	8004374 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80028fe:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002902:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002906:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800290a:	4619      	mov	r1, r3
 800290c:	4816      	ldr	r0, [pc, #88]	; (8002968 <LCD_MspInit+0x180>)
 800290e:	f001 fd31 	bl	8004374 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002912:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002916:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800291a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800291e:	4619      	mov	r1, r3
 8002920:	4812      	ldr	r0, [pc, #72]	; (800296c <LCD_MspInit+0x184>)
 8002922:	f001 fd27 	bl	8004374 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002926:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800292a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800292e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002932:	4619      	mov	r1, r3
 8002934:	480e      	ldr	r0, [pc, #56]	; (8002970 <LCD_MspInit+0x188>)
 8002936:	f001 fd1d 	bl	8004374 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800293a:	2002      	movs	r0, #2
 800293c:	f000 fcdc 	bl	80032f8 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <LCD_MspInit+0x17c>)
 8002942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002944:	4a07      	ldr	r2, [pc, #28]	; (8002964 <LCD_MspInit+0x17c>)
 8002946:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800294a:	6593      	str	r3, [r2, #88]	; 0x58
 800294c:	4b05      	ldr	r3, [pc, #20]	; (8002964 <LCD_MspInit+0x17c>)
 800294e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002950:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	68bb      	ldr	r3, [r7, #8]
}
 8002958:	bf00      	nop
 800295a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000
 8002968:	48000400 	.word	0x48000400
 800296c:	48000800 	.word	0x48000800
 8002970:	48000c00 	.word	0x48000c00

08002974 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	70fb      	strb	r3, [r7, #3]
 8002980:	4613      	mov	r3, r2
 8002982:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002984:	2300      	movs	r3, #0
 8002986:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002988:	2300      	movs	r3, #0
 800298a:	737b      	strb	r3, [r7, #13]
 800298c:	2300      	movs	r3, #0
 800298e:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b2f      	cmp	r3, #47	; 0x2f
 8002996:	d04d      	beq.n	8002a34 <Convert+0xc0>
 8002998:	2b2f      	cmp	r3, #47	; 0x2f
 800299a:	dc11      	bgt.n	80029c0 <Convert+0x4c>
 800299c:	2b29      	cmp	r3, #41	; 0x29
 800299e:	d02e      	beq.n	80029fe <Convert+0x8a>
 80029a0:	2b29      	cmp	r3, #41	; 0x29
 80029a2:	dc06      	bgt.n	80029b2 <Convert+0x3e>
 80029a4:	2b25      	cmp	r3, #37	; 0x25
 80029a6:	d04c      	beq.n	8002a42 <Convert+0xce>
 80029a8:	2b28      	cmp	r3, #40	; 0x28
 80029aa:	d025      	beq.n	80029f8 <Convert+0x84>
 80029ac:	2b20      	cmp	r3, #32
 80029ae:	d01c      	beq.n	80029ea <Convert+0x76>
 80029b0:	e057      	b.n	8002a62 <Convert+0xee>
 80029b2:	2b2b      	cmp	r3, #43	; 0x2b
 80029b4:	d03a      	beq.n	8002a2c <Convert+0xb8>
 80029b6:	2b2b      	cmp	r3, #43	; 0x2b
 80029b8:	db1a      	blt.n	80029f0 <Convert+0x7c>
 80029ba:	2b2d      	cmp	r3, #45	; 0x2d
 80029bc:	d032      	beq.n	8002a24 <Convert+0xb0>
 80029be:	e050      	b.n	8002a62 <Convert+0xee>
 80029c0:	2b6d      	cmp	r3, #109	; 0x6d
 80029c2:	d023      	beq.n	8002a0c <Convert+0x98>
 80029c4:	2b6d      	cmp	r3, #109	; 0x6d
 80029c6:	dc04      	bgt.n	80029d2 <Convert+0x5e>
 80029c8:	2b39      	cmp	r3, #57	; 0x39
 80029ca:	dd42      	ble.n	8002a52 <Convert+0xde>
 80029cc:	2b64      	cmp	r3, #100	; 0x64
 80029ce:	d019      	beq.n	8002a04 <Convert+0x90>
 80029d0:	e047      	b.n	8002a62 <Convert+0xee>
 80029d2:	2bb0      	cmp	r3, #176	; 0xb0
 80029d4:	d031      	beq.n	8002a3a <Convert+0xc6>
 80029d6:	2bb0      	cmp	r3, #176	; 0xb0
 80029d8:	dc02      	bgt.n	80029e0 <Convert+0x6c>
 80029da:	2b6e      	cmp	r3, #110	; 0x6e
 80029dc:	d01a      	beq.n	8002a14 <Convert+0xa0>
 80029de:	e040      	b.n	8002a62 <Convert+0xee>
 80029e0:	2bb5      	cmp	r3, #181	; 0xb5
 80029e2:	d01b      	beq.n	8002a1c <Convert+0xa8>
 80029e4:	2bff      	cmp	r3, #255	; 0xff
 80029e6:	d030      	beq.n	8002a4a <Convert+0xd6>
 80029e8:	e03b      	b.n	8002a62 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 80029ea:	2300      	movs	r3, #0
 80029ec:	81fb      	strh	r3, [r7, #14]
      break;
 80029ee:	e057      	b.n	8002aa0 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80029f0:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80029f4:	81fb      	strh	r3, [r7, #14]
      break;
 80029f6:	e053      	b.n	8002aa0 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80029f8:	2328      	movs	r3, #40	; 0x28
 80029fa:	81fb      	strh	r3, [r7, #14]
      break;
 80029fc:	e050      	b.n	8002aa0 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80029fe:	2311      	movs	r3, #17
 8002a00:	81fb      	strh	r3, [r7, #14]
      break;
 8002a02:	e04d      	b.n	8002aa0 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002a04:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002a08:	81fb      	strh	r3, [r7, #14]
      break;
 8002a0a:	e049      	b.n	8002aa0 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8002a0c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002a10:	81fb      	strh	r3, [r7, #14]
      break;
 8002a12:	e045      	b.n	8002aa0 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002a14:	f242 2310 	movw	r3, #8720	; 0x2210
 8002a18:	81fb      	strh	r3, [r7, #14]
      break;
 8002a1a:	e041      	b.n	8002aa0 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8002a1c:	f246 0384 	movw	r3, #24708	; 0x6084
 8002a20:	81fb      	strh	r3, [r7, #14]
      break;
 8002a22:	e03d      	b.n	8002aa0 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002a24:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002a28:	81fb      	strh	r3, [r7, #14]
      break;
 8002a2a:	e039      	b.n	8002aa0 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8002a2c:	f24a 0314 	movw	r3, #40980	; 0xa014
 8002a30:	81fb      	strh	r3, [r7, #14]
      break;
 8002a32:	e035      	b.n	8002aa0 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8002a34:	23c0      	movs	r3, #192	; 0xc0
 8002a36:	81fb      	strh	r3, [r7, #14]
      break;
 8002a38:	e032      	b.n	8002aa0 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8002a3a:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8002a3e:	81fb      	strh	r3, [r7, #14]
      break;
 8002a40:	e02e      	b.n	8002aa0 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8002a42:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002a46:	81fb      	strh	r3, [r7, #14]
      break;
 8002a48:	e02a      	b.n	8002aa0 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8002a4a:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8002a4e:	81fb      	strh	r3, [r7, #14]
      break ;
 8002a50:	e026      	b.n	8002aa0 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	3b30      	subs	r3, #48	; 0x30
 8002a58:	4a28      	ldr	r2, [pc, #160]	; (8002afc <Convert+0x188>)
 8002a5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a5e:	81fb      	strh	r3, [r7, #14]
      break;
 8002a60:	e01e      	b.n	8002aa0 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b5a      	cmp	r3, #90	; 0x5a
 8002a68:	d80a      	bhi.n	8002a80 <Convert+0x10c>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b40      	cmp	r3, #64	; 0x40
 8002a70:	d906      	bls.n	8002a80 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	3b41      	subs	r3, #65	; 0x41
 8002a78:	4a21      	ldr	r2, [pc, #132]	; (8002b00 <Convert+0x18c>)
 8002a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a7e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	2b7a      	cmp	r3, #122	; 0x7a
 8002a86:	d80a      	bhi.n	8002a9e <Convert+0x12a>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	2b60      	cmp	r3, #96	; 0x60
 8002a8e:	d906      	bls.n	8002a9e <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	3b61      	subs	r3, #97	; 0x61
 8002a96:	4a1a      	ldr	r2, [pc, #104]	; (8002b00 <Convert+0x18c>)
 8002a98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a9c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002a9e:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002aa0:	78fb      	ldrb	r3, [r7, #3]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d103      	bne.n	8002aae <Convert+0x13a>
  {
    ch |= 0x0002;
 8002aa6:	89fb      	ldrh	r3, [r7, #14]
 8002aa8:	f043 0302 	orr.w	r3, r3, #2
 8002aac:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002aae:	78bb      	ldrb	r3, [r7, #2]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d103      	bne.n	8002abc <Convert+0x148>
  {
    ch |= 0x0020;
 8002ab4:	89fb      	ldrh	r3, [r7, #14]
 8002ab6:	f043 0320 	orr.w	r3, r3, #32
 8002aba:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002abc:	230c      	movs	r3, #12
 8002abe:	737b      	strb	r3, [r7, #13]
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	733b      	strb	r3, [r7, #12]
 8002ac4:	e010      	b.n	8002ae8 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002ac6:	89fa      	ldrh	r2, [r7, #14]
 8002ac8:	7b7b      	ldrb	r3, [r7, #13]
 8002aca:	fa42 f303 	asr.w	r3, r2, r3
 8002ace:	461a      	mov	r2, r3
 8002ad0:	7b3b      	ldrb	r3, [r7, #12]
 8002ad2:	f002 020f 	and.w	r2, r2, #15
 8002ad6:	490b      	ldr	r1, [pc, #44]	; (8002b04 <Convert+0x190>)
 8002ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002adc:	7b7b      	ldrb	r3, [r7, #13]
 8002ade:	3b04      	subs	r3, #4
 8002ae0:	737b      	strb	r3, [r7, #13]
 8002ae2:	7b3b      	ldrb	r3, [r7, #12]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	733b      	strb	r3, [r7, #12]
 8002ae8:	7b3b      	ldrb	r3, [r7, #12]
 8002aea:	2b03      	cmp	r3, #3
 8002aec:	d9eb      	bls.n	8002ac6 <Convert+0x152>
  }
}
 8002aee:	bf00      	nop
 8002af0:	3714      	adds	r7, #20
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	0800cbc4 	.word	0x0800cbc4
 8002b00:	0800cb90 	.word	0x0800cb90
 8002b04:	2000044c 	.word	0x2000044c

08002b08 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	4608      	mov	r0, r1
 8002b12:	4611      	mov	r1, r2
 8002b14:	461a      	mov	r2, r3
 8002b16:	4603      	mov	r3, r0
 8002b18:	70fb      	strb	r3, [r7, #3]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	70bb      	strb	r3, [r7, #2]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002b26:	78ba      	ldrb	r2, [r7, #2]
 8002b28:	78fb      	ldrb	r3, [r7, #3]
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff ff21 	bl	8002974 <Convert>

  switch (Position)
 8002b32:	787b      	ldrb	r3, [r7, #1]
 8002b34:	2b05      	cmp	r3, #5
 8002b36:	f200 835b 	bhi.w	80031f0 <WriteChar+0x6e8>
 8002b3a:	a201      	add	r2, pc, #4	; (adr r2, 8002b40 <WriteChar+0x38>)
 8002b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b40:	08002b59 	.word	0x08002b59
 8002b44:	08002c53 	.word	0x08002c53
 8002b48:	08002d6d 	.word	0x08002d6d
 8002b4c:	08002e6f 	.word	0x08002e6f
 8002b50:	08002f9d 	.word	0x08002f9d
 8002b54:	080030e7 	.word	0x080030e7
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b58:	4b80      	ldr	r3, [pc, #512]	; (8002d5c <WriteChar+0x254>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	f003 0210 	and.w	r2, r3, #16
 8002b62:	4b7e      	ldr	r3, [pc, #504]	; (8002d5c <WriteChar+0x254>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	085b      	lsrs	r3, r3, #1
 8002b68:	05db      	lsls	r3, r3, #23
 8002b6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b6e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002b70:	4b7a      	ldr	r3, [pc, #488]	; (8002d5c <WriteChar+0x254>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	089b      	lsrs	r3, r3, #2
 8002b76:	059b      	lsls	r3, r3, #22
 8002b78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	4b77      	ldr	r3, [pc, #476]	; (8002d5c <WriteChar+0x254>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	4a74      	ldr	r2, [pc, #464]	; (8002d60 <WriteChar+0x258>)
 8002b8e:	2100      	movs	r1, #0
 8002b90:	4874      	ldr	r0, [pc, #464]	; (8002d64 <WriteChar+0x25c>)
 8002b92:	f003 fbe7 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002b96:	4b71      	ldr	r3, [pc, #452]	; (8002d5c <WriteChar+0x254>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	f003 0210 	and.w	r2, r3, #16
 8002ba0:	4b6e      	ldr	r3, [pc, #440]	; (8002d5c <WriteChar+0x254>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	085b      	lsrs	r3, r3, #1
 8002ba6:	05db      	lsls	r3, r3, #23
 8002ba8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bac:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002bae:	4b6b      	ldr	r3, [pc, #428]	; (8002d5c <WriteChar+0x254>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	089b      	lsrs	r3, r3, #2
 8002bb4:	059b      	lsls	r3, r3, #22
 8002bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	4b67      	ldr	r3, [pc, #412]	; (8002d5c <WriteChar+0x254>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4a65      	ldr	r2, [pc, #404]	; (8002d60 <WriteChar+0x258>)
 8002bcc:	2102      	movs	r1, #2
 8002bce:	4865      	ldr	r0, [pc, #404]	; (8002d64 <WriteChar+0x25c>)
 8002bd0:	f003 fbc8 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002bd4:	4b61      	ldr	r3, [pc, #388]	; (8002d5c <WriteChar+0x254>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	f003 0210 	and.w	r2, r3, #16
 8002bde:	4b5f      	ldr	r3, [pc, #380]	; (8002d5c <WriteChar+0x254>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	085b      	lsrs	r3, r3, #1
 8002be4:	05db      	lsls	r3, r3, #23
 8002be6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bea:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002bec:	4b5b      	ldr	r3, [pc, #364]	; (8002d5c <WriteChar+0x254>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	089b      	lsrs	r3, r3, #2
 8002bf2:	059b      	lsls	r3, r3, #22
 8002bf4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	4b58      	ldr	r3, [pc, #352]	; (8002d5c <WriteChar+0x254>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	4a55      	ldr	r2, [pc, #340]	; (8002d60 <WriteChar+0x258>)
 8002c0a:	2104      	movs	r1, #4
 8002c0c:	4855      	ldr	r0, [pc, #340]	; (8002d64 <WriteChar+0x25c>)
 8002c0e:	f003 fba9 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002c12:	4b52      	ldr	r3, [pc, #328]	; (8002d5c <WriteChar+0x254>)
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	f003 0210 	and.w	r2, r3, #16
 8002c1c:	4b4f      	ldr	r3, [pc, #316]	; (8002d5c <WriteChar+0x254>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	085b      	lsrs	r3, r3, #1
 8002c22:	05db      	lsls	r3, r3, #23
 8002c24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c28:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002c2a:	4b4c      	ldr	r3, [pc, #304]	; (8002d5c <WriteChar+0x254>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	089b      	lsrs	r3, r3, #2
 8002c30:	059b      	lsls	r3, r3, #22
 8002c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c36:	431a      	orrs	r2, r3
 8002c38:	4b48      	ldr	r3, [pc, #288]	; (8002d5c <WriteChar+0x254>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4a46      	ldr	r2, [pc, #280]	; (8002d60 <WriteChar+0x258>)
 8002c48:	2106      	movs	r1, #6
 8002c4a:	4846      	ldr	r0, [pc, #280]	; (8002d64 <WriteChar+0x25c>)
 8002c4c:	f003 fb8a 	bl	8006364 <HAL_LCD_Write>
      break;
 8002c50:	e2cf      	b.n	80031f2 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c52:	4b42      	ldr	r3, [pc, #264]	; (8002d5c <WriteChar+0x254>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	019b      	lsls	r3, r3, #6
 8002c58:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c5c:	4b3f      	ldr	r3, [pc, #252]	; (8002d5c <WriteChar+0x254>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	085b      	lsrs	r3, r3, #1
 8002c62:	035b      	lsls	r3, r3, #13
 8002c64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c68:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002c6a:	4b3c      	ldr	r3, [pc, #240]	; (8002d5c <WriteChar+0x254>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	089b      	lsrs	r3, r3, #2
 8002c70:	031b      	lsls	r3, r3, #12
 8002c72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c76:	431a      	orrs	r2, r3
 8002c78:	4b38      	ldr	r3, [pc, #224]	; (8002d5c <WriteChar+0x254>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	08db      	lsrs	r3, r3, #3
 8002c7e:	015b      	lsls	r3, r3, #5
 8002c80:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4a37      	ldr	r2, [pc, #220]	; (8002d68 <WriteChar+0x260>)
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4835      	ldr	r0, [pc, #212]	; (8002d64 <WriteChar+0x25c>)
 8002c90:	f003 fb68 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002c94:	4b31      	ldr	r3, [pc, #196]	; (8002d5c <WriteChar+0x254>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	019b      	lsls	r3, r3, #6
 8002c9a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002c9e:	4b2f      	ldr	r3, [pc, #188]	; (8002d5c <WriteChar+0x254>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	085b      	lsrs	r3, r3, #1
 8002ca4:	035b      	lsls	r3, r3, #13
 8002ca6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002caa:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002cac:	4b2b      	ldr	r3, [pc, #172]	; (8002d5c <WriteChar+0x254>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	089b      	lsrs	r3, r3, #2
 8002cb2:	031b      	lsls	r3, r3, #12
 8002cb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	4b28      	ldr	r3, [pc, #160]	; (8002d5c <WriteChar+0x254>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	08db      	lsrs	r3, r3, #3
 8002cc0:	015b      	lsls	r3, r3, #5
 8002cc2:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	4a26      	ldr	r2, [pc, #152]	; (8002d68 <WriteChar+0x260>)
 8002cce:	2102      	movs	r1, #2
 8002cd0:	4824      	ldr	r0, [pc, #144]	; (8002d64 <WriteChar+0x25c>)
 8002cd2:	f003 fb47 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002cd6:	4b21      	ldr	r3, [pc, #132]	; (8002d5c <WriteChar+0x254>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	019b      	lsls	r3, r3, #6
 8002cdc:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002ce0:	4b1e      	ldr	r3, [pc, #120]	; (8002d5c <WriteChar+0x254>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	085b      	lsrs	r3, r3, #1
 8002ce6:	035b      	lsls	r3, r3, #13
 8002ce8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cec:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002cee:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <WriteChar+0x254>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	089b      	lsrs	r3, r3, #2
 8002cf4:	031b      	lsls	r3, r3, #12
 8002cf6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	4b17      	ldr	r3, [pc, #92]	; (8002d5c <WriteChar+0x254>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	08db      	lsrs	r3, r3, #3
 8002d02:	015b      	lsls	r3, r3, #5
 8002d04:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4a16      	ldr	r2, [pc, #88]	; (8002d68 <WriteChar+0x260>)
 8002d10:	2104      	movs	r1, #4
 8002d12:	4814      	ldr	r0, [pc, #80]	; (8002d64 <WriteChar+0x25c>)
 8002d14:	f003 fb26 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002d18:	4b10      	ldr	r3, [pc, #64]	; (8002d5c <WriteChar+0x254>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	019b      	lsls	r3, r3, #6
 8002d1e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002d22:	4b0e      	ldr	r3, [pc, #56]	; (8002d5c <WriteChar+0x254>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	085b      	lsrs	r3, r3, #1
 8002d28:	035b      	lsls	r3, r3, #13
 8002d2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d2e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002d30:	4b0a      	ldr	r3, [pc, #40]	; (8002d5c <WriteChar+0x254>)
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	089b      	lsrs	r3, r3, #2
 8002d36:	031b      	lsls	r3, r3, #12
 8002d38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	4b07      	ldr	r3, [pc, #28]	; (8002d5c <WriteChar+0x254>)
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	08db      	lsrs	r3, r3, #3
 8002d44:	015b      	lsls	r3, r3, #5
 8002d46:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	4a05      	ldr	r2, [pc, #20]	; (8002d68 <WriteChar+0x260>)
 8002d52:	2106      	movs	r1, #6
 8002d54:	4803      	ldr	r0, [pc, #12]	; (8002d64 <WriteChar+0x25c>)
 8002d56:	f003 fb05 	bl	8006364 <HAL_LCD_Write>
      break;
 8002d5a:	e24a      	b.n	80031f2 <WriteChar+0x6ea>
 8002d5c:	2000044c 	.word	0x2000044c
 8002d60:	ff3fffe7 	.word	0xff3fffe7
 8002d64:	2000045c 	.word	0x2000045c
 8002d68:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d6c:	4b88      	ldr	r3, [pc, #544]	; (8002f90 <WriteChar+0x488>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	03db      	lsls	r3, r3, #15
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	4b86      	ldr	r3, [pc, #536]	; (8002f90 <WriteChar+0x488>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	085b      	lsrs	r3, r3, #1
 8002d7a:	075b      	lsls	r3, r3, #29
 8002d7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d80:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002d82:	4b83      	ldr	r3, [pc, #524]	; (8002f90 <WriteChar+0x488>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	089b      	lsrs	r3, r3, #2
 8002d88:	071b      	lsls	r3, r3, #28
 8002d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	4b7f      	ldr	r3, [pc, #508]	; (8002f90 <WriteChar+0x488>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	08db      	lsrs	r3, r3, #3
 8002d96:	039b      	lsls	r3, r3, #14
 8002d98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4a7c      	ldr	r2, [pc, #496]	; (8002f94 <WriteChar+0x48c>)
 8002da4:	2100      	movs	r1, #0
 8002da6:	487c      	ldr	r0, [pc, #496]	; (8002f98 <WriteChar+0x490>)
 8002da8:	f003 fadc 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002dac:	4b78      	ldr	r3, [pc, #480]	; (8002f90 <WriteChar+0x488>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	03db      	lsls	r3, r3, #15
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	4b76      	ldr	r3, [pc, #472]	; (8002f90 <WriteChar+0x488>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	085b      	lsrs	r3, r3, #1
 8002dba:	075b      	lsls	r3, r3, #29
 8002dbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002dc0:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002dc2:	4b73      	ldr	r3, [pc, #460]	; (8002f90 <WriteChar+0x488>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	089b      	lsrs	r3, r3, #2
 8002dc8:	071b      	lsls	r3, r3, #28
 8002dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	4b6f      	ldr	r3, [pc, #444]	; (8002f90 <WriteChar+0x488>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	08db      	lsrs	r3, r3, #3
 8002dd6:	039b      	lsls	r3, r3, #14
 8002dd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4a6c      	ldr	r2, [pc, #432]	; (8002f94 <WriteChar+0x48c>)
 8002de4:	2102      	movs	r1, #2
 8002de6:	486c      	ldr	r0, [pc, #432]	; (8002f98 <WriteChar+0x490>)
 8002de8:	f003 fabc 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002dec:	4b68      	ldr	r3, [pc, #416]	; (8002f90 <WriteChar+0x488>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	03db      	lsls	r3, r3, #15
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	4b66      	ldr	r3, [pc, #408]	; (8002f90 <WriteChar+0x488>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	085b      	lsrs	r3, r3, #1
 8002dfa:	075b      	lsls	r3, r3, #29
 8002dfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e00:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002e02:	4b63      	ldr	r3, [pc, #396]	; (8002f90 <WriteChar+0x488>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	089b      	lsrs	r3, r3, #2
 8002e08:	071b      	lsls	r3, r3, #28
 8002e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	4b5f      	ldr	r3, [pc, #380]	; (8002f90 <WriteChar+0x488>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	08db      	lsrs	r3, r3, #3
 8002e16:	039b      	lsls	r3, r3, #14
 8002e18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4a5c      	ldr	r2, [pc, #368]	; (8002f94 <WriteChar+0x48c>)
 8002e24:	2104      	movs	r1, #4
 8002e26:	485c      	ldr	r0, [pc, #368]	; (8002f98 <WriteChar+0x490>)
 8002e28:	f003 fa9c 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002e2c:	4b58      	ldr	r3, [pc, #352]	; (8002f90 <WriteChar+0x488>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	03db      	lsls	r3, r3, #15
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	4b56      	ldr	r3, [pc, #344]	; (8002f90 <WriteChar+0x488>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	085b      	lsrs	r3, r3, #1
 8002e3a:	075b      	lsls	r3, r3, #29
 8002e3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e40:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002e42:	4b53      	ldr	r3, [pc, #332]	; (8002f90 <WriteChar+0x488>)
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	089b      	lsrs	r3, r3, #2
 8002e48:	071b      	lsls	r3, r3, #28
 8002e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	4b4f      	ldr	r3, [pc, #316]	; (8002f90 <WriteChar+0x488>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	08db      	lsrs	r3, r3, #3
 8002e56:	039b      	lsls	r3, r3, #14
 8002e58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4a4c      	ldr	r2, [pc, #304]	; (8002f94 <WriteChar+0x48c>)
 8002e64:	2106      	movs	r1, #6
 8002e66:	484c      	ldr	r0, [pc, #304]	; (8002f98 <WriteChar+0x490>)
 8002e68:	f003 fa7c 	bl	8006364 <HAL_LCD_Write>
      break;
 8002e6c:	e1c1      	b.n	80031f2 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002e6e:	4b48      	ldr	r3, [pc, #288]	; (8002f90 <WriteChar+0x488>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	07da      	lsls	r2, r3, #31
 8002e74:	4b46      	ldr	r3, [pc, #280]	; (8002f90 <WriteChar+0x488>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	08db      	lsrs	r3, r3, #3
 8002e7a:	079b      	lsls	r3, r3, #30
 8002e7c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4842      	ldr	r0, [pc, #264]	; (8002f98 <WriteChar+0x490>)
 8002e8e:	f003 fa69 	bl	8006364 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002e92:	4b3f      	ldr	r3, [pc, #252]	; (8002f90 <WriteChar+0x488>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0202 	and.w	r2, r3, #2
 8002e9a:	4b3d      	ldr	r3, [pc, #244]	; (8002f90 <WriteChar+0x488>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	089b      	lsrs	r3, r3, #2
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f06f 0203 	mvn.w	r2, #3
 8002eae:	2101      	movs	r1, #1
 8002eb0:	4839      	ldr	r0, [pc, #228]	; (8002f98 <WriteChar+0x490>)
 8002eb2:	f003 fa57 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002eb6:	4b36      	ldr	r3, [pc, #216]	; (8002f90 <WriteChar+0x488>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	07da      	lsls	r2, r3, #31
 8002ebc:	4b34      	ldr	r3, [pc, #208]	; (8002f90 <WriteChar+0x488>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	08db      	lsrs	r3, r3, #3
 8002ec2:	079b      	lsls	r3, r3, #30
 8002ec4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002ed2:	2102      	movs	r1, #2
 8002ed4:	4830      	ldr	r0, [pc, #192]	; (8002f98 <WriteChar+0x490>)
 8002ed6:	f003 fa45 	bl	8006364 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002eda:	4b2d      	ldr	r3, [pc, #180]	; (8002f90 <WriteChar+0x488>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f003 0202 	and.w	r2, r3, #2
 8002ee2:	4b2b      	ldr	r3, [pc, #172]	; (8002f90 <WriteChar+0x488>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	089b      	lsrs	r3, r3, #2
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	4313      	orrs	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f06f 0203 	mvn.w	r2, #3
 8002ef6:	2103      	movs	r1, #3
 8002ef8:	4827      	ldr	r0, [pc, #156]	; (8002f98 <WriteChar+0x490>)
 8002efa:	f003 fa33 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002efe:	4b24      	ldr	r3, [pc, #144]	; (8002f90 <WriteChar+0x488>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	07da      	lsls	r2, r3, #31
 8002f04:	4b22      	ldr	r3, [pc, #136]	; (8002f90 <WriteChar+0x488>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	08db      	lsrs	r3, r3, #3
 8002f0a:	079b      	lsls	r3, r3, #30
 8002f0c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002f1a:	2104      	movs	r1, #4
 8002f1c:	481e      	ldr	r0, [pc, #120]	; (8002f98 <WriteChar+0x490>)
 8002f1e:	f003 fa21 	bl	8006364 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002f22:	4b1b      	ldr	r3, [pc, #108]	; (8002f90 <WriteChar+0x488>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 0202 	and.w	r2, r3, #2
 8002f2a:	4b19      	ldr	r3, [pc, #100]	; (8002f90 <WriteChar+0x488>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	089b      	lsrs	r3, r3, #2
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	4313      	orrs	r3, r2
 8002f36:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f06f 0203 	mvn.w	r2, #3
 8002f3e:	2105      	movs	r1, #5
 8002f40:	4815      	ldr	r0, [pc, #84]	; (8002f98 <WriteChar+0x490>)
 8002f42:	f003 fa0f 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002f46:	4b12      	ldr	r3, [pc, #72]	; (8002f90 <WriteChar+0x488>)
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	07da      	lsls	r2, r3, #31
 8002f4c:	4b10      	ldr	r3, [pc, #64]	; (8002f90 <WriteChar+0x488>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	08db      	lsrs	r3, r3, #3
 8002f52:	079b      	lsls	r3, r3, #30
 8002f54:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002f62:	2106      	movs	r1, #6
 8002f64:	480c      	ldr	r0, [pc, #48]	; (8002f98 <WriteChar+0x490>)
 8002f66:	f003 f9fd 	bl	8006364 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002f6a:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <WriteChar+0x488>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	f003 0202 	and.w	r2, r3, #2
 8002f72:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <WriteChar+0x488>)
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	089b      	lsrs	r3, r3, #2
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f06f 0203 	mvn.w	r2, #3
 8002f86:	2107      	movs	r1, #7
 8002f88:	4803      	ldr	r0, [pc, #12]	; (8002f98 <WriteChar+0x490>)
 8002f8a:	f003 f9eb 	bl	8006364 <HAL_LCD_Write>
      break;
 8002f8e:	e130      	b.n	80031f2 <WriteChar+0x6ea>
 8002f90:	2000044c 	.word	0x2000044c
 8002f94:	cfff3fff 	.word	0xcfff3fff
 8002f98:	2000045c 	.word	0x2000045c

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002f9c:	4b97      	ldr	r3, [pc, #604]	; (80031fc <WriteChar+0x6f4>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	085b      	lsrs	r3, r3, #1
 8002fa2:	065b      	lsls	r3, r3, #25
 8002fa4:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002fa8:	4b94      	ldr	r3, [pc, #592]	; (80031fc <WriteChar+0x6f4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	089b      	lsrs	r3, r3, #2
 8002fae:	061b      	lsls	r3, r3, #24
 8002fb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	488f      	ldr	r0, [pc, #572]	; (8003200 <WriteChar+0x6f8>)
 8002fc2:	f003 f9cf 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002fc6:	4b8d      	ldr	r3, [pc, #564]	; (80031fc <WriteChar+0x6f4>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	f003 0208 	and.w	r2, r3, #8
 8002fd0:	4b8a      	ldr	r3, [pc, #552]	; (80031fc <WriteChar+0x6f4>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	08db      	lsrs	r3, r3, #3
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f06f 020c 	mvn.w	r2, #12
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	4885      	ldr	r0, [pc, #532]	; (8003200 <WriteChar+0x6f8>)
 8002fea:	f003 f9bb 	bl	8006364 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002fee:	4b83      	ldr	r3, [pc, #524]	; (80031fc <WriteChar+0x6f4>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	085b      	lsrs	r3, r3, #1
 8002ff4:	065b      	lsls	r3, r3, #25
 8002ff6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002ffa:	4b80      	ldr	r3, [pc, #512]	; (80031fc <WriteChar+0x6f4>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	089b      	lsrs	r3, r3, #2
 8003000:	061b      	lsls	r3, r3, #24
 8003002:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003006:	4313      	orrs	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003010:	2102      	movs	r1, #2
 8003012:	487b      	ldr	r0, [pc, #492]	; (8003200 <WriteChar+0x6f8>)
 8003014:	f003 f9a6 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003018:	4b78      	ldr	r3, [pc, #480]	; (80031fc <WriteChar+0x6f4>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	00db      	lsls	r3, r3, #3
 800301e:	f003 0208 	and.w	r2, r3, #8
 8003022:	4b76      	ldr	r3, [pc, #472]	; (80031fc <WriteChar+0x6f4>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	08db      	lsrs	r3, r3, #3
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	4313      	orrs	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f06f 020c 	mvn.w	r2, #12
 8003038:	2103      	movs	r1, #3
 800303a:	4871      	ldr	r0, [pc, #452]	; (8003200 <WriteChar+0x6f8>)
 800303c:	f003 f992 	bl	8006364 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003040:	4b6e      	ldr	r3, [pc, #440]	; (80031fc <WriteChar+0x6f4>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	085b      	lsrs	r3, r3, #1
 8003046:	065b      	lsls	r3, r3, #25
 8003048:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800304c:	4b6b      	ldr	r3, [pc, #428]	; (80031fc <WriteChar+0x6f4>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	089b      	lsrs	r3, r3, #2
 8003052:	061b      	lsls	r3, r3, #24
 8003054:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003058:	4313      	orrs	r3, r2
 800305a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003062:	2104      	movs	r1, #4
 8003064:	4866      	ldr	r0, [pc, #408]	; (8003200 <WriteChar+0x6f8>)
 8003066:	f003 f97d 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800306a:	4b64      	ldr	r3, [pc, #400]	; (80031fc <WriteChar+0x6f4>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	f003 0208 	and.w	r2, r3, #8
 8003074:	4b61      	ldr	r3, [pc, #388]	; (80031fc <WriteChar+0x6f4>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	08db      	lsrs	r3, r3, #3
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	4313      	orrs	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f06f 020c 	mvn.w	r2, #12
 800308a:	2105      	movs	r1, #5
 800308c:	485c      	ldr	r0, [pc, #368]	; (8003200 <WriteChar+0x6f8>)
 800308e:	f003 f969 	bl	8006364 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003092:	4b5a      	ldr	r3, [pc, #360]	; (80031fc <WriteChar+0x6f4>)
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	085b      	lsrs	r3, r3, #1
 8003098:	065b      	lsls	r3, r3, #25
 800309a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800309e:	4b57      	ldr	r3, [pc, #348]	; (80031fc <WriteChar+0x6f4>)
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	089b      	lsrs	r3, r3, #2
 80030a4:	061b      	lsls	r3, r3, #24
 80030a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030aa:	4313      	orrs	r3, r2
 80030ac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80030b4:	2106      	movs	r1, #6
 80030b6:	4852      	ldr	r0, [pc, #328]	; (8003200 <WriteChar+0x6f8>)
 80030b8:	f003 f954 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80030bc:	4b4f      	ldr	r3, [pc, #316]	; (80031fc <WriteChar+0x6f4>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	f003 0208 	and.w	r2, r3, #8
 80030c6:	4b4d      	ldr	r3, [pc, #308]	; (80031fc <WriteChar+0x6f4>)
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	08db      	lsrs	r3, r3, #3
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	f003 0304 	and.w	r3, r3, #4
 80030d2:	4313      	orrs	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f06f 020c 	mvn.w	r2, #12
 80030dc:	2107      	movs	r1, #7
 80030de:	4848      	ldr	r0, [pc, #288]	; (8003200 <WriteChar+0x6f8>)
 80030e0:	f003 f940 	bl	8006364 <HAL_LCD_Write>
      break;
 80030e4:	e085      	b.n	80031f2 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80030e6:	4b45      	ldr	r3, [pc, #276]	; (80031fc <WriteChar+0x6f4>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	045b      	lsls	r3, r3, #17
 80030ec:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80030f0:	4b42      	ldr	r3, [pc, #264]	; (80031fc <WriteChar+0x6f4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	085b      	lsrs	r3, r3, #1
 80030f6:	021b      	lsls	r3, r3, #8
 80030f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030fc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80030fe:	4b3f      	ldr	r3, [pc, #252]	; (80031fc <WriteChar+0x6f4>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	089b      	lsrs	r3, r3, #2
 8003104:	025b      	lsls	r3, r3, #9
 8003106:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800310a:	431a      	orrs	r2, r3
 800310c:	4b3b      	ldr	r3, [pc, #236]	; (80031fc <WriteChar+0x6f4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	08db      	lsrs	r3, r3, #3
 8003112:	069b      	lsls	r3, r3, #26
 8003114:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003118:	4313      	orrs	r3, r2
 800311a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4a39      	ldr	r2, [pc, #228]	; (8003204 <WriteChar+0x6fc>)
 8003120:	2100      	movs	r1, #0
 8003122:	4837      	ldr	r0, [pc, #220]	; (8003200 <WriteChar+0x6f8>)
 8003124:	f003 f91e 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003128:	4b34      	ldr	r3, [pc, #208]	; (80031fc <WriteChar+0x6f4>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	045b      	lsls	r3, r3, #17
 800312e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003132:	4b32      	ldr	r3, [pc, #200]	; (80031fc <WriteChar+0x6f4>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	085b      	lsrs	r3, r3, #1
 8003138:	021b      	lsls	r3, r3, #8
 800313a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003140:	4b2e      	ldr	r3, [pc, #184]	; (80031fc <WriteChar+0x6f4>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	089b      	lsrs	r3, r3, #2
 8003146:	025b      	lsls	r3, r3, #9
 8003148:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800314c:	431a      	orrs	r2, r3
 800314e:	4b2b      	ldr	r3, [pc, #172]	; (80031fc <WriteChar+0x6f4>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	08db      	lsrs	r3, r3, #3
 8003154:	069b      	lsls	r3, r3, #26
 8003156:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800315a:	4313      	orrs	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4a28      	ldr	r2, [pc, #160]	; (8003204 <WriteChar+0x6fc>)
 8003162:	2102      	movs	r1, #2
 8003164:	4826      	ldr	r0, [pc, #152]	; (8003200 <WriteChar+0x6f8>)
 8003166:	f003 f8fd 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800316a:	4b24      	ldr	r3, [pc, #144]	; (80031fc <WriteChar+0x6f4>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	045b      	lsls	r3, r3, #17
 8003170:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003174:	4b21      	ldr	r3, [pc, #132]	; (80031fc <WriteChar+0x6f4>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	085b      	lsrs	r3, r3, #1
 800317a:	021b      	lsls	r3, r3, #8
 800317c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003180:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003182:	4b1e      	ldr	r3, [pc, #120]	; (80031fc <WriteChar+0x6f4>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	089b      	lsrs	r3, r3, #2
 8003188:	025b      	lsls	r3, r3, #9
 800318a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800318e:	431a      	orrs	r2, r3
 8003190:	4b1a      	ldr	r3, [pc, #104]	; (80031fc <WriteChar+0x6f4>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	08db      	lsrs	r3, r3, #3
 8003196:	069b      	lsls	r3, r3, #26
 8003198:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800319c:	4313      	orrs	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4a18      	ldr	r2, [pc, #96]	; (8003204 <WriteChar+0x6fc>)
 80031a4:	2104      	movs	r1, #4
 80031a6:	4816      	ldr	r0, [pc, #88]	; (8003200 <WriteChar+0x6f8>)
 80031a8:	f003 f8dc 	bl	8006364 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80031ac:	4b13      	ldr	r3, [pc, #76]	; (80031fc <WriteChar+0x6f4>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	045b      	lsls	r3, r3, #17
 80031b2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80031b6:	4b11      	ldr	r3, [pc, #68]	; (80031fc <WriteChar+0x6f4>)
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	085b      	lsrs	r3, r3, #1
 80031bc:	021b      	lsls	r3, r3, #8
 80031be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c2:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80031c4:	4b0d      	ldr	r3, [pc, #52]	; (80031fc <WriteChar+0x6f4>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	089b      	lsrs	r3, r3, #2
 80031ca:	025b      	lsls	r3, r3, #9
 80031cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031d0:	431a      	orrs	r2, r3
 80031d2:	4b0a      	ldr	r3, [pc, #40]	; (80031fc <WriteChar+0x6f4>)
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	08db      	lsrs	r3, r3, #3
 80031d8:	069b      	lsls	r3, r3, #26
 80031da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80031de:	4313      	orrs	r3, r2
 80031e0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	4a07      	ldr	r2, [pc, #28]	; (8003204 <WriteChar+0x6fc>)
 80031e6:	2106      	movs	r1, #6
 80031e8:	4805      	ldr	r0, [pc, #20]	; (8003200 <WriteChar+0x6f8>)
 80031ea:	f003 f8bb 	bl	8006364 <HAL_LCD_Write>
      break;
 80031ee:	e000      	b.n	80031f2 <WriteChar+0x6ea>

    default:
      break;
 80031f0:	bf00      	nop
  }
}
 80031f2:	bf00      	nop
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	2000044c 	.word	0x2000044c
 8003200:	2000045c 	.word	0x2000045c
 8003204:	fbfdfcff 	.word	0xfbfdfcff

08003208 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800320e:	2300      	movs	r3, #0
 8003210:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003212:	4b0c      	ldr	r3, [pc, #48]	; (8003244 <HAL_Init+0x3c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a0b      	ldr	r2, [pc, #44]	; (8003244 <HAL_Init+0x3c>)
 8003218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800321c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800321e:	2003      	movs	r0, #3
 8003220:	f001 f866 	bl	80042f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003224:	2000      	movs	r0, #0
 8003226:	f000 f80f 	bl	8003248 <HAL_InitTick>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d002      	beq.n	8003236 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	71fb      	strb	r3, [r7, #7]
 8003234:	e001      	b.n	800323a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003236:	f7fe fe3b 	bl	8001eb0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800323a:	79fb      	ldrb	r3, [r7, #7]
}
 800323c:	4618      	mov	r0, r3
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40022000 	.word	0x40022000

08003248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003250:	2300      	movs	r3, #0
 8003252:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003254:	4b16      	ldr	r3, [pc, #88]	; (80032b0 <HAL_InitTick+0x68>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d022      	beq.n	80032a2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800325c:	4b15      	ldr	r3, [pc, #84]	; (80032b4 <HAL_InitTick+0x6c>)
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	4b13      	ldr	r3, [pc, #76]	; (80032b0 <HAL_InitTick+0x68>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003268:	fbb1 f3f3 	udiv	r3, r1, r3
 800326c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003270:	4618      	mov	r0, r3
 8003272:	f001 f872 	bl	800435a <HAL_SYSTICK_Config>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10f      	bne.n	800329c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b0f      	cmp	r3, #15
 8003280:	d809      	bhi.n	8003296 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003282:	2200      	movs	r2, #0
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	f04f 30ff 	mov.w	r0, #4294967295
 800328a:	f001 f83c 	bl	8004306 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800328e:	4a0a      	ldr	r2, [pc, #40]	; (80032b8 <HAL_InitTick+0x70>)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6013      	str	r3, [r2, #0]
 8003294:	e007      	b.n	80032a6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	73fb      	strb	r3, [r7, #15]
 800329a:	e004      	b.n	80032a6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	73fb      	strb	r3, [r7, #15]
 80032a0:	e001      	b.n	80032a6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80032a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	20000030 	.word	0x20000030
 80032b4:	20000014 	.word	0x20000014
 80032b8:	2000002c 	.word	0x2000002c

080032bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032c0:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <HAL_IncTick+0x1c>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	4b05      	ldr	r3, [pc, #20]	; (80032dc <HAL_IncTick+0x20>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4413      	add	r3, r2
 80032ca:	4a03      	ldr	r2, [pc, #12]	; (80032d8 <HAL_IncTick+0x1c>)
 80032cc:	6013      	str	r3, [r2, #0]
}
 80032ce:	bf00      	nop
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	20000498 	.word	0x20000498
 80032dc:	20000030 	.word	0x20000030

080032e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  return uwTick;
 80032e4:	4b03      	ldr	r3, [pc, #12]	; (80032f4 <HAL_GetTick+0x14>)
 80032e6:	681b      	ldr	r3, [r3, #0]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	20000498 	.word	0x20000498

080032f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003300:	f7ff ffee 	bl	80032e0 <HAL_GetTick>
 8003304:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003310:	d004      	beq.n	800331c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003312:	4b09      	ldr	r3, [pc, #36]	; (8003338 <HAL_Delay+0x40>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	4413      	add	r3, r2
 800331a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800331c:	bf00      	nop
 800331e:	f7ff ffdf 	bl	80032e0 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	429a      	cmp	r2, r3
 800332c:	d8f7      	bhi.n	800331e <HAL_Delay+0x26>
  {
  }
}
 800332e:	bf00      	nop
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000030 	.word	0x20000030

0800333c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	431a      	orrs	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	609a      	str	r2, [r3, #8]
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003362:	b480      	push	{r7}
 8003364:	b083      	sub	sp, #12
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
 800336a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	609a      	str	r2, [r3, #8]
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80033a4:	b490      	push	{r4, r7}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
 80033b0:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	3360      	adds	r3, #96	; 0x60
 80033b6:	461a      	mov	r2, r3
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80033c0:	6822      	ldr	r2, [r4, #0]
 80033c2:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <LL_ADC_SetOffset+0x40>)
 80033c4:	4013      	ands	r3, r2
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	430a      	orrs	r2, r1
 80033d0:	4313      	orrs	r3, r2
 80033d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033d6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80033d8:	bf00      	nop
 80033da:	3710      	adds	r7, #16
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc90      	pop	{r4, r7}
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	03fff000 	.word	0x03fff000

080033e8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80033e8:	b490      	push	{r4, r7}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	3360      	adds	r3, #96	; 0x60
 80033f6:	461a      	mov	r2, r3
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4413      	add	r3, r2
 80033fe:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003400:	6823      	ldr	r3, [r4, #0]
 8003402:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003406:	4618      	mov	r0, r3
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bc90      	pop	{r4, r7}
 800340e:	4770      	bx	lr

08003410 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003410:	b490      	push	{r4, r7}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	3360      	adds	r3, #96	; 0x60
 8003420:	461a      	mov	r2, r3
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4413      	add	r3, r2
 8003428:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4313      	orrs	r3, r2
 8003434:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003436:	bf00      	nop
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bc90      	pop	{r4, r7}
 800343e:	4770      	bx	lr

08003440 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003440:	b490      	push	{r4, r7}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	3330      	adds	r3, #48	; 0x30
 8003450:	461a      	mov	r2, r3
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	0a1b      	lsrs	r3, r3, #8
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	f003 030c 	and.w	r3, r3, #12
 800345c:	4413      	add	r3, r2
 800345e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003460:	6822      	ldr	r2, [r4, #0]
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	f003 031f 	and.w	r3, r3, #31
 8003468:	211f      	movs	r1, #31
 800346a:	fa01 f303 	lsl.w	r3, r1, r3
 800346e:	43db      	mvns	r3, r3
 8003470:	401a      	ands	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	0e9b      	lsrs	r3, r3, #26
 8003476:	f003 011f 	and.w	r1, r3, #31
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f003 031f 	and.w	r3, r3, #31
 8003480:	fa01 f303 	lsl.w	r3, r1, r3
 8003484:	4313      	orrs	r3, r2
 8003486:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003488:	bf00      	nop
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bc90      	pop	{r4, r7}
 8003490:	4770      	bx	lr

08003492 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003492:	b490      	push	{r4, r7}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	60f8      	str	r0, [r7, #12]
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	3314      	adds	r3, #20
 80034a2:	461a      	mov	r2, r3
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	0e5b      	lsrs	r3, r3, #25
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	4413      	add	r3, r2
 80034b0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80034b2:	6822      	ldr	r2, [r4, #0]
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	0d1b      	lsrs	r3, r3, #20
 80034b8:	f003 031f 	and.w	r3, r3, #31
 80034bc:	2107      	movs	r1, #7
 80034be:	fa01 f303 	lsl.w	r3, r1, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	401a      	ands	r2, r3
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	0d1b      	lsrs	r3, r3, #20
 80034ca:	f003 031f 	and.w	r3, r3, #31
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	fa01 f303 	lsl.w	r3, r1, r3
 80034d4:	4313      	orrs	r3, r2
 80034d6:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80034d8:	bf00      	nop
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bc90      	pop	{r4, r7}
 80034e0:	4770      	bx	lr
	...

080034e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034fc:	43db      	mvns	r3, r3
 80034fe:	401a      	ands	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f003 0318 	and.w	r3, r3, #24
 8003506:	4908      	ldr	r1, [pc, #32]	; (8003528 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003508:	40d9      	lsrs	r1, r3
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	400b      	ands	r3, r1
 800350e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003512:	431a      	orrs	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800351a:	bf00      	nop
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	0007ffff 	.word	0x0007ffff

0800352c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800353c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	6093      	str	r3, [r2, #8]
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003560:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003564:	d101      	bne.n	800356a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003588:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800358c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80035b4:	d101      	bne.n	80035ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80035b6:	2301      	movs	r3, #1
 80035b8:	e000      	b.n	80035bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d101      	bne.n	80035e0 <LL_ADC_IsEnabled+0x18>
 80035dc:	2301      	movs	r3, #1
 80035de:	e000      	b.n	80035e2 <LL_ADC_IsEnabled+0x1a>
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80035ee:	b480      	push	{r7}
 80035f0:	b083      	sub	sp, #12
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 0304 	and.w	r3, r3, #4
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d101      	bne.n	8003606 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b08      	cmp	r3, #8
 8003626:	d101      	bne.n	800362c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003628:	2301      	movs	r3, #1
 800362a:	e000      	b.n	800362e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
	...

0800363c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800363c:	b590      	push	{r4, r7, lr}
 800363e:	b089      	sub	sp, #36	; 0x24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003644:	2300      	movs	r3, #0
 8003646:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003648:	2300      	movs	r3, #0
 800364a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e134      	b.n	80038c0 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003660:	2b00      	cmp	r3, #0
 8003662:	d109      	bne.n	8003678 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f7fe fc47 	bl	8001ef8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff ff67 	bl	8003550 <LL_ADC_IsDeepPowerDownEnabled>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d004      	beq.n	8003692 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4618      	mov	r0, r3
 800368e:	f7ff ff4d 	bl	800352c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff ff82 	bl	80035a0 <LL_ADC_IsInternalRegulatorEnabled>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d113      	bne.n	80036ca <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7ff ff66 	bl	8003578 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80036ac:	4b86      	ldr	r3, [pc, #536]	; (80038c8 <HAL_ADC_Init+0x28c>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	099b      	lsrs	r3, r3, #6
 80036b2:	4a86      	ldr	r2, [pc, #536]	; (80038cc <HAL_ADC_Init+0x290>)
 80036b4:	fba2 2303 	umull	r2, r3, r2, r3
 80036b8:	099b      	lsrs	r3, r3, #6
 80036ba:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80036bc:	e002      	b.n	80036c4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	3b01      	subs	r3, #1
 80036c2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f9      	bne.n	80036be <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff ff66 	bl	80035a0 <LL_ADC_IsInternalRegulatorEnabled>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10d      	bne.n	80036f6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036de:	f043 0210 	orr.w	r2, r3, #16
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ea:	f043 0201 	orr.w	r2, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff ff77 	bl	80035ee <LL_ADC_REG_IsConversionOngoing>
 8003700:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003706:	f003 0310 	and.w	r3, r3, #16
 800370a:	2b00      	cmp	r3, #0
 800370c:	f040 80cf 	bne.w	80038ae <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	2b00      	cmp	r3, #0
 8003714:	f040 80cb 	bne.w	80038ae <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800371c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003720:	f043 0202 	orr.w	r2, r3, #2
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff ff4b 	bl	80035c8 <LL_ADC_IsEnabled>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d115      	bne.n	8003764 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003738:	4865      	ldr	r0, [pc, #404]	; (80038d0 <HAL_ADC_Init+0x294>)
 800373a:	f7ff ff45 	bl	80035c8 <LL_ADC_IsEnabled>
 800373e:	4604      	mov	r4, r0
 8003740:	4864      	ldr	r0, [pc, #400]	; (80038d4 <HAL_ADC_Init+0x298>)
 8003742:	f7ff ff41 	bl	80035c8 <LL_ADC_IsEnabled>
 8003746:	4603      	mov	r3, r0
 8003748:	431c      	orrs	r4, r3
 800374a:	4863      	ldr	r0, [pc, #396]	; (80038d8 <HAL_ADC_Init+0x29c>)
 800374c:	f7ff ff3c 	bl	80035c8 <LL_ADC_IsEnabled>
 8003750:	4603      	mov	r3, r0
 8003752:	4323      	orrs	r3, r4
 8003754:	2b00      	cmp	r3, #0
 8003756:	d105      	bne.n	8003764 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	4619      	mov	r1, r3
 800375e:	485f      	ldr	r0, [pc, #380]	; (80038dc <HAL_ADC_Init+0x2a0>)
 8003760:	f7ff fdec 	bl	800333c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	7e5b      	ldrb	r3, [r3, #25]
 8003768:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800376e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003774:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800377a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003782:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003784:	4313      	orrs	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d106      	bne.n	80037a0 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003796:	3b01      	subs	r3, #1
 8003798:	045b      	lsls	r3, r3, #17
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	4313      	orrs	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d009      	beq.n	80037bc <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ac:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037b6:	69ba      	ldr	r2, [r7, #24]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	4b47      	ldr	r3, [pc, #284]	; (80038e0 <HAL_ADC_Init+0x2a4>)
 80037c4:	4013      	ands	r3, r2
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6812      	ldr	r2, [r2, #0]
 80037ca:	69b9      	ldr	r1, [r7, #24]
 80037cc:	430b      	orrs	r3, r1
 80037ce:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7ff ff0a 	bl	80035ee <LL_ADC_REG_IsConversionOngoing>
 80037da:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff ff17 	bl	8003614 <LL_ADC_INJ_IsConversionOngoing>
 80037e6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d13d      	bne.n	800386a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d13a      	bne.n	800386a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80037f8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003800:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003802:	4313      	orrs	r3, r2
 8003804:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003810:	f023 0302 	bic.w	r3, r3, #2
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	69b9      	ldr	r1, [r7, #24]
 800381a:	430b      	orrs	r3, r1
 800381c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003824:	2b01      	cmp	r3, #1
 8003826:	d118      	bne.n	800385a <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003832:	f023 0304 	bic.w	r3, r3, #4
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800383e:	4311      	orrs	r1, r2
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003844:	4311      	orrs	r1, r2
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800384a:	430a      	orrs	r2, r1
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	611a      	str	r2, [r3, #16]
 8003858:	e007      	b.n	800386a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	691a      	ldr	r2, [r3, #16]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0201 	bic.w	r2, r2, #1
 8003868:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d10c      	bne.n	800388c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003878:	f023 010f 	bic.w	r1, r3, #15
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	1e5a      	subs	r2, r3, #1
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	631a      	str	r2, [r3, #48]	; 0x30
 800388a:	e007      	b.n	800389c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 020f 	bic.w	r2, r2, #15
 800389a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a0:	f023 0303 	bic.w	r3, r3, #3
 80038a4:	f043 0201 	orr.w	r2, r3, #1
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	655a      	str	r2, [r3, #84]	; 0x54
 80038ac:	e007      	b.n	80038be <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b2:	f043 0210 	orr.w	r2, r3, #16
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038be:	7ffb      	ldrb	r3, [r7, #31]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3724      	adds	r7, #36	; 0x24
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd90      	pop	{r4, r7, pc}
 80038c8:	20000014 	.word	0x20000014
 80038cc:	053e2d63 	.word	0x053e2d63
 80038d0:	50040000 	.word	0x50040000
 80038d4:	50040100 	.word	0x50040100
 80038d8:	50040200 	.word	0x50040200
 80038dc:	50040300 	.word	0x50040300
 80038e0:	fff0c007 	.word	0xfff0c007

080038e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b0a6      	sub	sp, #152	; 0x98
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038ee:	2300      	movs	r3, #0
 80038f0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d101      	bne.n	8003906 <HAL_ADC_ConfigChannel+0x22>
 8003902:	2302      	movs	r3, #2
 8003904:	e348      	b.n	8003f98 <HAL_ADC_ConfigChannel+0x6b4>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff fe6b 	bl	80035ee <LL_ADC_REG_IsConversionOngoing>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	f040 8329 	bne.w	8003f72 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	2b05      	cmp	r3, #5
 8003926:	d824      	bhi.n	8003972 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	3b02      	subs	r3, #2
 800392e:	2b03      	cmp	r3, #3
 8003930:	d81b      	bhi.n	800396a <HAL_ADC_ConfigChannel+0x86>
 8003932:	a201      	add	r2, pc, #4	; (adr r2, 8003938 <HAL_ADC_ConfigChannel+0x54>)
 8003934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003938:	08003949 	.word	0x08003949
 800393c:	08003951 	.word	0x08003951
 8003940:	08003959 	.word	0x08003959
 8003944:	08003961 	.word	0x08003961
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	220c      	movs	r2, #12
 800394c:	605a      	str	r2, [r3, #4]
 800394e:	e011      	b.n	8003974 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	2212      	movs	r2, #18
 8003954:	605a      	str	r2, [r3, #4]
 8003956:	e00d      	b.n	8003974 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	2218      	movs	r2, #24
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	e009      	b.n	8003974 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003966:	605a      	str	r2, [r3, #4]
 8003968:	e004      	b.n	8003974 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2206      	movs	r2, #6
 800396e:	605a      	str	r2, [r3, #4]
 8003970:	e000      	b.n	8003974 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003972:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6818      	ldr	r0, [r3, #0]
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	6859      	ldr	r1, [r3, #4]
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	461a      	mov	r2, r3
 8003982:	f7ff fd5d 	bl	8003440 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff fe2f 	bl	80035ee <LL_ADC_REG_IsConversionOngoing>
 8003990:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff fe3b 	bl	8003614 <LL_ADC_INJ_IsConversionOngoing>
 800399e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f040 8148 	bne.w	8003c3c <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f040 8143 	bne.w	8003c3c <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	6819      	ldr	r1, [r3, #0]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	461a      	mov	r2, r3
 80039c4:	f7ff fd65 	bl	8003492 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	695a      	ldr	r2, [r3, #20]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	08db      	lsrs	r3, r3, #3
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	fa02 f303 	lsl.w	r3, r2, r3
 80039de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	2b04      	cmp	r3, #4
 80039e8:	d00a      	beq.n	8003a00 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6818      	ldr	r0, [r3, #0]
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	6919      	ldr	r1, [r3, #16]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80039fa:	f7ff fcd3 	bl	80033a4 <LL_ADC_SetOffset>
 80039fe:	e11d      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2100      	movs	r1, #0
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7ff fcee 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10a      	bne.n	8003a2c <HAL_ADC_ConfigChannel+0x148>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7ff fce3 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003a22:	4603      	mov	r3, r0
 8003a24:	0e9b      	lsrs	r3, r3, #26
 8003a26:	f003 021f 	and.w	r2, r3, #31
 8003a2a:	e012      	b.n	8003a52 <HAL_ADC_ConfigChannel+0x16e>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2100      	movs	r1, #0
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7ff fcd8 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a42:	fa93 f3a3 	rbit	r3, r3
 8003a46:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003a48:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a4a:	fab3 f383 	clz	r3, r3
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	461a      	mov	r2, r3
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d105      	bne.n	8003a6a <HAL_ADC_ConfigChannel+0x186>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	0e9b      	lsrs	r3, r3, #26
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	e00a      	b.n	8003a80 <HAL_ADC_ConfigChannel+0x19c>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a72:	fa93 f3a3 	rbit	r3, r3
 8003a76:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8003a78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a7a:	fab3 f383 	clz	r3, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d106      	bne.n	8003a92 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7ff fcbf 	bl	8003410 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2101      	movs	r1, #1
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7ff fca5 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10a      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x1da>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2101      	movs	r1, #1
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff fc9a 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	0e9b      	lsrs	r3, r3, #26
 8003ab8:	f003 021f 	and.w	r2, r3, #31
 8003abc:	e010      	b.n	8003ae0 <HAL_ADC_ConfigChannel+0x1fc>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff fc8f 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003aca:	4603      	mov	r3, r0
 8003acc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ace:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ad0:	fa93 f3a3 	rbit	r3, r3
 8003ad4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003ad6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ad8:	fab3 f383 	clz	r3, r3
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	461a      	mov	r2, r3
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d105      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x214>
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	0e9b      	lsrs	r3, r3, #26
 8003af2:	f003 031f 	and.w	r3, r3, #31
 8003af6:	e00a      	b.n	8003b0e <HAL_ADC_ConfigChannel+0x22a>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003b06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b08:	fab3 f383 	clz	r3, r3
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d106      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2200      	movs	r2, #0
 8003b18:	2101      	movs	r1, #1
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff fc78 	bl	8003410 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2102      	movs	r1, #2
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7ff fc5e 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10a      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x268>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2102      	movs	r1, #2
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7ff fc53 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003b42:	4603      	mov	r3, r0
 8003b44:	0e9b      	lsrs	r3, r3, #26
 8003b46:	f003 021f 	and.w	r2, r3, #31
 8003b4a:	e010      	b.n	8003b6e <HAL_ADC_ConfigChannel+0x28a>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2102      	movs	r1, #2
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff fc48 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b5e:	fa93 f3a3 	rbit	r3, r3
 8003b62:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8003b64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b66:	fab3 f383 	clz	r3, r3
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d105      	bne.n	8003b86 <HAL_ADC_ConfigChannel+0x2a2>
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	0e9b      	lsrs	r3, r3, #26
 8003b80:	f003 031f 	and.w	r3, r3, #31
 8003b84:	e00a      	b.n	8003b9c <HAL_ADC_ConfigChannel+0x2b8>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b8e:	fa93 f3a3 	rbit	r3, r3
 8003b92:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b96:	fab3 f383 	clz	r3, r3
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d106      	bne.n	8003bae <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2102      	movs	r1, #2
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff fc31 	bl	8003410 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2103      	movs	r1, #3
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff fc17 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10a      	bne.n	8003bda <HAL_ADC_ConfigChannel+0x2f6>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2103      	movs	r1, #3
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7ff fc0c 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	0e9b      	lsrs	r3, r3, #26
 8003bd4:	f003 021f 	and.w	r2, r3, #31
 8003bd8:	e010      	b.n	8003bfc <HAL_ADC_ConfigChannel+0x318>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2103      	movs	r1, #3
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7ff fc01 	bl	80033e8 <LL_ADC_GetOffsetChannel>
 8003be6:	4603      	mov	r3, r0
 8003be8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bec:	fa93 f3a3 	rbit	r3, r3
 8003bf0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003bf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bf4:	fab3 f383 	clz	r3, r3
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d105      	bne.n	8003c14 <HAL_ADC_ConfigChannel+0x330>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	0e9b      	lsrs	r3, r3, #26
 8003c0e:	f003 031f 	and.w	r3, r3, #31
 8003c12:	e00a      	b.n	8003c2a <HAL_ADC_ConfigChannel+0x346>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c1c:	fa93 f3a3 	rbit	r3, r3
 8003c20:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8003c22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c24:	fab3 f383 	clz	r3, r3
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d106      	bne.n	8003c3c <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2200      	movs	r2, #0
 8003c34:	2103      	movs	r1, #3
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7ff fbea 	bl	8003410 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff fcc1 	bl	80035c8 <LL_ADC_IsEnabled>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f040 810c 	bne.w	8003e66 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6818      	ldr	r0, [r3, #0]
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	6819      	ldr	r1, [r3, #0]
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	f7ff fc42 	bl	80034e4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	4aad      	ldr	r2, [pc, #692]	; (8003f1c <HAL_ADC_ConfigChannel+0x638>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	f040 80fd 	bne.w	8003e66 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10b      	bne.n	8003c94 <HAL_ADC_ConfigChannel+0x3b0>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	0e9b      	lsrs	r3, r3, #26
 8003c82:	3301      	adds	r3, #1
 8003c84:	f003 031f 	and.w	r3, r3, #31
 8003c88:	2b09      	cmp	r3, #9
 8003c8a:	bf94      	ite	ls
 8003c8c:	2301      	movls	r3, #1
 8003c8e:	2300      	movhi	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	e012      	b.n	8003cba <HAL_ADC_ConfigChannel+0x3d6>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c9c:	fa93 f3a3 	rbit	r3, r3
 8003ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ca4:	fab3 f383 	clz	r3, r3
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	3301      	adds	r3, #1
 8003cac:	f003 031f 	and.w	r3, r3, #31
 8003cb0:	2b09      	cmp	r3, #9
 8003cb2:	bf94      	ite	ls
 8003cb4:	2301      	movls	r3, #1
 8003cb6:	2300      	movhi	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d064      	beq.n	8003d88 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d107      	bne.n	8003cda <HAL_ADC_ConfigChannel+0x3f6>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	0e9b      	lsrs	r3, r3, #26
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	069b      	lsls	r3, r3, #26
 8003cd4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cd8:	e00e      	b.n	8003cf8 <HAL_ADC_ConfigChannel+0x414>
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce2:	fa93 f3a3 	rbit	r3, r3
 8003ce6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cea:	fab3 f383 	clz	r3, r3
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	069b      	lsls	r3, r3, #26
 8003cf4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d109      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x434>
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	0e9b      	lsrs	r3, r3, #26
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	f003 031f 	and.w	r3, r3, #31
 8003d10:	2101      	movs	r1, #1
 8003d12:	fa01 f303 	lsl.w	r3, r1, r3
 8003d16:	e010      	b.n	8003d3a <HAL_ADC_ConfigChannel+0x456>
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d20:	fa93 f3a3 	rbit	r3, r3
 8003d24:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d28:	fab3 f383 	clz	r3, r3
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	f003 031f 	and.w	r3, r3, #31
 8003d34:	2101      	movs	r1, #1
 8003d36:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3a:	ea42 0103 	orr.w	r1, r2, r3
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10a      	bne.n	8003d60 <HAL_ADC_ConfigChannel+0x47c>
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	0e9b      	lsrs	r3, r3, #26
 8003d50:	3301      	adds	r3, #1
 8003d52:	f003 021f 	and.w	r2, r3, #31
 8003d56:	4613      	mov	r3, r2
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	4413      	add	r3, r2
 8003d5c:	051b      	lsls	r3, r3, #20
 8003d5e:	e011      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x4a0>
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d68:	fa93 f3a3 	rbit	r3, r3
 8003d6c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d70:	fab3 f383 	clz	r3, r3
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	3301      	adds	r3, #1
 8003d78:	f003 021f 	and.w	r2, r3, #31
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	4413      	add	r3, r2
 8003d82:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d84:	430b      	orrs	r3, r1
 8003d86:	e069      	b.n	8003e5c <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d107      	bne.n	8003da4 <HAL_ADC_ConfigChannel+0x4c0>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	0e9b      	lsrs	r3, r3, #26
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	069b      	lsls	r3, r3, #26
 8003d9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003da2:	e00e      	b.n	8003dc2 <HAL_ADC_ConfigChannel+0x4de>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003daa:	6a3b      	ldr	r3, [r7, #32]
 8003dac:	fa93 f3a3 	rbit	r3, r3
 8003db0:	61fb      	str	r3, [r7, #28]
  return result;
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	fab3 f383 	clz	r3, r3
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	3301      	adds	r3, #1
 8003dbc:	069b      	lsls	r3, r3, #26
 8003dbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d109      	bne.n	8003de2 <HAL_ADC_ConfigChannel+0x4fe>
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	0e9b      	lsrs	r3, r3, #26
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	f003 031f 	and.w	r3, r3, #31
 8003dda:	2101      	movs	r1, #1
 8003ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8003de0:	e010      	b.n	8003e04 <HAL_ADC_ConfigChannel+0x520>
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	fa93 f3a3 	rbit	r3, r3
 8003dee:	617b      	str	r3, [r7, #20]
  return result;
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	fab3 f383 	clz	r3, r3
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	3301      	adds	r3, #1
 8003dfa:	f003 031f 	and.w	r3, r3, #31
 8003dfe:	2101      	movs	r1, #1
 8003e00:	fa01 f303 	lsl.w	r3, r1, r3
 8003e04:	ea42 0103 	orr.w	r1, r2, r3
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10d      	bne.n	8003e30 <HAL_ADC_ConfigChannel+0x54c>
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	0e9b      	lsrs	r3, r3, #26
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	f003 021f 	and.w	r2, r3, #31
 8003e20:	4613      	mov	r3, r2
 8003e22:	005b      	lsls	r3, r3, #1
 8003e24:	4413      	add	r3, r2
 8003e26:	3b1e      	subs	r3, #30
 8003e28:	051b      	lsls	r3, r3, #20
 8003e2a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e2e:	e014      	b.n	8003e5a <HAL_ADC_ConfigChannel+0x576>
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	fa93 f3a3 	rbit	r3, r3
 8003e3c:	60fb      	str	r3, [r7, #12]
  return result;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	fab3 f383 	clz	r3, r3
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	3301      	adds	r3, #1
 8003e48:	f003 021f 	and.w	r2, r3, #31
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	4413      	add	r3, r2
 8003e52:	3b1e      	subs	r3, #30
 8003e54:	051b      	lsls	r3, r3, #20
 8003e56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e5a:	430b      	orrs	r3, r1
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	6892      	ldr	r2, [r2, #8]
 8003e60:	4619      	mov	r1, r3
 8003e62:	f7ff fb16 	bl	8003492 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	4b2d      	ldr	r3, [pc, #180]	; (8003f20 <HAL_ADC_ConfigChannel+0x63c>)
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 808c 	beq.w	8003f8c <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e74:	482b      	ldr	r0, [pc, #172]	; (8003f24 <HAL_ADC_ConfigChannel+0x640>)
 8003e76:	f7ff fa87 	bl	8003388 <LL_ADC_GetCommonPathInternalCh>
 8003e7a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a29      	ldr	r2, [pc, #164]	; (8003f28 <HAL_ADC_ConfigChannel+0x644>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d12b      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x5fc>
 8003e88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d125      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a24      	ldr	r2, [pc, #144]	; (8003f2c <HAL_ADC_ConfigChannel+0x648>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d004      	beq.n	8003ea8 <HAL_ADC_ConfigChannel+0x5c4>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a23      	ldr	r2, [pc, #140]	; (8003f30 <HAL_ADC_ConfigChannel+0x64c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d16e      	bne.n	8003f86 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ea8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003eac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	481c      	ldr	r0, [pc, #112]	; (8003f24 <HAL_ADC_ConfigChannel+0x640>)
 8003eb4:	f7ff fa55 	bl	8003362 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003eb8:	4b1e      	ldr	r3, [pc, #120]	; (8003f34 <HAL_ADC_ConfigChannel+0x650>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	099b      	lsrs	r3, r3, #6
 8003ebe:	4a1e      	ldr	r2, [pc, #120]	; (8003f38 <HAL_ADC_ConfigChannel+0x654>)
 8003ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec4:	099a      	lsrs	r2, r3, #6
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	4413      	add	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003ed0:	e002      	b.n	8003ed8 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1f9      	bne.n	8003ed2 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ede:	e052      	b.n	8003f86 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a15      	ldr	r2, [pc, #84]	; (8003f3c <HAL_ADC_ConfigChannel+0x658>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d12a      	bne.n	8003f40 <HAL_ADC_ConfigChannel+0x65c>
 8003eea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003eee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d124      	bne.n	8003f40 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a0c      	ldr	r2, [pc, #48]	; (8003f2c <HAL_ADC_ConfigChannel+0x648>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d004      	beq.n	8003f0a <HAL_ADC_ConfigChannel+0x626>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a0a      	ldr	r2, [pc, #40]	; (8003f30 <HAL_ADC_ConfigChannel+0x64c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d13f      	bne.n	8003f8a <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f12:	4619      	mov	r1, r3
 8003f14:	4803      	ldr	r0, [pc, #12]	; (8003f24 <HAL_ADC_ConfigChannel+0x640>)
 8003f16:	f7ff fa24 	bl	8003362 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f1a:	e036      	b.n	8003f8a <HAL_ADC_ConfigChannel+0x6a6>
 8003f1c:	407f0000 	.word	0x407f0000
 8003f20:	80080000 	.word	0x80080000
 8003f24:	50040300 	.word	0x50040300
 8003f28:	c7520000 	.word	0xc7520000
 8003f2c:	50040000 	.word	0x50040000
 8003f30:	50040200 	.word	0x50040200
 8003f34:	20000014 	.word	0x20000014
 8003f38:	053e2d63 	.word	0x053e2d63
 8003f3c:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a16      	ldr	r2, [pc, #88]	; (8003fa0 <HAL_ADC_ConfigChannel+0x6bc>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d120      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d11a      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a12      	ldr	r2, [pc, #72]	; (8003fa4 <HAL_ADC_ConfigChannel+0x6c0>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d115      	bne.n	8003f8c <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f68:	4619      	mov	r1, r3
 8003f6a:	480f      	ldr	r0, [pc, #60]	; (8003fa8 <HAL_ADC_ConfigChannel+0x6c4>)
 8003f6c:	f7ff f9f9 	bl	8003362 <LL_ADC_SetCommonPathInternalCh>
 8003f70:	e00c      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f76:	f043 0220 	orr.w	r2, r3, #32
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8003f84:	e002      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f86:	bf00      	nop
 8003f88:	e000      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f8a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f94:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3798      	adds	r7, #152	; 0x98
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	80000001 	.word	0x80000001
 8003fa4:	50040000 	.word	0x50040000
 8003fa8:	50040300 	.word	0x50040300

08003fac <LL_ADC_IsEnabled>:
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d101      	bne.n	8003fc4 <LL_ADC_IsEnabled+0x18>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <LL_ADC_IsEnabled+0x1a>
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr

08003fd2 <LL_ADC_REG_IsConversionOngoing>:
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b083      	sub	sp, #12
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	2b04      	cmp	r3, #4
 8003fe4:	d101      	bne.n	8003fea <LL_ADC_REG_IsConversionOngoing+0x18>
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e000      	b.n	8003fec <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003ff8:	b590      	push	{r4, r7, lr}
 8003ffa:	b09f      	sub	sp, #124	; 0x7c
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004002:	2300      	movs	r3, #0
 8004004:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800400e:	2b01      	cmp	r3, #1
 8004010:	d101      	bne.n	8004016 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004012:	2302      	movs	r3, #2
 8004014:	e08f      	b.n	8004136 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a47      	ldr	r2, [pc, #284]	; (8004140 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d102      	bne.n	800402e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004028:	4b46      	ldr	r3, [pc, #280]	; (8004144 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800402a:	60bb      	str	r3, [r7, #8]
 800402c:	e001      	b.n	8004032 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 800402e:	2300      	movs	r3, #0
 8004030:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10b      	bne.n	8004050 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800403c:	f043 0220 	orr.w	r2, r3, #32
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e072      	b.n	8004136 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	4618      	mov	r0, r3
 8004054:	f7ff ffbd 	bl	8003fd2 <LL_ADC_REG_IsConversionOngoing>
 8004058:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff ffb7 	bl	8003fd2 <LL_ADC_REG_IsConversionOngoing>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d154      	bne.n	8004114 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800406a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800406c:	2b00      	cmp	r3, #0
 800406e:	d151      	bne.n	8004114 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004070:	4b35      	ldr	r3, [pc, #212]	; (8004148 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004072:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d02c      	beq.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800407c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	6859      	ldr	r1, [r3, #4]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800408e:	035b      	lsls	r3, r3, #13
 8004090:	430b      	orrs	r3, r1
 8004092:	431a      	orrs	r2, r3
 8004094:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004096:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004098:	4829      	ldr	r0, [pc, #164]	; (8004140 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800409a:	f7ff ff87 	bl	8003fac <LL_ADC_IsEnabled>
 800409e:	4604      	mov	r4, r0
 80040a0:	4828      	ldr	r0, [pc, #160]	; (8004144 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80040a2:	f7ff ff83 	bl	8003fac <LL_ADC_IsEnabled>
 80040a6:	4603      	mov	r3, r0
 80040a8:	431c      	orrs	r4, r3
 80040aa:	4828      	ldr	r0, [pc, #160]	; (800414c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80040ac:	f7ff ff7e 	bl	8003fac <LL_ADC_IsEnabled>
 80040b0:	4603      	mov	r3, r0
 80040b2:	4323      	orrs	r3, r4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d137      	bne.n	8004128 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80040b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80040c0:	f023 030f 	bic.w	r3, r3, #15
 80040c4:	683a      	ldr	r2, [r7, #0]
 80040c6:	6811      	ldr	r1, [r2, #0]
 80040c8:	683a      	ldr	r2, [r7, #0]
 80040ca:	6892      	ldr	r2, [r2, #8]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	431a      	orrs	r2, r3
 80040d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040d2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040d4:	e028      	b.n	8004128 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80040d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040e0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040e2:	4817      	ldr	r0, [pc, #92]	; (8004140 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80040e4:	f7ff ff62 	bl	8003fac <LL_ADC_IsEnabled>
 80040e8:	4604      	mov	r4, r0
 80040ea:	4816      	ldr	r0, [pc, #88]	; (8004144 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80040ec:	f7ff ff5e 	bl	8003fac <LL_ADC_IsEnabled>
 80040f0:	4603      	mov	r3, r0
 80040f2:	431c      	orrs	r4, r3
 80040f4:	4815      	ldr	r0, [pc, #84]	; (800414c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80040f6:	f7ff ff59 	bl	8003fac <LL_ADC_IsEnabled>
 80040fa:	4603      	mov	r3, r0
 80040fc:	4323      	orrs	r3, r4
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d112      	bne.n	8004128 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800410a:	f023 030f 	bic.w	r3, r3, #15
 800410e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004110:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004112:	e009      	b.n	8004128 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004118:	f043 0220 	orr.w	r2, r3, #32
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004126:	e000      	b.n	800412a <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004128:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004132:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004136:	4618      	mov	r0, r3
 8004138:	377c      	adds	r7, #124	; 0x7c
 800413a:	46bd      	mov	sp, r7
 800413c:	bd90      	pop	{r4, r7, pc}
 800413e:	bf00      	nop
 8004140:	50040000 	.word	0x50040000
 8004144:	50040100 	.word	0x50040100
 8004148:	50040300 	.word	0x50040300
 800414c:	50040200 	.word	0x50040200

08004150 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004160:	4b0c      	ldr	r3, [pc, #48]	; (8004194 <__NVIC_SetPriorityGrouping+0x44>)
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800416c:	4013      	ands	r3, r2
 800416e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004178:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800417c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004180:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004182:	4a04      	ldr	r2, [pc, #16]	; (8004194 <__NVIC_SetPriorityGrouping+0x44>)
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	60d3      	str	r3, [r2, #12]
}
 8004188:	bf00      	nop
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr
 8004194:	e000ed00 	.word	0xe000ed00

08004198 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800419c:	4b04      	ldr	r3, [pc, #16]	; (80041b0 <__NVIC_GetPriorityGrouping+0x18>)
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	0a1b      	lsrs	r3, r3, #8
 80041a2:	f003 0307 	and.w	r3, r3, #7
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr
 80041b0:	e000ed00 	.word	0xe000ed00

080041b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	4603      	mov	r3, r0
 80041bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	db0b      	blt.n	80041de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041c6:	79fb      	ldrb	r3, [r7, #7]
 80041c8:	f003 021f 	and.w	r2, r3, #31
 80041cc:	4907      	ldr	r1, [pc, #28]	; (80041ec <__NVIC_EnableIRQ+0x38>)
 80041ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d2:	095b      	lsrs	r3, r3, #5
 80041d4:	2001      	movs	r0, #1
 80041d6:	fa00 f202 	lsl.w	r2, r0, r2
 80041da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041de:	bf00      	nop
 80041e0:	370c      	adds	r7, #12
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	e000e100 	.word	0xe000e100

080041f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	6039      	str	r1, [r7, #0]
 80041fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004200:	2b00      	cmp	r3, #0
 8004202:	db0a      	blt.n	800421a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	b2da      	uxtb	r2, r3
 8004208:	490c      	ldr	r1, [pc, #48]	; (800423c <__NVIC_SetPriority+0x4c>)
 800420a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800420e:	0112      	lsls	r2, r2, #4
 8004210:	b2d2      	uxtb	r2, r2
 8004212:	440b      	add	r3, r1
 8004214:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004218:	e00a      	b.n	8004230 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	b2da      	uxtb	r2, r3
 800421e:	4908      	ldr	r1, [pc, #32]	; (8004240 <__NVIC_SetPriority+0x50>)
 8004220:	79fb      	ldrb	r3, [r7, #7]
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	3b04      	subs	r3, #4
 8004228:	0112      	lsls	r2, r2, #4
 800422a:	b2d2      	uxtb	r2, r2
 800422c:	440b      	add	r3, r1
 800422e:	761a      	strb	r2, [r3, #24]
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	e000e100 	.word	0xe000e100
 8004240:	e000ed00 	.word	0xe000ed00

08004244 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004244:	b480      	push	{r7}
 8004246:	b089      	sub	sp, #36	; 0x24
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f003 0307 	and.w	r3, r3, #7
 8004256:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	f1c3 0307 	rsb	r3, r3, #7
 800425e:	2b04      	cmp	r3, #4
 8004260:	bf28      	it	cs
 8004262:	2304      	movcs	r3, #4
 8004264:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	3304      	adds	r3, #4
 800426a:	2b06      	cmp	r3, #6
 800426c:	d902      	bls.n	8004274 <NVIC_EncodePriority+0x30>
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	3b03      	subs	r3, #3
 8004272:	e000      	b.n	8004276 <NVIC_EncodePriority+0x32>
 8004274:	2300      	movs	r3, #0
 8004276:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004278:	f04f 32ff 	mov.w	r2, #4294967295
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	43da      	mvns	r2, r3
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	401a      	ands	r2, r3
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800428c:	f04f 31ff 	mov.w	r1, #4294967295
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	fa01 f303 	lsl.w	r3, r1, r3
 8004296:	43d9      	mvns	r1, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800429c:	4313      	orrs	r3, r2
         );
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3724      	adds	r7, #36	; 0x24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
	...

080042ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	3b01      	subs	r3, #1
 80042b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042bc:	d301      	bcc.n	80042c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042be:	2301      	movs	r3, #1
 80042c0:	e00f      	b.n	80042e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042c2:	4a0a      	ldr	r2, [pc, #40]	; (80042ec <SysTick_Config+0x40>)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042ca:	210f      	movs	r1, #15
 80042cc:	f04f 30ff 	mov.w	r0, #4294967295
 80042d0:	f7ff ff8e 	bl	80041f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042d4:	4b05      	ldr	r3, [pc, #20]	; (80042ec <SysTick_Config+0x40>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042da:	4b04      	ldr	r3, [pc, #16]	; (80042ec <SysTick_Config+0x40>)
 80042dc:	2207      	movs	r2, #7
 80042de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3708      	adds	r7, #8
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	e000e010 	.word	0xe000e010

080042f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f7ff ff29 	bl	8004150 <__NVIC_SetPriorityGrouping>
}
 80042fe:	bf00      	nop
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b086      	sub	sp, #24
 800430a:	af00      	add	r7, sp, #0
 800430c:	4603      	mov	r3, r0
 800430e:	60b9      	str	r1, [r7, #8]
 8004310:	607a      	str	r2, [r7, #4]
 8004312:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004314:	2300      	movs	r3, #0
 8004316:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004318:	f7ff ff3e 	bl	8004198 <__NVIC_GetPriorityGrouping>
 800431c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	6978      	ldr	r0, [r7, #20]
 8004324:	f7ff ff8e 	bl	8004244 <NVIC_EncodePriority>
 8004328:	4602      	mov	r2, r0
 800432a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800432e:	4611      	mov	r1, r2
 8004330:	4618      	mov	r0, r3
 8004332:	f7ff ff5d 	bl	80041f0 <__NVIC_SetPriority>
}
 8004336:	bf00      	nop
 8004338:	3718      	adds	r7, #24
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}

0800433e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800433e:	b580      	push	{r7, lr}
 8004340:	b082      	sub	sp, #8
 8004342:	af00      	add	r7, sp, #0
 8004344:	4603      	mov	r3, r0
 8004346:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800434c:	4618      	mov	r0, r3
 800434e:	f7ff ff31 	bl	80041b4 <__NVIC_EnableIRQ>
}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b082      	sub	sp, #8
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7ff ffa2 	bl	80042ac <SysTick_Config>
 8004368:	4603      	mov	r3, r0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800437e:	2300      	movs	r3, #0
 8004380:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004382:	e17f      	b.n	8004684 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	2101      	movs	r1, #1
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	fa01 f303 	lsl.w	r3, r1, r3
 8004390:	4013      	ands	r3, r2
 8004392:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	f000 8171 	beq.w	800467e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d003      	beq.n	80043ac <HAL_GPIO_Init+0x38>
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b12      	cmp	r3, #18
 80043aa:	d123      	bne.n	80043f4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	08da      	lsrs	r2, r3, #3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3208      	adds	r2, #8
 80043b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f003 0307 	and.w	r3, r3, #7
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	220f      	movs	r2, #15
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	43db      	mvns	r3, r3
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	4013      	ands	r3, r2
 80043ce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	08da      	lsrs	r2, r3, #3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	3208      	adds	r2, #8
 80043ee:	6939      	ldr	r1, [r7, #16]
 80043f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	2203      	movs	r2, #3
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4013      	ands	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f003 0203 	and.w	r2, r3, #3
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	005b      	lsls	r3, r3, #1
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	4313      	orrs	r3, r2
 8004420:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2b01      	cmp	r3, #1
 800442e:	d00b      	beq.n	8004448 <HAL_GPIO_Init+0xd4>
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	2b02      	cmp	r3, #2
 8004436:	d007      	beq.n	8004448 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800443c:	2b11      	cmp	r3, #17
 800443e:	d003      	beq.n	8004448 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	2b12      	cmp	r3, #18
 8004446:	d130      	bne.n	80044aa <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	2203      	movs	r2, #3
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	43db      	mvns	r3, r3
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	4013      	ands	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	68da      	ldr	r2, [r3, #12]
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	005b      	lsls	r3, r3, #1
 8004468:	fa02 f303 	lsl.w	r3, r2, r3
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	4313      	orrs	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800447e:	2201      	movs	r2, #1
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	43db      	mvns	r3, r3
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4013      	ands	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	091b      	lsrs	r3, r3, #4
 8004494:	f003 0201 	and.w	r2, r3, #1
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	fa02 f303 	lsl.w	r3, r2, r3
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f003 0303 	and.w	r3, r3, #3
 80044b2:	2b03      	cmp	r3, #3
 80044b4:	d118      	bne.n	80044e8 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80044bc:	2201      	movs	r2, #1
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	43db      	mvns	r3, r3
 80044c6:	693a      	ldr	r2, [r7, #16]
 80044c8:	4013      	ands	r3, r2
 80044ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	08db      	lsrs	r3, r3, #3
 80044d2:	f003 0201 	and.w	r2, r3, #1
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	4313      	orrs	r3, r2
 80044e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	2203      	movs	r2, #3
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	43db      	mvns	r3, r3
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4013      	ands	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4313      	orrs	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 80ac 	beq.w	800467e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004526:	4b5e      	ldr	r3, [pc, #376]	; (80046a0 <HAL_GPIO_Init+0x32c>)
 8004528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800452a:	4a5d      	ldr	r2, [pc, #372]	; (80046a0 <HAL_GPIO_Init+0x32c>)
 800452c:	f043 0301 	orr.w	r3, r3, #1
 8004530:	6613      	str	r3, [r2, #96]	; 0x60
 8004532:	4b5b      	ldr	r3, [pc, #364]	; (80046a0 <HAL_GPIO_Init+0x32c>)
 8004534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	60bb      	str	r3, [r7, #8]
 800453c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800453e:	4a59      	ldr	r2, [pc, #356]	; (80046a4 <HAL_GPIO_Init+0x330>)
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	089b      	lsrs	r3, r3, #2
 8004544:	3302      	adds	r3, #2
 8004546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800454a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	f003 0303 	and.w	r3, r3, #3
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	220f      	movs	r2, #15
 8004556:	fa02 f303 	lsl.w	r3, r2, r3
 800455a:	43db      	mvns	r3, r3
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	4013      	ands	r3, r2
 8004560:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004568:	d025      	beq.n	80045b6 <HAL_GPIO_Init+0x242>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a4e      	ldr	r2, [pc, #312]	; (80046a8 <HAL_GPIO_Init+0x334>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d01f      	beq.n	80045b2 <HAL_GPIO_Init+0x23e>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a4d      	ldr	r2, [pc, #308]	; (80046ac <HAL_GPIO_Init+0x338>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d019      	beq.n	80045ae <HAL_GPIO_Init+0x23a>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a4c      	ldr	r2, [pc, #304]	; (80046b0 <HAL_GPIO_Init+0x33c>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d013      	beq.n	80045aa <HAL_GPIO_Init+0x236>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a4b      	ldr	r2, [pc, #300]	; (80046b4 <HAL_GPIO_Init+0x340>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d00d      	beq.n	80045a6 <HAL_GPIO_Init+0x232>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a4a      	ldr	r2, [pc, #296]	; (80046b8 <HAL_GPIO_Init+0x344>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d007      	beq.n	80045a2 <HAL_GPIO_Init+0x22e>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a49      	ldr	r2, [pc, #292]	; (80046bc <HAL_GPIO_Init+0x348>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d101      	bne.n	800459e <HAL_GPIO_Init+0x22a>
 800459a:	2306      	movs	r3, #6
 800459c:	e00c      	b.n	80045b8 <HAL_GPIO_Init+0x244>
 800459e:	2307      	movs	r3, #7
 80045a0:	e00a      	b.n	80045b8 <HAL_GPIO_Init+0x244>
 80045a2:	2305      	movs	r3, #5
 80045a4:	e008      	b.n	80045b8 <HAL_GPIO_Init+0x244>
 80045a6:	2304      	movs	r3, #4
 80045a8:	e006      	b.n	80045b8 <HAL_GPIO_Init+0x244>
 80045aa:	2303      	movs	r3, #3
 80045ac:	e004      	b.n	80045b8 <HAL_GPIO_Init+0x244>
 80045ae:	2302      	movs	r3, #2
 80045b0:	e002      	b.n	80045b8 <HAL_GPIO_Init+0x244>
 80045b2:	2301      	movs	r3, #1
 80045b4:	e000      	b.n	80045b8 <HAL_GPIO_Init+0x244>
 80045b6:	2300      	movs	r3, #0
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	f002 0203 	and.w	r2, r2, #3
 80045be:	0092      	lsls	r2, r2, #2
 80045c0:	4093      	lsls	r3, r2
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80045c8:	4936      	ldr	r1, [pc, #216]	; (80046a4 <HAL_GPIO_Init+0x330>)
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	089b      	lsrs	r3, r3, #2
 80045ce:	3302      	adds	r3, #2
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80045d6:	4b3a      	ldr	r3, [pc, #232]	; (80046c0 <HAL_GPIO_Init+0x34c>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	43db      	mvns	r3, r3
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4013      	ands	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d003      	beq.n	80045fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80045fa:	4a31      	ldr	r2, [pc, #196]	; (80046c0 <HAL_GPIO_Init+0x34c>)
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004600:	4b2f      	ldr	r3, [pc, #188]	; (80046c0 <HAL_GPIO_Init+0x34c>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	43db      	mvns	r3, r3
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4013      	ands	r3, r2
 800460e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	4313      	orrs	r3, r2
 8004622:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004624:	4a26      	ldr	r2, [pc, #152]	; (80046c0 <HAL_GPIO_Init+0x34c>)
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800462a:	4b25      	ldr	r3, [pc, #148]	; (80046c0 <HAL_GPIO_Init+0x34c>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	43db      	mvns	r3, r3
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	4013      	ands	r3, r2
 8004638:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	4313      	orrs	r3, r2
 800464c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800464e:	4a1c      	ldr	r2, [pc, #112]	; (80046c0 <HAL_GPIO_Init+0x34c>)
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004654:	4b1a      	ldr	r3, [pc, #104]	; (80046c0 <HAL_GPIO_Init+0x34c>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	43db      	mvns	r3, r3
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4013      	ands	r3, r2
 8004662:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d003      	beq.n	8004678 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004678:	4a11      	ldr	r2, [pc, #68]	; (80046c0 <HAL_GPIO_Init+0x34c>)
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	3301      	adds	r3, #1
 8004682:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	fa22 f303 	lsr.w	r3, r2, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	f47f ae78 	bne.w	8004384 <HAL_GPIO_Init+0x10>
  }
}
 8004694:	bf00      	nop
 8004696:	371c      	adds	r7, #28
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr
 80046a0:	40021000 	.word	0x40021000
 80046a4:	40010000 	.word	0x40010000
 80046a8:	48000400 	.word	0x48000400
 80046ac:	48000800 	.word	0x48000800
 80046b0:	48000c00 	.word	0x48000c00
 80046b4:	48001000 	.word	0x48001000
 80046b8:	48001400 	.word	0x48001400
 80046bc:	48001800 	.word	0x48001800
 80046c0:	40010400 	.word	0x40010400

080046c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	807b      	strh	r3, [r7, #2]
 80046d0:	4613      	mov	r3, r2
 80046d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046d4:	787b      	ldrb	r3, [r7, #1]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80046da:	887a      	ldrh	r2, [r7, #2]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80046e0:	e002      	b.n	80046e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80046e2:	887a      	ldrh	r2, [r7, #2]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	460b      	mov	r3, r1
 80046fe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	695a      	ldr	r2, [r3, #20]
 8004704:	887b      	ldrh	r3, [r7, #2]
 8004706:	4013      	ands	r3, r2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d003      	beq.n	8004714 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800470c:	887a      	ldrh	r2, [r7, #2]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004712:	e002      	b.n	800471a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004714:	887a      	ldrh	r2, [r7, #2]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	619a      	str	r2, [r3, #24]
}
 800471a:	bf00      	nop
 800471c:	370c      	adds	r7, #12
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
	...

08004728 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	4603      	mov	r3, r0
 8004730:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004732:	4b08      	ldr	r3, [pc, #32]	; (8004754 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004734:	695a      	ldr	r2, [r3, #20]
 8004736:	88fb      	ldrh	r3, [r7, #6]
 8004738:	4013      	ands	r3, r2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d006      	beq.n	800474c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800473e:	4a05      	ldr	r2, [pc, #20]	; (8004754 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004740:	88fb      	ldrh	r3, [r7, #6]
 8004742:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004744:	88fb      	ldrh	r3, [r7, #6]
 8004746:	4618      	mov	r0, r3
 8004748:	f7fd fb8a 	bl	8001e60 <HAL_GPIO_EXTI_Callback>
  }
}
 800474c:	bf00      	nop
 800474e:	3708      	adds	r7, #8
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}
 8004754:	40010400 	.word	0x40010400

08004758 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800475a:	b08f      	sub	sp, #60	; 0x3c
 800475c:	af0a      	add	r7, sp, #40	; 0x28
 800475e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e054      	b.n	8004814 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8004776:	b2db      	uxtb	r3, r3
 8004778:	2b00      	cmp	r3, #0
 800477a:	d106      	bne.n	800478a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f007 fe1d 	bl	800c3c4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2203      	movs	r2, #3
 800478e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800479a:	2b00      	cmp	r3, #0
 800479c:	d102      	bne.n	80047a4 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f005 f9e3 	bl	8009b74 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	687e      	ldr	r6, [r7, #4]
 80047b6:	466d      	mov	r5, sp
 80047b8:	f106 0410 	add.w	r4, r6, #16
 80047bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80047cc:	1d33      	adds	r3, r6, #4
 80047ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047d0:	6838      	ldr	r0, [r7, #0]
 80047d2:	f005 f96c 	bl	8009aae <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2101      	movs	r1, #1
 80047dc:	4618      	mov	r0, r3
 80047de:	f005 f9da 	bl	8009b96 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	603b      	str	r3, [r7, #0]
 80047e8:	687e      	ldr	r6, [r7, #4]
 80047ea:	466d      	mov	r5, sp
 80047ec:	f106 0410 	add.w	r4, r6, #16
 80047f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8004800:	1d33      	adds	r3, r6, #4
 8004802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004804:	6838      	ldr	r0, [r7, #0]
 8004806:	f005 fae9 	bl	8009ddc <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	3714      	adds	r7, #20
 8004818:	46bd      	mov	sp, r7
 800481a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800481c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800481c:	b590      	push	{r4, r7, lr}
 800481e:	b089      	sub	sp, #36	; 0x24
 8004820:	af04      	add	r7, sp, #16
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	4608      	mov	r0, r1
 8004826:	4611      	mov	r1, r2
 8004828:	461a      	mov	r2, r3
 800482a:	4603      	mov	r3, r0
 800482c:	70fb      	strb	r3, [r7, #3]
 800482e:	460b      	mov	r3, r1
 8004830:	70bb      	strb	r3, [r7, #2]
 8004832:	4613      	mov	r3, r2
 8004834:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800483c:	2b01      	cmp	r3, #1
 800483e:	d101      	bne.n	8004844 <HAL_HCD_HC_Init+0x28>
 8004840:	2302      	movs	r3, #2
 8004842:	e07f      	b.n	8004944 <HAL_HCD_HC_Init+0x128>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	6879      	ldr	r1, [r7, #4]
 8004850:	4613      	mov	r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	4413      	add	r3, r2
 8004856:	00db      	lsls	r3, r3, #3
 8004858:	440b      	add	r3, r1
 800485a:	333d      	adds	r3, #61	; 0x3d
 800485c:	2200      	movs	r2, #0
 800485e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004860:	78fa      	ldrb	r2, [r7, #3]
 8004862:	6879      	ldr	r1, [r7, #4]
 8004864:	4613      	mov	r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	4413      	add	r3, r2
 800486a:	00db      	lsls	r3, r3, #3
 800486c:	440b      	add	r3, r1
 800486e:	3338      	adds	r3, #56	; 0x38
 8004870:	787a      	ldrb	r2, [r7, #1]
 8004872:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8004874:	78fa      	ldrb	r2, [r7, #3]
 8004876:	6879      	ldr	r1, [r7, #4]
 8004878:	4613      	mov	r3, r2
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	4413      	add	r3, r2
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	440b      	add	r3, r1
 8004882:	3340      	adds	r3, #64	; 0x40
 8004884:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004886:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004888:	78fa      	ldrb	r2, [r7, #3]
 800488a:	6879      	ldr	r1, [r7, #4]
 800488c:	4613      	mov	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	4413      	add	r3, r2
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	440b      	add	r3, r1
 8004896:	3339      	adds	r3, #57	; 0x39
 8004898:	78fa      	ldrb	r2, [r7, #3]
 800489a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800489c:	78fa      	ldrb	r2, [r7, #3]
 800489e:	6879      	ldr	r1, [r7, #4]
 80048a0:	4613      	mov	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	00db      	lsls	r3, r3, #3
 80048a8:	440b      	add	r3, r1
 80048aa:	333f      	adds	r3, #63	; 0x3f
 80048ac:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80048b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80048b2:	78fa      	ldrb	r2, [r7, #3]
 80048b4:	78bb      	ldrb	r3, [r7, #2]
 80048b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048ba:	b2d8      	uxtb	r0, r3
 80048bc:	6879      	ldr	r1, [r7, #4]
 80048be:	4613      	mov	r3, r2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	00db      	lsls	r3, r3, #3
 80048c6:	440b      	add	r3, r1
 80048c8:	333a      	adds	r3, #58	; 0x3a
 80048ca:	4602      	mov	r2, r0
 80048cc:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80048ce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	da0a      	bge.n	80048ec <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80048d6:	78fa      	ldrb	r2, [r7, #3]
 80048d8:	6879      	ldr	r1, [r7, #4]
 80048da:	4613      	mov	r3, r2
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4413      	add	r3, r2
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	440b      	add	r3, r1
 80048e4:	333b      	adds	r3, #59	; 0x3b
 80048e6:	2201      	movs	r2, #1
 80048e8:	701a      	strb	r2, [r3, #0]
 80048ea:	e009      	b.n	8004900 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80048ec:	78fa      	ldrb	r2, [r7, #3]
 80048ee:	6879      	ldr	r1, [r7, #4]
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	00db      	lsls	r3, r3, #3
 80048f8:	440b      	add	r3, r1
 80048fa:	333b      	adds	r3, #59	; 0x3b
 80048fc:	2200      	movs	r2, #0
 80048fe:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004900:	78fa      	ldrb	r2, [r7, #3]
 8004902:	6879      	ldr	r1, [r7, #4]
 8004904:	4613      	mov	r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	4413      	add	r3, r2
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	440b      	add	r3, r1
 800490e:	333c      	adds	r3, #60	; 0x3c
 8004910:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004914:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6818      	ldr	r0, [r3, #0]
 800491a:	787c      	ldrb	r4, [r7, #1]
 800491c:	78ba      	ldrb	r2, [r7, #2]
 800491e:	78f9      	ldrb	r1, [r7, #3]
 8004920:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004922:	9302      	str	r3, [sp, #8]
 8004924:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004928:	9301      	str	r3, [sp, #4]
 800492a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800492e:	9300      	str	r3, [sp, #0]
 8004930:	4623      	mov	r3, r4
 8004932:	f005 fb97 	bl	800a064 <USB_HC_Init>
 8004936:	4603      	mov	r3, r0
 8004938:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004942:	7bfb      	ldrb	r3, [r7, #15]
}
 8004944:	4618      	mov	r0, r3
 8004946:	3714      	adds	r7, #20
 8004948:	46bd      	mov	sp, r7
 800494a:	bd90      	pop	{r4, r7, pc}

0800494c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	460b      	mov	r3, r1
 8004956:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004958:	2300      	movs	r3, #0
 800495a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004962:	2b01      	cmp	r3, #1
 8004964:	d101      	bne.n	800496a <HAL_HCD_HC_Halt+0x1e>
 8004966:	2302      	movs	r3, #2
 8004968:	e00f      	b.n	800498a <HAL_HCD_HC_Halt+0x3e>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	78fa      	ldrb	r2, [r7, #3]
 8004978:	4611      	mov	r1, r2
 800497a:	4618      	mov	r0, r3
 800497c:	f005 fd75 	bl	800a46a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004988:	7bfb      	ldrb	r3, [r7, #15]
}
 800498a:	4618      	mov	r0, r3
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
	...

08004994 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	4608      	mov	r0, r1
 800499e:	4611      	mov	r1, r2
 80049a0:	461a      	mov	r2, r3
 80049a2:	4603      	mov	r3, r0
 80049a4:	70fb      	strb	r3, [r7, #3]
 80049a6:	460b      	mov	r3, r1
 80049a8:	70bb      	strb	r3, [r7, #2]
 80049aa:	4613      	mov	r3, r2
 80049ac:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 80049ae:	78fa      	ldrb	r2, [r7, #3]
 80049b0:	6879      	ldr	r1, [r7, #4]
 80049b2:	4613      	mov	r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4413      	add	r3, r2
 80049b8:	00db      	lsls	r3, r3, #3
 80049ba:	440b      	add	r3, r1
 80049bc:	333b      	adds	r3, #59	; 0x3b
 80049be:	78ba      	ldrb	r2, [r7, #2]
 80049c0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80049c2:	78fa      	ldrb	r2, [r7, #3]
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	4613      	mov	r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	440b      	add	r3, r1
 80049d0:	333f      	adds	r3, #63	; 0x3f
 80049d2:	787a      	ldrb	r2, [r7, #1]
 80049d4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80049d6:	7c3b      	ldrb	r3, [r7, #16]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10a      	bne.n	80049f2 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80049dc:	78fa      	ldrb	r2, [r7, #3]
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	4613      	mov	r3, r2
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4413      	add	r3, r2
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	440b      	add	r3, r1
 80049ea:	3342      	adds	r3, #66	; 0x42
 80049ec:	2203      	movs	r2, #3
 80049ee:	701a      	strb	r2, [r3, #0]
 80049f0:	e009      	b.n	8004a06 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80049f2:	78fa      	ldrb	r2, [r7, #3]
 80049f4:	6879      	ldr	r1, [r7, #4]
 80049f6:	4613      	mov	r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4413      	add	r3, r2
 80049fc:	00db      	lsls	r3, r3, #3
 80049fe:	440b      	add	r3, r1
 8004a00:	3342      	adds	r3, #66	; 0x42
 8004a02:	2202      	movs	r2, #2
 8004a04:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004a06:	787b      	ldrb	r3, [r7, #1]
 8004a08:	2b03      	cmp	r3, #3
 8004a0a:	f200 80d6 	bhi.w	8004bba <HAL_HCD_HC_SubmitRequest+0x226>
 8004a0e:	a201      	add	r2, pc, #4	; (adr r2, 8004a14 <HAL_HCD_HC_SubmitRequest+0x80>)
 8004a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a14:	08004a25 	.word	0x08004a25
 8004a18:	08004ba5 	.word	0x08004ba5
 8004a1c:	08004a91 	.word	0x08004a91
 8004a20:	08004b1b 	.word	0x08004b1b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004a24:	7c3b      	ldrb	r3, [r7, #16]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	f040 80c9 	bne.w	8004bbe <HAL_HCD_HC_SubmitRequest+0x22a>
 8004a2c:	78bb      	ldrb	r3, [r7, #2]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f040 80c5 	bne.w	8004bbe <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8004a34:	8b3b      	ldrh	r3, [r7, #24]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d109      	bne.n	8004a4e <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004a3a:	78fa      	ldrb	r2, [r7, #3]
 8004a3c:	6879      	ldr	r1, [r7, #4]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	4413      	add	r3, r2
 8004a44:	00db      	lsls	r3, r3, #3
 8004a46:	440b      	add	r3, r1
 8004a48:	3351      	adds	r3, #81	; 0x51
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004a4e:	78fa      	ldrb	r2, [r7, #3]
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	4413      	add	r3, r2
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	440b      	add	r3, r1
 8004a5c:	3351      	adds	r3, #81	; 0x51
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d10a      	bne.n	8004a7a <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004a64:	78fa      	ldrb	r2, [r7, #3]
 8004a66:	6879      	ldr	r1, [r7, #4]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	00db      	lsls	r3, r3, #3
 8004a70:	440b      	add	r3, r1
 8004a72:	3342      	adds	r3, #66	; 0x42
 8004a74:	2200      	movs	r2, #0
 8004a76:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004a78:	e0a1      	b.n	8004bbe <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004a7a:	78fa      	ldrb	r2, [r7, #3]
 8004a7c:	6879      	ldr	r1, [r7, #4]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	4413      	add	r3, r2
 8004a84:	00db      	lsls	r3, r3, #3
 8004a86:	440b      	add	r3, r1
 8004a88:	3342      	adds	r3, #66	; 0x42
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	701a      	strb	r2, [r3, #0]
      break;
 8004a8e:	e096      	b.n	8004bbe <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004a90:	78bb      	ldrb	r3, [r7, #2]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d120      	bne.n	8004ad8 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004a96:	78fa      	ldrb	r2, [r7, #3]
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4413      	add	r3, r2
 8004aa0:	00db      	lsls	r3, r3, #3
 8004aa2:	440b      	add	r3, r1
 8004aa4:	3351      	adds	r3, #81	; 0x51
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d10a      	bne.n	8004ac2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004aac:	78fa      	ldrb	r2, [r7, #3]
 8004aae:	6879      	ldr	r1, [r7, #4]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4413      	add	r3, r2
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	440b      	add	r3, r1
 8004aba:	3342      	adds	r3, #66	; 0x42
 8004abc:	2200      	movs	r2, #0
 8004abe:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004ac0:	e07e      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004ac2:	78fa      	ldrb	r2, [r7, #3]
 8004ac4:	6879      	ldr	r1, [r7, #4]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4413      	add	r3, r2
 8004acc:	00db      	lsls	r3, r3, #3
 8004ace:	440b      	add	r3, r1
 8004ad0:	3342      	adds	r3, #66	; 0x42
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	701a      	strb	r2, [r3, #0]
      break;
 8004ad6:	e073      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004ad8:	78fa      	ldrb	r2, [r7, #3]
 8004ada:	6879      	ldr	r1, [r7, #4]
 8004adc:	4613      	mov	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4413      	add	r3, r2
 8004ae2:	00db      	lsls	r3, r3, #3
 8004ae4:	440b      	add	r3, r1
 8004ae6:	3350      	adds	r3, #80	; 0x50
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10a      	bne.n	8004b04 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004aee:	78fa      	ldrb	r2, [r7, #3]
 8004af0:	6879      	ldr	r1, [r7, #4]
 8004af2:	4613      	mov	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	4413      	add	r3, r2
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	440b      	add	r3, r1
 8004afc:	3342      	adds	r3, #66	; 0x42
 8004afe:	2200      	movs	r2, #0
 8004b00:	701a      	strb	r2, [r3, #0]
      break;
 8004b02:	e05d      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	4413      	add	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	440b      	add	r3, r1
 8004b12:	3342      	adds	r3, #66	; 0x42
 8004b14:	2202      	movs	r2, #2
 8004b16:	701a      	strb	r2, [r3, #0]
      break;
 8004b18:	e052      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004b1a:	78bb      	ldrb	r3, [r7, #2]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d120      	bne.n	8004b62 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004b20:	78fa      	ldrb	r2, [r7, #3]
 8004b22:	6879      	ldr	r1, [r7, #4]
 8004b24:	4613      	mov	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4413      	add	r3, r2
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	440b      	add	r3, r1
 8004b2e:	3351      	adds	r3, #81	; 0x51
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10a      	bne.n	8004b4c <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004b36:	78fa      	ldrb	r2, [r7, #3]
 8004b38:	6879      	ldr	r1, [r7, #4]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	00db      	lsls	r3, r3, #3
 8004b42:	440b      	add	r3, r1
 8004b44:	3342      	adds	r3, #66	; 0x42
 8004b46:	2200      	movs	r2, #0
 8004b48:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004b4a:	e039      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004b4c:	78fa      	ldrb	r2, [r7, #3]
 8004b4e:	6879      	ldr	r1, [r7, #4]
 8004b50:	4613      	mov	r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4413      	add	r3, r2
 8004b56:	00db      	lsls	r3, r3, #3
 8004b58:	440b      	add	r3, r1
 8004b5a:	3342      	adds	r3, #66	; 0x42
 8004b5c:	2202      	movs	r2, #2
 8004b5e:	701a      	strb	r2, [r3, #0]
      break;
 8004b60:	e02e      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004b62:	78fa      	ldrb	r2, [r7, #3]
 8004b64:	6879      	ldr	r1, [r7, #4]
 8004b66:	4613      	mov	r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	4413      	add	r3, r2
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	440b      	add	r3, r1
 8004b70:	3350      	adds	r3, #80	; 0x50
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10a      	bne.n	8004b8e <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004b78:	78fa      	ldrb	r2, [r7, #3]
 8004b7a:	6879      	ldr	r1, [r7, #4]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	4413      	add	r3, r2
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	440b      	add	r3, r1
 8004b86:	3342      	adds	r3, #66	; 0x42
 8004b88:	2200      	movs	r2, #0
 8004b8a:	701a      	strb	r2, [r3, #0]
      break;
 8004b8c:	e018      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004b8e:	78fa      	ldrb	r2, [r7, #3]
 8004b90:	6879      	ldr	r1, [r7, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	4413      	add	r3, r2
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	440b      	add	r3, r1
 8004b9c:	3342      	adds	r3, #66	; 0x42
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	701a      	strb	r2, [r3, #0]
      break;
 8004ba2:	e00d      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004ba4:	78fa      	ldrb	r2, [r7, #3]
 8004ba6:	6879      	ldr	r1, [r7, #4]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	4413      	add	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	440b      	add	r3, r1
 8004bb2:	3342      	adds	r3, #66	; 0x42
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	701a      	strb	r2, [r3, #0]
      break;
 8004bb8:	e002      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8004bba:	bf00      	nop
 8004bbc:	e000      	b.n	8004bc0 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8004bbe:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004bc0:	78fa      	ldrb	r2, [r7, #3]
 8004bc2:	6879      	ldr	r1, [r7, #4]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	4413      	add	r3, r2
 8004bca:	00db      	lsls	r3, r3, #3
 8004bcc:	440b      	add	r3, r1
 8004bce:	3344      	adds	r3, #68	; 0x44
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004bd4:	78fa      	ldrb	r2, [r7, #3]
 8004bd6:	8b39      	ldrh	r1, [r7, #24]
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4413      	add	r3, r2
 8004be0:	00db      	lsls	r3, r3, #3
 8004be2:	4403      	add	r3, r0
 8004be4:	3348      	adds	r3, #72	; 0x48
 8004be6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004be8:	78fa      	ldrb	r2, [r7, #3]
 8004bea:	6879      	ldr	r1, [r7, #4]
 8004bec:	4613      	mov	r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	4413      	add	r3, r2
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	440b      	add	r3, r1
 8004bf6:	335c      	adds	r3, #92	; 0x5c
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004bfc:	78fa      	ldrb	r2, [r7, #3]
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	4613      	mov	r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4413      	add	r3, r2
 8004c06:	00db      	lsls	r3, r3, #3
 8004c08:	440b      	add	r3, r1
 8004c0a:	334c      	adds	r3, #76	; 0x4c
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004c10:	78fa      	ldrb	r2, [r7, #3]
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	4613      	mov	r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	4413      	add	r3, r2
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	440b      	add	r3, r1
 8004c1e:	3339      	adds	r3, #57	; 0x39
 8004c20:	78fa      	ldrb	r2, [r7, #3]
 8004c22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004c24:	78fa      	ldrb	r2, [r7, #3]
 8004c26:	6879      	ldr	r1, [r7, #4]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	4413      	add	r3, r2
 8004c2e:	00db      	lsls	r3, r3, #3
 8004c30:	440b      	add	r3, r1
 8004c32:	335d      	adds	r3, #93	; 0x5d
 8004c34:	2200      	movs	r2, #0
 8004c36:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6818      	ldr	r0, [r3, #0]
 8004c3c:	78fa      	ldrb	r2, [r7, #3]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	4413      	add	r3, r2
 8004c44:	00db      	lsls	r3, r3, #3
 8004c46:	3338      	adds	r3, #56	; 0x38
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	f005 fafb 	bl	800a248 <USB_HC_StartXfer>
 8004c52:	4603      	mov	r3, r0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3708      	adds	r7, #8
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f005 f86f 	bl	8009d56 <USB_GetMode>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	f040 80f1 	bne.w	8004e62 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f005 f853 	bl	8009d30 <USB_ReadInterrupts>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	f000 80e7 	beq.w	8004e60 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f005 f84a 	bl	8009d30 <USB_ReadInterrupts>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ca2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ca6:	d104      	bne.n	8004cb2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004cb0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f005 f83a 	bl	8009d30 <USB_ReadInterrupts>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cc6:	d104      	bne.n	8004cd2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004cd0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f005 f82a 	bl	8009d30 <USB_ReadInterrupts>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ce2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ce6:	d104      	bne.n	8004cf2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004cf0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f005 f81a 	bl	8009d30 <USB_ReadInterrupts>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d103      	bne.n	8004d0e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4618      	mov	r0, r3
 8004d14:	f005 f80c 	bl	8009d30 <USB_ReadInterrupts>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d22:	d117      	bne.n	8004d54 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68fa      	ldr	r2, [r7, #12]
 8004d2e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004d32:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004d36:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f007 fbc5 	bl	800c4c8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2101      	movs	r1, #1
 8004d44:	4618      	mov	r0, r3
 8004d46:	f005 f8c7 	bl	8009ed8 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004d52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f004 ffe9 	bl	8009d30 <USB_ReadInterrupts>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d68:	d102      	bne.n	8004d70 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f001 f884 	bl	8005e78 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f004 ffdb 	bl	8009d30 <USB_ReadInterrupts>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	f003 0308 	and.w	r3, r3, #8
 8004d80:	2b08      	cmp	r3, #8
 8004d82:	d106      	bne.n	8004d92 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f007 fb83 	bl	800c490 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2208      	movs	r2, #8
 8004d90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f004 ffca 	bl	8009d30 <USB_ReadInterrupts>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004da6:	d138      	bne.n	8004e1a <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4618      	mov	r0, r3
 8004dae:	f005 fb4b 	bl	800a448 <USB_HC_ReadInterrupt>
 8004db2:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004db4:	2300      	movs	r3, #0
 8004db6:	617b      	str	r3, [r7, #20]
 8004db8:	e025      	b.n	8004e06 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	f003 030f 	and.w	r3, r3, #15
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d018      	beq.n	8004e00 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	015a      	lsls	r2, r3, #5
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004de4:	d106      	bne.n	8004df4 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	4619      	mov	r1, r3
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 f8cf 	bl	8004f90 <HCD_HC_IN_IRQHandler>
 8004df2:	e005      	b.n	8004e00 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	4619      	mov	r1, r3
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 fc3b 	bl	8005676 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	3301      	adds	r3, #1
 8004e04:	617b      	str	r3, [r7, #20]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d3d4      	bcc.n	8004dba <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f004 ff86 	bl	8009d30 <USB_ReadInterrupts>
 8004e24:	4603      	mov	r3, r0
 8004e26:	f003 0310 	and.w	r3, r3, #16
 8004e2a:	2b10      	cmp	r3, #16
 8004e2c:	d101      	bne.n	8004e32 <HAL_HCD_IRQHandler+0x1d6>
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e000      	b.n	8004e34 <HAL_HCD_IRQHandler+0x1d8>
 8004e32:	2300      	movs	r3, #0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d014      	beq.n	8004e62 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	699a      	ldr	r2, [r3, #24]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 0210 	bic.w	r2, r2, #16
 8004e46:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 ff69 	bl	8005d20 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	699a      	ldr	r2, [r3, #24]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f042 0210 	orr.w	r2, r2, #16
 8004e5c:	619a      	str	r2, [r3, #24]
 8004e5e:	e000      	b.n	8004e62 <HAL_HCD_IRQHandler+0x206>
      return;
 8004e60:	bf00      	nop
    }
  }
}
 8004e62:	3718      	adds	r7, #24
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d101      	bne.n	8004e7e <HAL_HCD_Start+0x16>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	e013      	b.n	8004ea6 <HAL_HCD_Start+0x3e>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f004 fe61 	bl	8009b52 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2101      	movs	r1, #1
 8004e96:	4618      	mov	r0, r3
 8004e98:	f005 f882 	bl	8009fa0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b082      	sub	sp, #8
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d101      	bne.n	8004ec4 <HAL_HCD_Stop+0x16>
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	e00d      	b.n	8004ee0 <HAL_HCD_Stop+0x32>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f005 fbc9 	bl	800a668 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f005 f829 	bl	8009f4c <USB_ResetPort>
 8004efa:	4603      	mov	r3, r0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004f10:	78fa      	ldrb	r2, [r7, #3]
 8004f12:	6879      	ldr	r1, [r7, #4]
 8004f14:	4613      	mov	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	4413      	add	r3, r2
 8004f1a:	00db      	lsls	r3, r3, #3
 8004f1c:	440b      	add	r3, r1
 8004f1e:	335c      	adds	r3, #92	; 0x5c
 8004f20:	781b      	ldrb	r3, [r3, #0]
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr

08004f2e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b083      	sub	sp, #12
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
 8004f36:	460b      	mov	r3, r1
 8004f38:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004f3a:	78fa      	ldrb	r2, [r7, #3]
 8004f3c:	6879      	ldr	r1, [r7, #4]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	4413      	add	r3, r2
 8004f44:	00db      	lsls	r3, r3, #3
 8004f46:	440b      	add	r3, r1
 8004f48:	334c      	adds	r3, #76	; 0x4c
 8004f4a:	681b      	ldr	r3, [r3, #0]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f005 f86b 	bl	800a040 <USB_GetCurrentFrame>
 8004f6a:	4603      	mov	r3, r0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3708      	adds	r7, #8
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b082      	sub	sp, #8
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4618      	mov	r0, r3
 8004f82:	f005 f846 	bl	800a012 <USB_GetHostSpeed>
 8004f86:	4603      	mov	r3, r0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3708      	adds	r7, #8
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b086      	sub	sp, #24
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	460b      	mov	r3, r1
 8004f9a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004fa6:	78fb      	ldrb	r3, [r7, #3]
 8004fa8:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	015a      	lsls	r2, r3, #5
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b04      	cmp	r3, #4
 8004fbe:	d119      	bne.n	8004ff4 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	015a      	lsls	r2, r3, #5
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	4413      	add	r3, r2
 8004fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fcc:	461a      	mov	r2, r3
 8004fce:	2304      	movs	r3, #4
 8004fd0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	015a      	lsls	r2, r3, #5
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	4413      	add	r3, r2
 8004fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	0151      	lsls	r1, r2, #5
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	440a      	add	r2, r1
 8004fe8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fec:	f043 0302 	orr.w	r3, r3, #2
 8004ff0:	60d3      	str	r3, [r2, #12]
 8004ff2:	e095      	b.n	8005120 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	015a      	lsls	r2, r3, #5
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	4413      	add	r3, r2
 8004ffc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 0320 	and.w	r3, r3, #32
 8005006:	2b20      	cmp	r3, #32
 8005008:	d109      	bne.n	800501e <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	015a      	lsls	r2, r3, #5
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	4413      	add	r3, r2
 8005012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005016:	461a      	mov	r2, r3
 8005018:	2320      	movs	r3, #32
 800501a:	6093      	str	r3, [r2, #8]
 800501c:	e080      	b.n	8005120 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	015a      	lsls	r2, r3, #5
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	4413      	add	r3, r2
 8005026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f003 0308 	and.w	r3, r3, #8
 8005030:	2b08      	cmp	r3, #8
 8005032:	d134      	bne.n	800509e <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	015a      	lsls	r2, r3, #5
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	4413      	add	r3, r2
 800503c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	0151      	lsls	r1, r2, #5
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	440a      	add	r2, r1
 800504a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800504e:	f043 0302 	orr.w	r3, r3, #2
 8005052:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005054:	6879      	ldr	r1, [r7, #4]
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	4613      	mov	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4413      	add	r3, r2
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	440b      	add	r3, r1
 8005062:	335d      	adds	r3, #93	; 0x5d
 8005064:	2205      	movs	r2, #5
 8005066:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	015a      	lsls	r2, r3, #5
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	4413      	add	r3, r2
 8005070:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005074:	461a      	mov	r2, r3
 8005076:	2310      	movs	r3, #16
 8005078:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	015a      	lsls	r2, r3, #5
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	4413      	add	r3, r2
 8005082:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005086:	461a      	mov	r2, r3
 8005088:	2308      	movs	r3, #8
 800508a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	4611      	mov	r1, r2
 8005096:	4618      	mov	r0, r3
 8005098:	f005 f9e7 	bl	800a46a <USB_HC_Halt>
 800509c:	e040      	b.n	8005120 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	015a      	lsls	r2, r3, #5
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	4413      	add	r3, r2
 80050a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050b4:	d134      	bne.n	8005120 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	015a      	lsls	r2, r3, #5
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	4413      	add	r3, r2
 80050be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	0151      	lsls	r1, r2, #5
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	440a      	add	r2, r1
 80050cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050d0:	f043 0302 	orr.w	r3, r3, #2
 80050d4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	b2d2      	uxtb	r2, r2
 80050de:	4611      	mov	r1, r2
 80050e0:	4618      	mov	r0, r3
 80050e2:	f005 f9c2 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	015a      	lsls	r2, r3, #5
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	4413      	add	r3, r2
 80050ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050f2:	461a      	mov	r2, r3
 80050f4:	2310      	movs	r3, #16
 80050f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80050f8:	6879      	ldr	r1, [r7, #4]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4613      	mov	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	4413      	add	r3, r2
 8005102:	00db      	lsls	r3, r3, #3
 8005104:	440b      	add	r3, r1
 8005106:	335d      	adds	r3, #93	; 0x5d
 8005108:	2208      	movs	r2, #8
 800510a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	015a      	lsls	r2, r3, #5
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	4413      	add	r3, r2
 8005114:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005118:	461a      	mov	r2, r3
 800511a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800511e:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	015a      	lsls	r2, r3, #5
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	4413      	add	r3, r2
 8005128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005132:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005136:	d122      	bne.n	800517e <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	015a      	lsls	r2, r3, #5
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	4413      	add	r3, r2
 8005140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	0151      	lsls	r1, r2, #5
 800514a:	693a      	ldr	r2, [r7, #16]
 800514c:	440a      	add	r2, r1
 800514e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005152:	f043 0302 	orr.w	r3, r3, #2
 8005156:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	4611      	mov	r1, r2
 8005162:	4618      	mov	r0, r3
 8005164:	f005 f981 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	015a      	lsls	r2, r3, #5
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	4413      	add	r3, r2
 8005170:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005174:	461a      	mov	r2, r3
 8005176:	f44f 7300 	mov.w	r3, #512	; 0x200
 800517a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800517c:	e277      	b.n	800566e <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	015a      	lsls	r2, r3, #5
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	4413      	add	r3, r2
 8005186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b01      	cmp	r3, #1
 8005192:	f040 80a1 	bne.w	80052d8 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	4613      	mov	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	00db      	lsls	r3, r3, #3
 80051a2:	440b      	add	r3, r1
 80051a4:	335d      	adds	r3, #93	; 0x5d
 80051a6:	2201      	movs	r2, #1
 80051a8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80051aa:	6879      	ldr	r1, [r7, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4613      	mov	r3, r2
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4413      	add	r3, r2
 80051b4:	00db      	lsls	r3, r3, #3
 80051b6:	440b      	add	r3, r1
 80051b8:	3358      	adds	r3, #88	; 0x58
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	015a      	lsls	r2, r3, #5
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	4413      	add	r3, r2
 80051c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ca:	461a      	mov	r2, r3
 80051cc:	2301      	movs	r3, #1
 80051ce:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80051d0:	6879      	ldr	r1, [r7, #4]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4613      	mov	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4413      	add	r3, r2
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	440b      	add	r3, r1
 80051de:	333f      	adds	r3, #63	; 0x3f
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00a      	beq.n	80051fc <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80051e6:	6879      	ldr	r1, [r7, #4]
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	4613      	mov	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	00db      	lsls	r3, r3, #3
 80051f2:	440b      	add	r3, r1
 80051f4:	333f      	adds	r3, #63	; 0x3f
 80051f6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d121      	bne.n	8005240 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	015a      	lsls	r2, r3, #5
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	4413      	add	r3, r2
 8005204:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	0151      	lsls	r1, r2, #5
 800520e:	693a      	ldr	r2, [r7, #16]
 8005210:	440a      	add	r2, r1
 8005212:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005216:	f043 0302 	orr.w	r3, r3, #2
 800521a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	b2d2      	uxtb	r2, r2
 8005224:	4611      	mov	r1, r2
 8005226:	4618      	mov	r0, r3
 8005228:	f005 f91f 	bl	800a46a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	015a      	lsls	r2, r3, #5
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	4413      	add	r3, r2
 8005234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005238:	461a      	mov	r2, r3
 800523a:	2310      	movs	r3, #16
 800523c:	6093      	str	r3, [r2, #8]
 800523e:	e034      	b.n	80052aa <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005240:	6879      	ldr	r1, [r7, #4]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4613      	mov	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	440b      	add	r3, r1
 800524e:	333f      	adds	r3, #63	; 0x3f
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	2b03      	cmp	r3, #3
 8005254:	d129      	bne.n	80052aa <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	015a      	lsls	r2, r3, #5
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	4413      	add	r3, r2
 800525e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	0151      	lsls	r1, r2, #5
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	440a      	add	r2, r1
 800526c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005270:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005274:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005276:	6879      	ldr	r1, [r7, #4]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	4613      	mov	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	440b      	add	r3, r1
 8005284:	335c      	adds	r3, #92	; 0x5c
 8005286:	2201      	movs	r2, #1
 8005288:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	b2d8      	uxtb	r0, r3
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	4613      	mov	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	4413      	add	r3, r2
 8005298:	00db      	lsls	r3, r3, #3
 800529a:	440b      	add	r3, r1
 800529c:	335c      	adds	r3, #92	; 0x5c
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	461a      	mov	r2, r3
 80052a2:	4601      	mov	r1, r0
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f007 f91d 	bl	800c4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80052aa:	6879      	ldr	r1, [r7, #4]
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	4613      	mov	r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	4413      	add	r3, r2
 80052b4:	00db      	lsls	r3, r3, #3
 80052b6:	440b      	add	r3, r1
 80052b8:	3350      	adds	r3, #80	; 0x50
 80052ba:	781b      	ldrb	r3, [r3, #0]
 80052bc:	f083 0301 	eor.w	r3, r3, #1
 80052c0:	b2d8      	uxtb	r0, r3
 80052c2:	6879      	ldr	r1, [r7, #4]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	4613      	mov	r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	4413      	add	r3, r2
 80052cc:	00db      	lsls	r3, r3, #3
 80052ce:	440b      	add	r3, r1
 80052d0:	3350      	adds	r3, #80	; 0x50
 80052d2:	4602      	mov	r2, r0
 80052d4:	701a      	strb	r2, [r3, #0]
}
 80052d6:	e1ca      	b.n	800566e <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	015a      	lsls	r2, r3, #5
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	4413      	add	r3, r2
 80052e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	f040 80f1 	bne.w	80054d2 <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	015a      	lsls	r2, r3, #5
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	4413      	add	r3, r2
 80052f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	0151      	lsls	r1, r2, #5
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	440a      	add	r2, r1
 8005306:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800530a:	f023 0302 	bic.w	r3, r3, #2
 800530e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005310:	6879      	ldr	r1, [r7, #4]
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4613      	mov	r3, r2
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	4413      	add	r3, r2
 800531a:	00db      	lsls	r3, r3, #3
 800531c:	440b      	add	r3, r1
 800531e:	335d      	adds	r3, #93	; 0x5d
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d10a      	bne.n	800533c <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005326:	6879      	ldr	r1, [r7, #4]
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	4613      	mov	r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	4413      	add	r3, r2
 8005330:	00db      	lsls	r3, r3, #3
 8005332:	440b      	add	r3, r1
 8005334:	335c      	adds	r3, #92	; 0x5c
 8005336:	2201      	movs	r2, #1
 8005338:	701a      	strb	r2, [r3, #0]
 800533a:	e0b0      	b.n	800549e <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800533c:	6879      	ldr	r1, [r7, #4]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	4613      	mov	r3, r2
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4413      	add	r3, r2
 8005346:	00db      	lsls	r3, r3, #3
 8005348:	440b      	add	r3, r1
 800534a:	335d      	adds	r3, #93	; 0x5d
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	2b05      	cmp	r3, #5
 8005350:	d10a      	bne.n	8005368 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005352:	6879      	ldr	r1, [r7, #4]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	4613      	mov	r3, r2
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	4413      	add	r3, r2
 800535c:	00db      	lsls	r3, r3, #3
 800535e:	440b      	add	r3, r1
 8005360:	335c      	adds	r3, #92	; 0x5c
 8005362:	2205      	movs	r2, #5
 8005364:	701a      	strb	r2, [r3, #0]
 8005366:	e09a      	b.n	800549e <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005368:	6879      	ldr	r1, [r7, #4]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	4613      	mov	r3, r2
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	4413      	add	r3, r2
 8005372:	00db      	lsls	r3, r3, #3
 8005374:	440b      	add	r3, r1
 8005376:	335d      	adds	r3, #93	; 0x5d
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	2b06      	cmp	r3, #6
 800537c:	d00a      	beq.n	8005394 <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800537e:	6879      	ldr	r1, [r7, #4]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	4613      	mov	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	4413      	add	r3, r2
 8005388:	00db      	lsls	r3, r3, #3
 800538a:	440b      	add	r3, r1
 800538c:	335d      	adds	r3, #93	; 0x5d
 800538e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005390:	2b08      	cmp	r3, #8
 8005392:	d156      	bne.n	8005442 <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8005394:	6879      	ldr	r1, [r7, #4]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4613      	mov	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	4413      	add	r3, r2
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	440b      	add	r3, r1
 80053a2:	3358      	adds	r3, #88	; 0x58
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	1c59      	adds	r1, r3, #1
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	4613      	mov	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	4413      	add	r3, r2
 80053b2:	00db      	lsls	r3, r3, #3
 80053b4:	4403      	add	r3, r0
 80053b6:	3358      	adds	r3, #88	; 0x58
 80053b8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80053ba:	6879      	ldr	r1, [r7, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	4613      	mov	r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4413      	add	r3, r2
 80053c4:	00db      	lsls	r3, r3, #3
 80053c6:	440b      	add	r3, r1
 80053c8:	3358      	adds	r3, #88	; 0x58
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b03      	cmp	r3, #3
 80053ce:	d914      	bls.n	80053fa <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80053d0:	6879      	ldr	r1, [r7, #4]
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	00db      	lsls	r3, r3, #3
 80053dc:	440b      	add	r3, r1
 80053de:	3358      	adds	r3, #88	; 0x58
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80053e4:	6879      	ldr	r1, [r7, #4]
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	4613      	mov	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	440b      	add	r3, r1
 80053f2:	335c      	adds	r3, #92	; 0x5c
 80053f4:	2204      	movs	r2, #4
 80053f6:	701a      	strb	r2, [r3, #0]
 80053f8:	e009      	b.n	800540e <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80053fa:	6879      	ldr	r1, [r7, #4]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	4613      	mov	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4413      	add	r3, r2
 8005404:	00db      	lsls	r3, r3, #3
 8005406:	440b      	add	r3, r1
 8005408:	335c      	adds	r3, #92	; 0x5c
 800540a:	2202      	movs	r2, #2
 800540c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	015a      	lsls	r2, r3, #5
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	4413      	add	r3, r2
 8005416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005424:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800542c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	015a      	lsls	r2, r3, #5
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	4413      	add	r3, r2
 8005436:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800543a:	461a      	mov	r2, r3
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	6013      	str	r3, [r2, #0]
 8005440:	e02d      	b.n	800549e <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005442:	6879      	ldr	r1, [r7, #4]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	4613      	mov	r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	4413      	add	r3, r2
 800544c:	00db      	lsls	r3, r3, #3
 800544e:	440b      	add	r3, r1
 8005450:	335d      	adds	r3, #93	; 0x5d
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	2b03      	cmp	r3, #3
 8005456:	d122      	bne.n	800549e <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005458:	6879      	ldr	r1, [r7, #4]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	4613      	mov	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	440b      	add	r3, r1
 8005466:	335c      	adds	r3, #92	; 0x5c
 8005468:	2202      	movs	r2, #2
 800546a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	015a      	lsls	r2, r3, #5
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	4413      	add	r3, r2
 8005474:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005482:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800548a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	015a      	lsls	r2, r3, #5
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	4413      	add	r3, r2
 8005494:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005498:	461a      	mov	r2, r3
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	015a      	lsls	r2, r3, #5
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054aa:	461a      	mov	r2, r3
 80054ac:	2302      	movs	r3, #2
 80054ae:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	b2d8      	uxtb	r0, r3
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	4613      	mov	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	440b      	add	r3, r1
 80054c2:	335c      	adds	r3, #92	; 0x5c
 80054c4:	781b      	ldrb	r3, [r3, #0]
 80054c6:	461a      	mov	r2, r3
 80054c8:	4601      	mov	r1, r0
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f007 f80a 	bl	800c4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80054d0:	e0cd      	b.n	800566e <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e4:	2b80      	cmp	r3, #128	; 0x80
 80054e6:	d13e      	bne.n	8005566 <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	015a      	lsls	r2, r3, #5
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	4413      	add	r3, r2
 80054f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	0151      	lsls	r1, r2, #5
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	440a      	add	r2, r1
 80054fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005502:	f043 0302 	orr.w	r3, r3, #2
 8005506:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8005508:	6879      	ldr	r1, [r7, #4]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	4613      	mov	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	00db      	lsls	r3, r3, #3
 8005514:	440b      	add	r3, r1
 8005516:	3358      	adds	r3, #88	; 0x58
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	1c59      	adds	r1, r3, #1
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	4613      	mov	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4413      	add	r3, r2
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	4403      	add	r3, r0
 800552a:	3358      	adds	r3, #88	; 0x58
 800552c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	4613      	mov	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	4413      	add	r3, r2
 8005538:	00db      	lsls	r3, r3, #3
 800553a:	440b      	add	r3, r1
 800553c:	335d      	adds	r3, #93	; 0x5d
 800553e:	2206      	movs	r2, #6
 8005540:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	b2d2      	uxtb	r2, r2
 800554a:	4611      	mov	r1, r2
 800554c:	4618      	mov	r0, r3
 800554e:	f004 ff8c 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	015a      	lsls	r2, r3, #5
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	4413      	add	r3, r2
 800555a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800555e:	461a      	mov	r2, r3
 8005560:	2380      	movs	r3, #128	; 0x80
 8005562:	6093      	str	r3, [r2, #8]
}
 8005564:	e083      	b.n	800566e <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	015a      	lsls	r2, r3, #5
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	4413      	add	r3, r2
 800556e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	f003 0310 	and.w	r3, r3, #16
 8005578:	2b10      	cmp	r3, #16
 800557a:	d178      	bne.n	800566e <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	4613      	mov	r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	4413      	add	r3, r2
 8005586:	00db      	lsls	r3, r3, #3
 8005588:	440b      	add	r3, r1
 800558a:	333f      	adds	r3, #63	; 0x3f
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	2b03      	cmp	r3, #3
 8005590:	d122      	bne.n	80055d8 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	4613      	mov	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	4413      	add	r3, r2
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	440b      	add	r3, r1
 80055a0:	3358      	adds	r3, #88	; 0x58
 80055a2:	2200      	movs	r2, #0
 80055a4:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	015a      	lsls	r2, r3, #5
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	4413      	add	r3, r2
 80055ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	0151      	lsls	r1, r2, #5
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	440a      	add	r2, r1
 80055bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055c0:	f043 0302 	orr.w	r3, r3, #2
 80055c4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	4611      	mov	r1, r2
 80055d0:	4618      	mov	r0, r3
 80055d2:	f004 ff4a 	bl	800a46a <USB_HC_Halt>
 80055d6:	e041      	b.n	800565c <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80055d8:	6879      	ldr	r1, [r7, #4]
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	4613      	mov	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	4413      	add	r3, r2
 80055e2:	00db      	lsls	r3, r3, #3
 80055e4:	440b      	add	r3, r1
 80055e6:	333f      	adds	r3, #63	; 0x3f
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80055ee:	6879      	ldr	r1, [r7, #4]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	4613      	mov	r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	4413      	add	r3, r2
 80055f8:	00db      	lsls	r3, r3, #3
 80055fa:	440b      	add	r3, r1
 80055fc:	333f      	adds	r3, #63	; 0x3f
 80055fe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005600:	2b02      	cmp	r3, #2
 8005602:	d12b      	bne.n	800565c <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005604:	6879      	ldr	r1, [r7, #4]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	4613      	mov	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	00db      	lsls	r3, r3, #3
 8005610:	440b      	add	r3, r1
 8005612:	3358      	adds	r3, #88	; 0x58
 8005614:	2200      	movs	r2, #0
 8005616:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 8005618:	6879      	ldr	r1, [r7, #4]
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	4613      	mov	r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	4413      	add	r3, r2
 8005622:	00db      	lsls	r3, r3, #3
 8005624:	440b      	add	r3, r1
 8005626:	335d      	adds	r3, #93	; 0x5d
 8005628:	2203      	movs	r2, #3
 800562a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	015a      	lsls	r2, r3, #5
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	4413      	add	r3, r2
 8005634:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	0151      	lsls	r1, r2, #5
 800563e:	693a      	ldr	r2, [r7, #16]
 8005640:	440a      	add	r2, r1
 8005642:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005646:	f043 0302 	orr.w	r3, r3, #2
 800564a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	b2d2      	uxtb	r2, r2
 8005654:	4611      	mov	r1, r2
 8005656:	4618      	mov	r0, r3
 8005658:	f004 ff07 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	015a      	lsls	r2, r3, #5
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	4413      	add	r3, r2
 8005664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005668:	461a      	mov	r2, r3
 800566a:	2310      	movs	r3, #16
 800566c:	6093      	str	r3, [r2, #8]
}
 800566e:	bf00      	nop
 8005670:	3718      	adds	r7, #24
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b086      	sub	sp, #24
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
 800567e:	460b      	mov	r3, r1
 8005680:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800568c:	78fb      	ldrb	r3, [r7, #3]
 800568e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	015a      	lsls	r2, r3, #5
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	4413      	add	r3, r2
 8005698:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	f003 0304 	and.w	r3, r3, #4
 80056a2:	2b04      	cmp	r3, #4
 80056a4:	d119      	bne.n	80056da <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	015a      	lsls	r2, r3, #5
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	4413      	add	r3, r2
 80056ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056b2:	461a      	mov	r2, r3
 80056b4:	2304      	movs	r3, #4
 80056b6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	0151      	lsls	r1, r2, #5
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	440a      	add	r2, r1
 80056ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056d2:	f043 0302 	orr.w	r3, r3, #2
 80056d6:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80056d8:	e31e      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	015a      	lsls	r2, r3, #5
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	4413      	add	r3, r2
 80056e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 0320 	and.w	r3, r3, #32
 80056ec:	2b20      	cmp	r3, #32
 80056ee:	d141      	bne.n	8005774 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	015a      	lsls	r2, r3, #5
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	4413      	add	r3, r2
 80056f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056fc:	461a      	mov	r2, r3
 80056fe:	2320      	movs	r3, #32
 8005700:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005702:	6879      	ldr	r1, [r7, #4]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4613      	mov	r3, r2
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	4413      	add	r3, r2
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	440b      	add	r3, r1
 8005710:	333d      	adds	r3, #61	; 0x3d
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	2b01      	cmp	r3, #1
 8005716:	f040 82ff 	bne.w	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 800571a:	6879      	ldr	r1, [r7, #4]
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	4613      	mov	r3, r2
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	4413      	add	r3, r2
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	440b      	add	r3, r1
 8005728:	333d      	adds	r3, #61	; 0x3d
 800572a:	2200      	movs	r2, #0
 800572c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800572e:	6879      	ldr	r1, [r7, #4]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	4613      	mov	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	00db      	lsls	r3, r3, #3
 800573a:	440b      	add	r3, r1
 800573c:	335c      	adds	r3, #92	; 0x5c
 800573e:	2202      	movs	r2, #2
 8005740:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	015a      	lsls	r2, r3, #5
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	4413      	add	r3, r2
 800574a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	0151      	lsls	r1, r2, #5
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	440a      	add	r2, r1
 8005758:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800575c:	f043 0302 	orr.w	r3, r3, #2
 8005760:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68fa      	ldr	r2, [r7, #12]
 8005768:	b2d2      	uxtb	r2, r2
 800576a:	4611      	mov	r1, r2
 800576c:	4618      	mov	r0, r3
 800576e:	f004 fe7c 	bl	800a46a <USB_HC_Halt>
}
 8005772:	e2d1      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	015a      	lsls	r2, r3, #5
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	4413      	add	r3, r2
 800577c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005786:	2b40      	cmp	r3, #64	; 0x40
 8005788:	d13f      	bne.n	800580a <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 800578a:	6879      	ldr	r1, [r7, #4]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	4613      	mov	r3, r2
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	4413      	add	r3, r2
 8005794:	00db      	lsls	r3, r3, #3
 8005796:	440b      	add	r3, r1
 8005798:	335d      	adds	r3, #93	; 0x5d
 800579a:	2204      	movs	r2, #4
 800579c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800579e:	6879      	ldr	r1, [r7, #4]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	00db      	lsls	r3, r3, #3
 80057aa:	440b      	add	r3, r1
 80057ac:	333d      	adds	r3, #61	; 0x3d
 80057ae:	2201      	movs	r2, #1
 80057b0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80057b2:	6879      	ldr	r1, [r7, #4]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	4613      	mov	r3, r2
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4413      	add	r3, r2
 80057bc:	00db      	lsls	r3, r3, #3
 80057be:	440b      	add	r3, r1
 80057c0:	3358      	adds	r3, #88	; 0x58
 80057c2:	2200      	movs	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	015a      	lsls	r2, r3, #5
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	4413      	add	r3, r2
 80057ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	0151      	lsls	r1, r2, #5
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	440a      	add	r2, r1
 80057dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057e0:	f043 0302 	orr.w	r3, r3, #2
 80057e4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	b2d2      	uxtb	r2, r2
 80057ee:	4611      	mov	r1, r2
 80057f0:	4618      	mov	r0, r3
 80057f2:	f004 fe3a 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	015a      	lsls	r2, r3, #5
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	4413      	add	r3, r2
 80057fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005802:	461a      	mov	r2, r3
 8005804:	2340      	movs	r3, #64	; 0x40
 8005806:	6093      	str	r3, [r2, #8]
}
 8005808:	e286      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	015a      	lsls	r2, r3, #5
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	4413      	add	r3, r2
 8005812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800581c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005820:	d122      	bne.n	8005868 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	015a      	lsls	r2, r3, #5
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	4413      	add	r3, r2
 800582a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	0151      	lsls	r1, r2, #5
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	440a      	add	r2, r1
 8005838:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800583c:	f043 0302 	orr.w	r3, r3, #2
 8005840:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	b2d2      	uxtb	r2, r2
 800584a:	4611      	mov	r1, r2
 800584c:	4618      	mov	r0, r3
 800584e:	f004 fe0c 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	015a      	lsls	r2, r3, #5
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	4413      	add	r3, r2
 800585a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800585e:	461a      	mov	r2, r3
 8005860:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005864:	6093      	str	r3, [r2, #8]
}
 8005866:	e257      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	015a      	lsls	r2, r3, #5
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	4413      	add	r3, r2
 8005870:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b01      	cmp	r3, #1
 800587c:	d135      	bne.n	80058ea <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800587e:	6879      	ldr	r1, [r7, #4]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	4613      	mov	r3, r2
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	4413      	add	r3, r2
 8005888:	00db      	lsls	r3, r3, #3
 800588a:	440b      	add	r3, r1
 800588c:	3358      	adds	r3, #88	; 0x58
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	015a      	lsls	r2, r3, #5
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	4413      	add	r3, r2
 800589a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	0151      	lsls	r1, r2, #5
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	440a      	add	r2, r1
 80058a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058ac:	f043 0302 	orr.w	r3, r3, #2
 80058b0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	b2d2      	uxtb	r2, r2
 80058ba:	4611      	mov	r1, r2
 80058bc:	4618      	mov	r0, r3
 80058be:	f004 fdd4 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	015a      	lsls	r2, r3, #5
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	4413      	add	r3, r2
 80058ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ce:	461a      	mov	r2, r3
 80058d0:	2301      	movs	r3, #1
 80058d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80058d4:	6879      	ldr	r1, [r7, #4]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	4613      	mov	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	4413      	add	r3, r2
 80058de:	00db      	lsls	r3, r3, #3
 80058e0:	440b      	add	r3, r1
 80058e2:	335d      	adds	r3, #93	; 0x5d
 80058e4:	2201      	movs	r2, #1
 80058e6:	701a      	strb	r2, [r3, #0]
}
 80058e8:	e216      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	015a      	lsls	r2, r3, #5
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	4413      	add	r3, r2
 80058f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 0308 	and.w	r3, r3, #8
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d12b      	bne.n	8005958 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	015a      	lsls	r2, r3, #5
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	4413      	add	r3, r2
 8005908:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800590c:	461a      	mov	r2, r3
 800590e:	2308      	movs	r3, #8
 8005910:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	015a      	lsls	r2, r3, #5
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	4413      	add	r3, r2
 800591a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	0151      	lsls	r1, r2, #5
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	440a      	add	r2, r1
 8005928:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800592c:	f043 0302 	orr.w	r3, r3, #2
 8005930:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	b2d2      	uxtb	r2, r2
 800593a:	4611      	mov	r1, r2
 800593c:	4618      	mov	r0, r3
 800593e:	f004 fd94 	bl	800a46a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8005942:	6879      	ldr	r1, [r7, #4]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	4613      	mov	r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	4413      	add	r3, r2
 800594c:	00db      	lsls	r3, r3, #3
 800594e:	440b      	add	r3, r1
 8005950:	335d      	adds	r3, #93	; 0x5d
 8005952:	2205      	movs	r2, #5
 8005954:	701a      	strb	r2, [r3, #0]
}
 8005956:	e1df      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	015a      	lsls	r2, r3, #5
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	4413      	add	r3, r2
 8005960:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f003 0310 	and.w	r3, r3, #16
 800596a:	2b10      	cmp	r3, #16
 800596c:	d135      	bne.n	80059da <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800596e:	6879      	ldr	r1, [r7, #4]
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	4613      	mov	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4413      	add	r3, r2
 8005978:	00db      	lsls	r3, r3, #3
 800597a:	440b      	add	r3, r1
 800597c:	3358      	adds	r3, #88	; 0x58
 800597e:	2200      	movs	r2, #0
 8005980:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005982:	6879      	ldr	r1, [r7, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4613      	mov	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	00db      	lsls	r3, r3, #3
 800598e:	440b      	add	r3, r1
 8005990:	335d      	adds	r3, #93	; 0x5d
 8005992:	2203      	movs	r2, #3
 8005994:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	015a      	lsls	r2, r3, #5
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	4413      	add	r3, r2
 800599e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	0151      	lsls	r1, r2, #5
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	440a      	add	r2, r1
 80059ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059b0:	f043 0302 	orr.w	r3, r3, #2
 80059b4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	b2d2      	uxtb	r2, r2
 80059be:	4611      	mov	r1, r2
 80059c0:	4618      	mov	r0, r3
 80059c2:	f004 fd52 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	015a      	lsls	r2, r3, #5
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	4413      	add	r3, r2
 80059ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059d2:	461a      	mov	r2, r3
 80059d4:	2310      	movs	r3, #16
 80059d6:	6093      	str	r3, [r2, #8]
}
 80059d8:	e19e      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	015a      	lsls	r2, r3, #5
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	4413      	add	r3, r2
 80059e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059ec:	2b80      	cmp	r3, #128	; 0x80
 80059ee:	d12b      	bne.n	8005a48 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	015a      	lsls	r2, r3, #5
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	4413      	add	r3, r2
 80059f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	0151      	lsls	r1, r2, #5
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	440a      	add	r2, r1
 8005a06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a0a:	f043 0302 	orr.w	r3, r3, #2
 8005a0e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	4611      	mov	r1, r2
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f004 fd25 	bl	800a46a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005a20:	6879      	ldr	r1, [r7, #4]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4613      	mov	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4413      	add	r3, r2
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	440b      	add	r3, r1
 8005a2e:	335d      	adds	r3, #93	; 0x5d
 8005a30:	2206      	movs	r2, #6
 8005a32:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	015a      	lsls	r2, r3, #5
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a40:	461a      	mov	r2, r3
 8005a42:	2380      	movs	r3, #128	; 0x80
 8005a44:	6093      	str	r3, [r2, #8]
}
 8005a46:	e167      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	015a      	lsls	r2, r3, #5
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	4413      	add	r3, r2
 8005a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a5e:	d135      	bne.n	8005acc <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	015a      	lsls	r2, r3, #5
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	4413      	add	r3, r2
 8005a68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	0151      	lsls	r1, r2, #5
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	440a      	add	r2, r1
 8005a76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a7a:	f043 0302 	orr.w	r3, r3, #2
 8005a7e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	b2d2      	uxtb	r2, r2
 8005a88:	4611      	mov	r1, r2
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f004 fced 	bl	800a46a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	015a      	lsls	r2, r3, #5
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	4413      	add	r3, r2
 8005a98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	2310      	movs	r3, #16
 8005aa0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	015a      	lsls	r2, r3, #5
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ab4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005ab6:	6879      	ldr	r1, [r7, #4]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	4613      	mov	r3, r2
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	4413      	add	r3, r2
 8005ac0:	00db      	lsls	r3, r3, #3
 8005ac2:	440b      	add	r3, r1
 8005ac4:	335d      	adds	r3, #93	; 0x5d
 8005ac6:	2208      	movs	r2, #8
 8005ac8:	701a      	strb	r2, [r3, #0]
}
 8005aca:	e125      	b.n	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	f040 811a 	bne.w	8005d18 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	015a      	lsls	r2, r3, #5
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	4413      	add	r3, r2
 8005aec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	0151      	lsls	r1, r2, #5
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	440a      	add	r2, r1
 8005afa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005afe:	f023 0302 	bic.w	r3, r3, #2
 8005b02:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	4413      	add	r3, r2
 8005b0e:	00db      	lsls	r3, r3, #3
 8005b10:	440b      	add	r3, r1
 8005b12:	335d      	adds	r3, #93	; 0x5d
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d137      	bne.n	8005b8a <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005b1a:	6879      	ldr	r1, [r7, #4]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	4413      	add	r3, r2
 8005b24:	00db      	lsls	r3, r3, #3
 8005b26:	440b      	add	r3, r1
 8005b28:	335c      	adds	r3, #92	; 0x5c
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005b2e:	6879      	ldr	r1, [r7, #4]
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	4613      	mov	r3, r2
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	4413      	add	r3, r2
 8005b38:	00db      	lsls	r3, r3, #3
 8005b3a:	440b      	add	r3, r1
 8005b3c:	333f      	adds	r3, #63	; 0x3f
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d00b      	beq.n	8005b5c <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	4413      	add	r3, r2
 8005b4e:	00db      	lsls	r3, r3, #3
 8005b50:	440b      	add	r3, r1
 8005b52:	333f      	adds	r3, #63	; 0x3f
 8005b54:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005b56:	2b03      	cmp	r3, #3
 8005b58:	f040 80c5 	bne.w	8005ce6 <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8005b5c:	6879      	ldr	r1, [r7, #4]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	4613      	mov	r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	4413      	add	r3, r2
 8005b66:	00db      	lsls	r3, r3, #3
 8005b68:	440b      	add	r3, r1
 8005b6a:	3351      	adds	r3, #81	; 0x51
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	f083 0301 	eor.w	r3, r3, #1
 8005b72:	b2d8      	uxtb	r0, r3
 8005b74:	6879      	ldr	r1, [r7, #4]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	00db      	lsls	r3, r3, #3
 8005b80:	440b      	add	r3, r1
 8005b82:	3351      	adds	r3, #81	; 0x51
 8005b84:	4602      	mov	r2, r0
 8005b86:	701a      	strb	r2, [r3, #0]
 8005b88:	e0ad      	b.n	8005ce6 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005b8a:	6879      	ldr	r1, [r7, #4]
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	00db      	lsls	r3, r3, #3
 8005b96:	440b      	add	r3, r1
 8005b98:	335d      	adds	r3, #93	; 0x5d
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	2b03      	cmp	r3, #3
 8005b9e:	d10a      	bne.n	8005bb6 <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005ba0:	6879      	ldr	r1, [r7, #4]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	00db      	lsls	r3, r3, #3
 8005bac:	440b      	add	r3, r1
 8005bae:	335c      	adds	r3, #92	; 0x5c
 8005bb0:	2202      	movs	r2, #2
 8005bb2:	701a      	strb	r2, [r3, #0]
 8005bb4:	e097      	b.n	8005ce6 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005bb6:	6879      	ldr	r1, [r7, #4]
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	4413      	add	r3, r2
 8005bc0:	00db      	lsls	r3, r3, #3
 8005bc2:	440b      	add	r3, r1
 8005bc4:	335d      	adds	r3, #93	; 0x5d
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	2b04      	cmp	r3, #4
 8005bca:	d10a      	bne.n	8005be2 <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005bcc:	6879      	ldr	r1, [r7, #4]
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	4413      	add	r3, r2
 8005bd6:	00db      	lsls	r3, r3, #3
 8005bd8:	440b      	add	r3, r1
 8005bda:	335c      	adds	r3, #92	; 0x5c
 8005bdc:	2202      	movs	r2, #2
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	e081      	b.n	8005ce6 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005be2:	6879      	ldr	r1, [r7, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	4613      	mov	r3, r2
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	4413      	add	r3, r2
 8005bec:	00db      	lsls	r3, r3, #3
 8005bee:	440b      	add	r3, r1
 8005bf0:	335d      	adds	r3, #93	; 0x5d
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	2b05      	cmp	r3, #5
 8005bf6:	d10a      	bne.n	8005c0e <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005bf8:	6879      	ldr	r1, [r7, #4]
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	00db      	lsls	r3, r3, #3
 8005c04:	440b      	add	r3, r1
 8005c06:	335c      	adds	r3, #92	; 0x5c
 8005c08:	2205      	movs	r2, #5
 8005c0a:	701a      	strb	r2, [r3, #0]
 8005c0c:	e06b      	b.n	8005ce6 <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005c0e:	6879      	ldr	r1, [r7, #4]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4613      	mov	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	4413      	add	r3, r2
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	440b      	add	r3, r1
 8005c1c:	335d      	adds	r3, #93	; 0x5d
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	2b06      	cmp	r3, #6
 8005c22:	d00a      	beq.n	8005c3a <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005c24:	6879      	ldr	r1, [r7, #4]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4413      	add	r3, r2
 8005c2e:	00db      	lsls	r3, r3, #3
 8005c30:	440b      	add	r3, r1
 8005c32:	335d      	adds	r3, #93	; 0x5d
 8005c34:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005c36:	2b08      	cmp	r3, #8
 8005c38:	d155      	bne.n	8005ce6 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8005c3a:	6879      	ldr	r1, [r7, #4]
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	4413      	add	r3, r2
 8005c44:	00db      	lsls	r3, r3, #3
 8005c46:	440b      	add	r3, r1
 8005c48:	3358      	adds	r3, #88	; 0x58
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	1c59      	adds	r1, r3, #1
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	4613      	mov	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	00db      	lsls	r3, r3, #3
 8005c5a:	4403      	add	r3, r0
 8005c5c:	3358      	adds	r3, #88	; 0x58
 8005c5e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005c60:	6879      	ldr	r1, [r7, #4]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	4613      	mov	r3, r2
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4413      	add	r3, r2
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	440b      	add	r3, r1
 8005c6e:	3358      	adds	r3, #88	; 0x58
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b03      	cmp	r3, #3
 8005c74:	d914      	bls.n	8005ca0 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005c76:	6879      	ldr	r1, [r7, #4]
 8005c78:	68fa      	ldr	r2, [r7, #12]
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4413      	add	r3, r2
 8005c80:	00db      	lsls	r3, r3, #3
 8005c82:	440b      	add	r3, r1
 8005c84:	3358      	adds	r3, #88	; 0x58
 8005c86:	2200      	movs	r2, #0
 8005c88:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005c8a:	6879      	ldr	r1, [r7, #4]
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	00db      	lsls	r3, r3, #3
 8005c96:	440b      	add	r3, r1
 8005c98:	335c      	adds	r3, #92	; 0x5c
 8005c9a:	2204      	movs	r2, #4
 8005c9c:	701a      	strb	r2, [r3, #0]
 8005c9e:	e009      	b.n	8005cb4 <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005ca0:	6879      	ldr	r1, [r7, #4]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4613      	mov	r3, r2
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	4413      	add	r3, r2
 8005caa:	00db      	lsls	r3, r3, #3
 8005cac:	440b      	add	r3, r1
 8005cae:	335c      	adds	r3, #92	; 0x5c
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	015a      	lsls	r2, r3, #5
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	4413      	add	r3, r2
 8005cbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005cca:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005cd2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	015a      	lsls	r2, r3, #5
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	4413      	add	r3, r2
 8005cee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	b2d8      	uxtb	r0, r3
 8005cfc:	6879      	ldr	r1, [r7, #4]
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	4613      	mov	r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4413      	add	r3, r2
 8005d06:	00db      	lsls	r3, r3, #3
 8005d08:	440b      	add	r3, r1
 8005d0a:	335c      	adds	r3, #92	; 0x5c
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	4601      	mov	r1, r0
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f006 fbe6 	bl	800c4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005d18:	bf00      	nop
 8005d1a:	3718      	adds	r7, #24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08a      	sub	sp, #40	; 0x28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d30:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	f003 030f 	and.w	r3, r3, #15
 8005d40:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	0c5b      	lsrs	r3, r3, #17
 8005d46:	f003 030f 	and.w	r3, r3, #15
 8005d4a:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	091b      	lsrs	r3, r3, #4
 8005d50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d54:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d003      	beq.n	8005d64 <HCD_RXQLVL_IRQHandler+0x44>
 8005d5c:	2b05      	cmp	r3, #5
 8005d5e:	f000 8082 	beq.w	8005e66 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005d62:	e083      	b.n	8005e6c <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d07f      	beq.n	8005e6a <HCD_RXQLVL_IRQHandler+0x14a>
 8005d6a:	6879      	ldr	r1, [r7, #4]
 8005d6c:	69ba      	ldr	r2, [r7, #24]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	00db      	lsls	r3, r3, #3
 8005d76:	440b      	add	r3, r1
 8005d78:	3344      	adds	r3, #68	; 0x44
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d074      	beq.n	8005e6a <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6818      	ldr	r0, [r3, #0]
 8005d84:	6879      	ldr	r1, [r7, #4]
 8005d86:	69ba      	ldr	r2, [r7, #24]
 8005d88:	4613      	mov	r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	4413      	add	r3, r2
 8005d8e:	00db      	lsls	r3, r3, #3
 8005d90:	440b      	add	r3, r1
 8005d92:	3344      	adds	r3, #68	; 0x44
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	b292      	uxth	r2, r2
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	f003 ff9f 	bl	8009cde <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005da0:	6879      	ldr	r1, [r7, #4]
 8005da2:	69ba      	ldr	r2, [r7, #24]
 8005da4:	4613      	mov	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	4413      	add	r3, r2
 8005daa:	00db      	lsls	r3, r3, #3
 8005dac:	440b      	add	r3, r1
 8005dae:	3344      	adds	r3, #68	; 0x44
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	18d1      	adds	r1, r2, r3
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	69ba      	ldr	r2, [r7, #24]
 8005dba:	4613      	mov	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	00db      	lsls	r3, r3, #3
 8005dc2:	4403      	add	r3, r0
 8005dc4:	3344      	adds	r3, #68	; 0x44
 8005dc6:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8005dc8:	6879      	ldr	r1, [r7, #4]
 8005dca:	69ba      	ldr	r2, [r7, #24]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	4413      	add	r3, r2
 8005dd2:	00db      	lsls	r3, r3, #3
 8005dd4:	440b      	add	r3, r1
 8005dd6:	334c      	adds	r3, #76	; 0x4c
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	18d1      	adds	r1, r2, r3
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	69ba      	ldr	r2, [r7, #24]
 8005de2:	4613      	mov	r3, r2
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	4413      	add	r3, r2
 8005de8:	00db      	lsls	r3, r3, #3
 8005dea:	4403      	add	r3, r0
 8005dec:	334c      	adds	r3, #76	; 0x4c
 8005dee:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	015a      	lsls	r2, r3, #5
 8005df4:	6a3b      	ldr	r3, [r7, #32]
 8005df6:	4413      	add	r3, r2
 8005df8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dfc:	691a      	ldr	r2, [r3, #16]
 8005dfe:	4b1d      	ldr	r3, [pc, #116]	; (8005e74 <HCD_RXQLVL_IRQHandler+0x154>)
 8005e00:	4013      	ands	r3, r2
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d031      	beq.n	8005e6a <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	015a      	lsls	r2, r3, #5
 8005e0a:	6a3b      	ldr	r3, [r7, #32]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005e1c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e24:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	015a      	lsls	r2, r3, #5
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e32:	461a      	mov	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8005e38:	6879      	ldr	r1, [r7, #4]
 8005e3a:	69ba      	ldr	r2, [r7, #24]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4413      	add	r3, r2
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	440b      	add	r3, r1
 8005e46:	3350      	adds	r3, #80	; 0x50
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	f083 0301 	eor.w	r3, r3, #1
 8005e4e:	b2d8      	uxtb	r0, r3
 8005e50:	6879      	ldr	r1, [r7, #4]
 8005e52:	69ba      	ldr	r2, [r7, #24]
 8005e54:	4613      	mov	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	4413      	add	r3, r2
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	440b      	add	r3, r1
 8005e5e:	3350      	adds	r3, #80	; 0x50
 8005e60:	4602      	mov	r2, r0
 8005e62:	701a      	strb	r2, [r3, #0]
      break;
 8005e64:	e001      	b.n	8005e6a <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8005e66:	bf00      	nop
 8005e68:	e000      	b.n	8005e6c <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8005e6a:	bf00      	nop
  }
}
 8005e6c:	bf00      	nop
 8005e6e:	3728      	adds	r7, #40	; 0x28
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	1ff80000 	.word	0x1ff80000

08005e78 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005ea4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f003 0302 	and.w	r3, r3, #2
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d113      	bne.n	8005ed8 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f003 0301 	and.w	r3, r3, #1
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d10a      	bne.n	8005ed0 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	699a      	ldr	r2, [r3, #24]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005ec8:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f006 faee 	bl	800c4ac <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	f043 0302 	orr.w	r3, r3, #2
 8005ed6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f003 0308 	and.w	r3, r3, #8
 8005ede:	2b08      	cmp	r3, #8
 8005ee0:	d147      	bne.n	8005f72 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	f043 0308 	orr.w	r3, r3, #8
 8005ee8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	2b04      	cmp	r3, #4
 8005ef2:	d129      	bne.n	8005f48 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d113      	bne.n	8005f24 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005f02:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005f06:	d106      	bne.n	8005f16 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2102      	movs	r1, #2
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f003 ffe2 	bl	8009ed8 <USB_InitFSLSPClkSel>
 8005f14:	e011      	b.n	8005f3a <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2101      	movs	r1, #1
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f003 ffdb 	bl	8009ed8 <USB_InitFSLSPClkSel>
 8005f22:	e00a      	b.n	8005f3a <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d106      	bne.n	8005f3a <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f32:	461a      	mov	r2, r3
 8005f34:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005f38:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f006 fae0 	bl	800c500 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f006 fab3 	bl	800c4ac <HAL_HCD_Connect_Callback>
 8005f46:	e014      	b.n	8005f72 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f006 fae7 	bl	800c51c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005f5c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005f60:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	699a      	ldr	r2, [r3, #24]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005f70:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f003 0320 	and.w	r3, r3, #32
 8005f78:	2b20      	cmp	r3, #32
 8005f7a:	d103      	bne.n	8005f84 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	f043 0320 	orr.w	r3, r3, #32
 8005f82:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	6013      	str	r3, [r2, #0]
}
 8005f90:	bf00      	nop
 8005f92:	3718      	adds	r7, #24
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e081      	b.n	80060ae <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d106      	bne.n	8005fc4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7fb ffda 	bl	8001f78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2224      	movs	r2, #36	; 0x24
 8005fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f022 0201 	bic.w	r2, r2, #1
 8005fda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005fe8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689a      	ldr	r2, [r3, #8]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ff8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d107      	bne.n	8006012 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	689a      	ldr	r2, [r3, #8]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800600e:	609a      	str	r2, [r3, #8]
 8006010:	e006      	b.n	8006020 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	689a      	ldr	r2, [r3, #8]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800601e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	2b02      	cmp	r3, #2
 8006026:	d104      	bne.n	8006032 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006030:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	6812      	ldr	r2, [r2, #0]
 800603c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006040:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006044:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68da      	ldr	r2, [r3, #12]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006054:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	691a      	ldr	r2, [r3, #16]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	ea42 0103 	orr.w	r1, r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	021a      	lsls	r2, r3, #8
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	69d9      	ldr	r1, [r3, #28]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a1a      	ldr	r2, [r3, #32]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	430a      	orrs	r2, r1
 800607e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f042 0201 	orr.w	r2, r2, #1
 800608e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2220      	movs	r2, #32
 800609a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3708      	adds	r7, #8
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80060b6:	b480      	push	{r7}
 80060b8:	b083      	sub	sp, #12
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
 80060be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b20      	cmp	r3, #32
 80060ca:	d138      	bne.n	800613e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d101      	bne.n	80060da <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80060d6:	2302      	movs	r3, #2
 80060d8:	e032      	b.n	8006140 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2224      	movs	r2, #36	; 0x24
 80060e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f022 0201 	bic.w	r2, r2, #1
 80060f8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006108:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	6819      	ldr	r1, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	430a      	orrs	r2, r1
 8006118:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f042 0201 	orr.w	r2, r2, #1
 8006128:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2220      	movs	r2, #32
 800612e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800613a:	2300      	movs	r3, #0
 800613c:	e000      	b.n	8006140 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800613e:	2302      	movs	r3, #2
  }
}
 8006140:	4618      	mov	r0, r3
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800615c:	b2db      	uxtb	r3, r3
 800615e:	2b20      	cmp	r3, #32
 8006160:	d139      	bne.n	80061d6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006168:	2b01      	cmp	r3, #1
 800616a:	d101      	bne.n	8006170 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800616c:	2302      	movs	r3, #2
 800616e:	e033      	b.n	80061d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2224      	movs	r2, #36	; 0x24
 800617c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0201 	bic.w	r2, r2, #1
 800618e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800619e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	021b      	lsls	r3, r3, #8
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f042 0201 	orr.w	r2, r2, #1
 80061c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2220      	movs	r2, #32
 80061c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80061d2:	2300      	movs	r3, #0
 80061d4:	e000      	b.n	80061d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80061d6:	2302      	movs	r3, #2
  }
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3714      	adds	r7, #20
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d101      	bne.n	80061f6 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	e0af      	b.n	8006356 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d106      	bne.n	8006210 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7fb fef8 	bl	8002000 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 0201 	bic.w	r2, r2, #1
 8006226:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006228:	2300      	movs	r3, #0
 800622a:	617b      	str	r3, [r7, #20]
 800622c:	e00a      	b.n	8006244 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	3304      	adds	r3, #4
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	4413      	add	r3, r2
 800623a:	2200      	movs	r2, #0
 800623c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	3301      	adds	r3, #1
 8006242:	617b      	str	r3, [r7, #20]
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	2b0f      	cmp	r3, #15
 8006248:	d9f1      	bls.n	800622e <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	689a      	ldr	r2, [r3, #8]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f042 0204 	orr.w	r2, r2, #4
 8006258:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	685a      	ldr	r2, [r3, #4]
 8006260:	4b3f      	ldr	r3, [pc, #252]	; (8006360 <HAL_LCD_Init+0x17c>)
 8006262:	4013      	ands	r3, r2
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	6851      	ldr	r1, [r2, #4]
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	6892      	ldr	r2, [r2, #8]
 800626c:	4311      	orrs	r1, r2
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006272:	4311      	orrs	r1, r2
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006278:	4311      	orrs	r1, r2
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	69d2      	ldr	r2, [r2, #28]
 800627e:	4311      	orrs	r1, r2
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	6a12      	ldr	r2, [r2, #32]
 8006284:	4311      	orrs	r1, r2
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	6992      	ldr	r2, [r2, #24]
 800628a:	4311      	orrs	r1, r2
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006290:	4311      	orrs	r1, r2
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	6812      	ldr	r2, [r2, #0]
 8006296:	430b      	orrs	r3, r1
 8006298:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f94c 	bl	8006538 <LCD_WaitForSynchro>
 80062a0:	4603      	mov	r3, r0
 80062a2:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 80062a4:	7cfb      	ldrb	r3, [r7, #19]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d001      	beq.n	80062ae <HAL_LCD_Init+0xca>
  {
    return status;
 80062aa:	7cfb      	ldrb	r3, [r7, #19]
 80062ac:	e053      	b.n	8006356 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68da      	ldr	r2, [r3, #12]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	431a      	orrs	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	431a      	orrs	r2, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062cc:	431a      	orrs	r2, r3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f042 0201 	orr.w	r2, r2, #1
 80062e4:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80062e6:	f7fc fffb 	bl	80032e0 <HAL_GetTick>
 80062ea:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80062ec:	e00c      	b.n	8006308 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80062ee:	f7fc fff7 	bl	80032e0 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062fc:	d904      	bls.n	8006308 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2208      	movs	r2, #8
 8006302:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e026      	b.n	8006356 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b01      	cmp	r3, #1
 8006314:	d1eb      	bne.n	80062ee <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006316:	f7fc ffe3 	bl	80032e0 <HAL_GetTick>
 800631a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800631c:	e00c      	b.n	8006338 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800631e:	f7fc ffdf 	bl	80032e0 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800632c:	d904      	bls.n	8006338 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2210      	movs	r2, #16
 8006332:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e00e      	b.n	8006356 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f003 0310 	and.w	r3, r3, #16
 8006342:	2b10      	cmp	r3, #16
 8006344:	d1eb      	bne.n	800631e <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8006354:	7cfb      	ldrb	r3, [r7, #19]
}
 8006356:	4618      	mov	r0, r3
 8006358:	3718      	adds	r7, #24
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	fc00000e 	.word	0xfc00000e

08006364 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006378:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800637a:	7dfb      	ldrb	r3, [r7, #23]
 800637c:	2b01      	cmp	r3, #1
 800637e:	d002      	beq.n	8006386 <HAL_LCD_Write+0x22>
 8006380:	7dfb      	ldrb	r3, [r7, #23]
 8006382:	2b02      	cmp	r3, #2
 8006384:	d144      	bne.n	8006410 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800638c:	b2db      	uxtb	r3, r3
 800638e:	2b01      	cmp	r3, #1
 8006390:	d12a      	bne.n	80063e8 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006398:	2b01      	cmp	r3, #1
 800639a:	d101      	bne.n	80063a0 <HAL_LCD_Write+0x3c>
 800639c:	2302      	movs	r3, #2
 800639e:	e038      	b.n	8006412 <HAL_LCD_Write+0xae>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 80063b0:	f7fc ff96 	bl	80032e0 <HAL_GetTick>
 80063b4:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80063b6:	e010      	b.n	80063da <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80063b8:	f7fc ff92 	bl	80032e0 <HAL_GetTick>
 80063bc:	4602      	mov	r2, r0
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063c6:	d908      	bls.n	80063da <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2202      	movs	r2, #2
 80063cc:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e01b      	b.n	8006412 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f003 0304 	and.w	r3, r3, #4
 80063e4:	2b04      	cmp	r3, #4
 80063e6:	d0e7      	beq.n	80063b8 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	3304      	adds	r3, #4
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	4413      	add	r3, r2
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	401a      	ands	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6819      	ldr	r1, [r3, #0]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	431a      	orrs	r2, r3
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	3304      	adds	r3, #4
 8006406:	009b      	lsls	r3, r3, #2
 8006408:	440b      	add	r3, r1
 800640a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800640c:	2300      	movs	r3, #0
 800640e:	e000      	b.n	8006412 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
  }
}
 8006412:	4618      	mov	r0, r3
 8006414:	3718      	adds	r7, #24
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b086      	sub	sp, #24
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800642c:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800642e:	7cbb      	ldrb	r3, [r7, #18]
 8006430:	2b01      	cmp	r3, #1
 8006432:	d002      	beq.n	800643a <HAL_LCD_Clear+0x20>
 8006434:	7cbb      	ldrb	r3, [r7, #18]
 8006436:	2b02      	cmp	r3, #2
 8006438:	d140      	bne.n	80064bc <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006440:	2b01      	cmp	r3, #1
 8006442:	d101      	bne.n	8006448 <HAL_LCD_Clear+0x2e>
 8006444:	2302      	movs	r3, #2
 8006446:	e03a      	b.n	80064be <HAL_LCD_Clear+0xa4>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8006458:	f7fc ff42 	bl	80032e0 <HAL_GetTick>
 800645c:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800645e:	e010      	b.n	8006482 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006460:	f7fc ff3e 	bl	80032e0 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800646e:	d908      	bls.n	8006482 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2202      	movs	r2, #2
 8006474:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e01d      	b.n	80064be <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f003 0304 	and.w	r3, r3, #4
 800648c:	2b04      	cmp	r3, #4
 800648e:	d0e7      	beq.n	8006460 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006490:	2300      	movs	r3, #0
 8006492:	617b      	str	r3, [r7, #20]
 8006494:	e00a      	b.n	80064ac <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	3304      	adds	r3, #4
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4413      	add	r3, r2
 80064a2:	2200      	movs	r2, #0
 80064a4:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	3301      	adds	r3, #1
 80064aa:	617b      	str	r3, [r7, #20]
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	2b0f      	cmp	r3, #15
 80064b0:	d9f1      	bls.n	8006496 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f807 	bl	80064c6 <HAL_LCD_UpdateDisplayRequest>
 80064b8:	4603      	mov	r3, r0
 80064ba:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 80064bc:	7cfb      	ldrb	r3, [r7, #19]
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3718      	adds	r7, #24
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b084      	sub	sp, #16
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2208      	movs	r2, #8
 80064d4:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	689a      	ldr	r2, [r3, #8]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f042 0204 	orr.w	r2, r2, #4
 80064e4:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80064e6:	f7fc fefb 	bl	80032e0 <HAL_GetTick>
 80064ea:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80064ec:	e010      	b.n	8006510 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80064ee:	f7fc fef7 	bl	80032e0 <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064fc:	d908      	bls.n	8006510 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2204      	movs	r2, #4
 8006502:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e00f      	b.n	8006530 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f003 0308 	and.w	r3, r3, #8
 800651a:	2b08      	cmp	r3, #8
 800651c:	d1e7      	bne.n	80064ee <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006540:	f7fc fece 	bl	80032e0 <HAL_GetTick>
 8006544:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006546:	e00c      	b.n	8006562 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006548:	f7fc feca 	bl	80032e0 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006556:	d904      	bls.n	8006562 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e007      	b.n	8006572 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f003 0320 	and.w	r3, r3, #32
 800656c:	2b20      	cmp	r3, #32
 800656e:	d1eb      	bne.n	8006548 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8006570:	2300      	movs	r3, #0
}
 8006572:	4618      	mov	r0, r3
 8006574:	3710      	adds	r7, #16
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
	...

0800657c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800657c:	b480      	push	{r7}
 800657e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006580:	4b05      	ldr	r3, [pc, #20]	; (8006598 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a04      	ldr	r2, [pc, #16]	; (8006598 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800658a:	6013      	str	r3, [r2, #0]
}
 800658c:	bf00      	nop
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	40007000 	.word	0x40007000

0800659c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800659c:	b480      	push	{r7}
 800659e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80065a0:	4b04      	ldr	r3, [pc, #16]	; (80065b4 <HAL_PWREx_GetVoltageRange+0x18>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	40007000 	.word	0x40007000

080065b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065c6:	d130      	bne.n	800662a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80065c8:	4b23      	ldr	r3, [pc, #140]	; (8006658 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80065d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065d4:	d038      	beq.n	8006648 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80065d6:	4b20      	ldr	r3, [pc, #128]	; (8006658 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80065de:	4a1e      	ldr	r2, [pc, #120]	; (8006658 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80065e4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80065e6:	4b1d      	ldr	r3, [pc, #116]	; (800665c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	2232      	movs	r2, #50	; 0x32
 80065ec:	fb02 f303 	mul.w	r3, r2, r3
 80065f0:	4a1b      	ldr	r2, [pc, #108]	; (8006660 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80065f2:	fba2 2303 	umull	r2, r3, r2, r3
 80065f6:	0c9b      	lsrs	r3, r3, #18
 80065f8:	3301      	adds	r3, #1
 80065fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065fc:	e002      	b.n	8006604 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	3b01      	subs	r3, #1
 8006602:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006604:	4b14      	ldr	r3, [pc, #80]	; (8006658 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006606:	695b      	ldr	r3, [r3, #20]
 8006608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800660c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006610:	d102      	bne.n	8006618 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1f2      	bne.n	80065fe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006618:	4b0f      	ldr	r3, [pc, #60]	; (8006658 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006624:	d110      	bne.n	8006648 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e00f      	b.n	800664a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800662a:	4b0b      	ldr	r3, [pc, #44]	; (8006658 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006632:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006636:	d007      	beq.n	8006648 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006638:	4b07      	ldr	r3, [pc, #28]	; (8006658 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006640:	4a05      	ldr	r2, [pc, #20]	; (8006658 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006642:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006646:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3714      	adds	r7, #20
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop
 8006658:	40007000 	.word	0x40007000
 800665c:	20000014 	.word	0x20000014
 8006660:	431bde83 	.word	0x431bde83

08006664 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006664:	b480      	push	{r7}
 8006666:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006668:	4b05      	ldr	r3, [pc, #20]	; (8006680 <HAL_PWREx_EnableVddUSB+0x1c>)
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	4a04      	ldr	r2, [pc, #16]	; (8006680 <HAL_PWREx_EnableVddUSB+0x1c>)
 800666e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006672:	6053      	str	r3, [r2, #4]
}
 8006674:	bf00      	nop
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	40007000 	.word	0x40007000

08006684 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b086      	sub	sp, #24
 8006688:	af02      	add	r7, sp, #8
 800668a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800668c:	f7fc fe28 	bl	80032e0 <HAL_GetTick>
 8006690:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d101      	bne.n	800669c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e06f      	b.n	800677c <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d101      	bne.n	80066ac <HAL_QSPI_Init+0x28>
 80066a8:	2302      	movs	r3, #2
 80066aa:	e067      	b.n	800677c <HAL_QSPI_Init+0xf8>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d10b      	bne.n	80066d8 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f7fb fd3b 	bl	8002144 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80066ce:	f241 3188 	movw	r1, #5000	; 0x1388
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 f858 	bl	8006788 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	021a      	lsls	r2, r3, #8
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	430a      	orrs	r2, r1
 80066f0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f6:	9300      	str	r3, [sp, #0]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2200      	movs	r2, #0
 80066fc:	2120      	movs	r1, #32
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f850 	bl	80067a4 <QSPI_WaitFlagStateUntilTimeout>
 8006704:	4603      	mov	r3, r0
 8006706:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006708:	7afb      	ldrb	r3, [r7, #11]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d131      	bne.n	8006772 <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006718:	f023 0310 	bic.w	r3, r3, #16
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	6852      	ldr	r2, [r2, #4]
 8006720:	0611      	lsls	r1, r2, #24
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	68d2      	ldr	r2, [r2, #12]
 8006726:	4311      	orrs	r1, r2
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	6812      	ldr	r2, [r2, #0]
 800672c:	430b      	orrs	r3, r1
 800672e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685a      	ldr	r2, [r3, #4]
 8006736:	4b13      	ldr	r3, [pc, #76]	; (8006784 <HAL_QSPI_Init+0x100>)
 8006738:	4013      	ands	r3, r2
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	6912      	ldr	r2, [r2, #16]
 800673e:	0411      	lsls	r1, r2, #16
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	6952      	ldr	r2, [r2, #20]
 8006744:	4311      	orrs	r1, r2
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	6992      	ldr	r2, [r2, #24]
 800674a:	4311      	orrs	r1, r2
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	6812      	ldr	r2, [r2, #0]
 8006750:	430b      	orrs	r3, r1
 8006752:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0201 	orr.w	r2, r2, #1
 8006762:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800677a:	7afb      	ldrb	r3, [r7, #11]
}
 800677c:	4618      	mov	r0, r3
 800677e:	3710      	adds	r7, #16
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	ffe0f8fe 	.word	0xffe0f8fe

08006788 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	603b      	str	r3, [r7, #0]
 80067b0:	4613      	mov	r3, r2
 80067b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80067b4:	e01a      	b.n	80067ec <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067bc:	d016      	beq.n	80067ec <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067be:	f7fc fd8f 	bl	80032e0 <HAL_GetTick>
 80067c2:	4602      	mov	r2, r0
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	69ba      	ldr	r2, [r7, #24]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d302      	bcc.n	80067d4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d10b      	bne.n	80067ec <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2204      	movs	r2, #4
 80067d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e0:	f043 0201 	orr.w	r2, r3, #1
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e00e      	b.n	800680a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	689a      	ldr	r2, [r3, #8]
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	4013      	ands	r3, r2
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	bf14      	ite	ne
 80067fa:	2301      	movne	r3, #1
 80067fc:	2300      	moveq	r3, #0
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	461a      	mov	r2, r3
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	429a      	cmp	r2, r3
 8006806:	d1d6      	bne.n	80067b6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b088      	sub	sp, #32
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d101      	bne.n	8006826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	e39d      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006826:	4ba4      	ldr	r3, [pc, #656]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	f003 030c 	and.w	r3, r3, #12
 800682e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006830:	4ba1      	ldr	r3, [pc, #644]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f003 0303 	and.w	r3, r3, #3
 8006838:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0310 	and.w	r3, r3, #16
 8006842:	2b00      	cmp	r3, #0
 8006844:	f000 80e1 	beq.w	8006a0a <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d007      	beq.n	800685e <HAL_RCC_OscConfig+0x4a>
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	2b0c      	cmp	r3, #12
 8006852:	f040 8088 	bne.w	8006966 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	2b01      	cmp	r3, #1
 800685a:	f040 8084 	bne.w	8006966 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800685e:	4b96      	ldr	r3, [pc, #600]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d005      	beq.n	8006876 <HAL_RCC_OscConfig+0x62>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	699b      	ldr	r3, [r3, #24]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e375      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a1a      	ldr	r2, [r3, #32]
 800687a:	4b8f      	ldr	r3, [pc, #572]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0308 	and.w	r3, r3, #8
 8006882:	2b00      	cmp	r3, #0
 8006884:	d004      	beq.n	8006890 <HAL_RCC_OscConfig+0x7c>
 8006886:	4b8c      	ldr	r3, [pc, #560]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800688e:	e005      	b.n	800689c <HAL_RCC_OscConfig+0x88>
 8006890:	4b89      	ldr	r3, [pc, #548]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006892:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006896:	091b      	lsrs	r3, r3, #4
 8006898:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800689c:	4293      	cmp	r3, r2
 800689e:	d223      	bcs.n	80068e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 fd09 	bl	80072bc <RCC_SetFlashLatencyFromMSIRange>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e356      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80068b4:	4b80      	ldr	r3, [pc, #512]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a7f      	ldr	r2, [pc, #508]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068ba:	f043 0308 	orr.w	r3, r3, #8
 80068be:	6013      	str	r3, [r2, #0]
 80068c0:	4b7d      	ldr	r3, [pc, #500]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6a1b      	ldr	r3, [r3, #32]
 80068cc:	497a      	ldr	r1, [pc, #488]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068ce:	4313      	orrs	r3, r2
 80068d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80068d2:	4b79      	ldr	r3, [pc, #484]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	69db      	ldr	r3, [r3, #28]
 80068de:	021b      	lsls	r3, r3, #8
 80068e0:	4975      	ldr	r1, [pc, #468]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068e2:	4313      	orrs	r3, r2
 80068e4:	604b      	str	r3, [r1, #4]
 80068e6:	e022      	b.n	800692e <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80068e8:	4b73      	ldr	r3, [pc, #460]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a72      	ldr	r2, [pc, #456]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068ee:	f043 0308 	orr.w	r3, r3, #8
 80068f2:	6013      	str	r3, [r2, #0]
 80068f4:	4b70      	ldr	r3, [pc, #448]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	496d      	ldr	r1, [pc, #436]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006902:	4313      	orrs	r3, r2
 8006904:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006906:	4b6c      	ldr	r3, [pc, #432]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	021b      	lsls	r3, r3, #8
 8006914:	4968      	ldr	r1, [pc, #416]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006916:	4313      	orrs	r3, r2
 8006918:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	4618      	mov	r0, r3
 8006920:	f000 fccc 	bl	80072bc <RCC_SetFlashLatencyFromMSIRange>
 8006924:	4603      	mov	r3, r0
 8006926:	2b00      	cmp	r3, #0
 8006928:	d001      	beq.n	800692e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e319      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800692e:	f000 fc03 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8006932:	4601      	mov	r1, r0
 8006934:	4b60      	ldr	r3, [pc, #384]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	091b      	lsrs	r3, r3, #4
 800693a:	f003 030f 	and.w	r3, r3, #15
 800693e:	4a5f      	ldr	r2, [pc, #380]	; (8006abc <HAL_RCC_OscConfig+0x2a8>)
 8006940:	5cd3      	ldrb	r3, [r2, r3]
 8006942:	f003 031f 	and.w	r3, r3, #31
 8006946:	fa21 f303 	lsr.w	r3, r1, r3
 800694a:	4a5d      	ldr	r2, [pc, #372]	; (8006ac0 <HAL_RCC_OscConfig+0x2ac>)
 800694c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800694e:	4b5d      	ldr	r3, [pc, #372]	; (8006ac4 <HAL_RCC_OscConfig+0x2b0>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4618      	mov	r0, r3
 8006954:	f7fc fc78 	bl	8003248 <HAL_InitTick>
 8006958:	4603      	mov	r3, r0
 800695a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800695c:	7bfb      	ldrb	r3, [r7, #15]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d052      	beq.n	8006a08 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8006962:	7bfb      	ldrb	r3, [r7, #15]
 8006964:	e2fd      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d032      	beq.n	80069d4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800696e:	4b52      	ldr	r3, [pc, #328]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a51      	ldr	r2, [pc, #324]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006974:	f043 0301 	orr.w	r3, r3, #1
 8006978:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800697a:	f7fc fcb1 	bl	80032e0 <HAL_GetTick>
 800697e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006980:	e008      	b.n	8006994 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006982:	f7fc fcad 	bl	80032e0 <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e2e6      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006994:	4b48      	ldr	r3, [pc, #288]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b00      	cmp	r3, #0
 800699e:	d0f0      	beq.n	8006982 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80069a0:	4b45      	ldr	r3, [pc, #276]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a44      	ldr	r2, [pc, #272]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069a6:	f043 0308 	orr.w	r3, r3, #8
 80069aa:	6013      	str	r3, [r2, #0]
 80069ac:	4b42      	ldr	r3, [pc, #264]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	493f      	ldr	r1, [pc, #252]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069ba:	4313      	orrs	r3, r2
 80069bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069be:	4b3e      	ldr	r3, [pc, #248]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	69db      	ldr	r3, [r3, #28]
 80069ca:	021b      	lsls	r3, r3, #8
 80069cc:	493a      	ldr	r1, [pc, #232]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069ce:	4313      	orrs	r3, r2
 80069d0:	604b      	str	r3, [r1, #4]
 80069d2:	e01a      	b.n	8006a0a <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80069d4:	4b38      	ldr	r3, [pc, #224]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a37      	ldr	r2, [pc, #220]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069da:	f023 0301 	bic.w	r3, r3, #1
 80069de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80069e0:	f7fc fc7e 	bl	80032e0 <HAL_GetTick>
 80069e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80069e6:	e008      	b.n	80069fa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80069e8:	f7fc fc7a 	bl	80032e0 <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	2b02      	cmp	r3, #2
 80069f4:	d901      	bls.n	80069fa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80069f6:	2303      	movs	r3, #3
 80069f8:	e2b3      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80069fa:	4b2f      	ldr	r3, [pc, #188]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0302 	and.w	r3, r3, #2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1f0      	bne.n	80069e8 <HAL_RCC_OscConfig+0x1d4>
 8006a06:	e000      	b.n	8006a0a <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006a08:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0301 	and.w	r3, r3, #1
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d074      	beq.n	8006b00 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	2b08      	cmp	r3, #8
 8006a1a:	d005      	beq.n	8006a28 <HAL_RCC_OscConfig+0x214>
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	2b0c      	cmp	r3, #12
 8006a20:	d10e      	bne.n	8006a40 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	2b03      	cmp	r3, #3
 8006a26:	d10b      	bne.n	8006a40 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a28:	4b23      	ldr	r3, [pc, #140]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d064      	beq.n	8006afe <HAL_RCC_OscConfig+0x2ea>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d160      	bne.n	8006afe <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e290      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a48:	d106      	bne.n	8006a58 <HAL_RCC_OscConfig+0x244>
 8006a4a:	4b1b      	ldr	r3, [pc, #108]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a1a      	ldr	r2, [pc, #104]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a54:	6013      	str	r3, [r2, #0]
 8006a56:	e01d      	b.n	8006a94 <HAL_RCC_OscConfig+0x280>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a60:	d10c      	bne.n	8006a7c <HAL_RCC_OscConfig+0x268>
 8006a62:	4b15      	ldr	r3, [pc, #84]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a14      	ldr	r2, [pc, #80]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	4b12      	ldr	r3, [pc, #72]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a11      	ldr	r2, [pc, #68]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a78:	6013      	str	r3, [r2, #0]
 8006a7a:	e00b      	b.n	8006a94 <HAL_RCC_OscConfig+0x280>
 8006a7c:	4b0e      	ldr	r3, [pc, #56]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a0d      	ldr	r2, [pc, #52]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	4b0b      	ldr	r3, [pc, #44]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a0a      	ldr	r2, [pc, #40]	; (8006ab8 <HAL_RCC_OscConfig+0x2a4>)
 8006a8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d01c      	beq.n	8006ad6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a9c:	f7fc fc20 	bl	80032e0 <HAL_GetTick>
 8006aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006aa2:	e011      	b.n	8006ac8 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006aa4:	f7fc fc1c 	bl	80032e0 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	2b64      	cmp	r3, #100	; 0x64
 8006ab0:	d90a      	bls.n	8006ac8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e255      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
 8006ab6:	bf00      	nop
 8006ab8:	40021000 	.word	0x40021000
 8006abc:	0800cb34 	.word	0x0800cb34
 8006ac0:	20000014 	.word	0x20000014
 8006ac4:	2000002c 	.word	0x2000002c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ac8:	4bae      	ldr	r3, [pc, #696]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d0e7      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x290>
 8006ad4:	e014      	b.n	8006b00 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ad6:	f7fc fc03 	bl	80032e0 <HAL_GetTick>
 8006ada:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006adc:	e008      	b.n	8006af0 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ade:	f7fc fbff 	bl	80032e0 <HAL_GetTick>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	2b64      	cmp	r3, #100	; 0x64
 8006aea:	d901      	bls.n	8006af0 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e238      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006af0:	4ba4      	ldr	r3, [pc, #656]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1f0      	bne.n	8006ade <HAL_RCC_OscConfig+0x2ca>
 8006afc:	e000      	b.n	8006b00 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006afe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0302 	and.w	r3, r3, #2
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d060      	beq.n	8006bce <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	d005      	beq.n	8006b1e <HAL_RCC_OscConfig+0x30a>
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	2b0c      	cmp	r3, #12
 8006b16:	d119      	bne.n	8006b4c <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	2b02      	cmp	r3, #2
 8006b1c:	d116      	bne.n	8006b4c <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b1e:	4b99      	ldr	r3, [pc, #612]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d005      	beq.n	8006b36 <HAL_RCC_OscConfig+0x322>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e215      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b36:	4b93      	ldr	r3, [pc, #588]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	061b      	lsls	r3, r3, #24
 8006b44:	498f      	ldr	r1, [pc, #572]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b46:	4313      	orrs	r3, r2
 8006b48:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b4a:	e040      	b.n	8006bce <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d023      	beq.n	8006b9c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b54:	4b8b      	ldr	r3, [pc, #556]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a8a      	ldr	r2, [pc, #552]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b60:	f7fc fbbe 	bl	80032e0 <HAL_GetTick>
 8006b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b66:	e008      	b.n	8006b7a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b68:	f7fc fbba 	bl	80032e0 <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	d901      	bls.n	8006b7a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e1f3      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b7a:	4b82      	ldr	r3, [pc, #520]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d0f0      	beq.n	8006b68 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b86:	4b7f      	ldr	r3, [pc, #508]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	061b      	lsls	r3, r3, #24
 8006b94:	497b      	ldr	r1, [pc, #492]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	604b      	str	r3, [r1, #4]
 8006b9a:	e018      	b.n	8006bce <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b9c:	4b79      	ldr	r3, [pc, #484]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a78      	ldr	r2, [pc, #480]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006ba2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ba6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ba8:	f7fc fb9a 	bl	80032e0 <HAL_GetTick>
 8006bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006bae:	e008      	b.n	8006bc2 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bb0:	f7fc fb96 	bl	80032e0 <HAL_GetTick>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	2b02      	cmp	r3, #2
 8006bbc:	d901      	bls.n	8006bc2 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8006bbe:	2303      	movs	r3, #3
 8006bc0:	e1cf      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006bc2:	4b70      	ldr	r3, [pc, #448]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d1f0      	bne.n	8006bb0 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f003 0308 	and.w	r3, r3, #8
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d03c      	beq.n	8006c54 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d01c      	beq.n	8006c1c <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006be2:	4b68      	ldr	r3, [pc, #416]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006be4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006be8:	4a66      	ldr	r2, [pc, #408]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006bea:	f043 0301 	orr.w	r3, r3, #1
 8006bee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bf2:	f7fc fb75 	bl	80032e0 <HAL_GetTick>
 8006bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006bf8:	e008      	b.n	8006c0c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bfa:	f7fc fb71 	bl	80032e0 <HAL_GetTick>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d901      	bls.n	8006c0c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	e1aa      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c0c:	4b5d      	ldr	r3, [pc, #372]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006c0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c12:	f003 0302 	and.w	r3, r3, #2
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d0ef      	beq.n	8006bfa <HAL_RCC_OscConfig+0x3e6>
 8006c1a:	e01b      	b.n	8006c54 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c1c:	4b59      	ldr	r3, [pc, #356]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c22:	4a58      	ldr	r2, [pc, #352]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006c24:	f023 0301 	bic.w	r3, r3, #1
 8006c28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c2c:	f7fc fb58 	bl	80032e0 <HAL_GetTick>
 8006c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006c32:	e008      	b.n	8006c46 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c34:	f7fc fb54 	bl	80032e0 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e18d      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006c46:	4b4f      	ldr	r3, [pc, #316]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c4c:	f003 0302 	and.w	r3, r3, #2
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1ef      	bne.n	8006c34 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0304 	and.w	r3, r3, #4
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f000 80a5 	beq.w	8006dac <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c62:	2300      	movs	r3, #0
 8006c64:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006c66:	4b47      	ldr	r3, [pc, #284]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10d      	bne.n	8006c8e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c72:	4b44      	ldr	r3, [pc, #272]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c76:	4a43      	ldr	r2, [pc, #268]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006c78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c7c:	6593      	str	r3, [r2, #88]	; 0x58
 8006c7e:	4b41      	ldr	r3, [pc, #260]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c86:	60bb      	str	r3, [r7, #8]
 8006c88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c8e:	4b3e      	ldr	r3, [pc, #248]	; (8006d88 <HAL_RCC_OscConfig+0x574>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d118      	bne.n	8006ccc <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c9a:	4b3b      	ldr	r3, [pc, #236]	; (8006d88 <HAL_RCC_OscConfig+0x574>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a3a      	ldr	r2, [pc, #232]	; (8006d88 <HAL_RCC_OscConfig+0x574>)
 8006ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ca4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ca6:	f7fc fb1b 	bl	80032e0 <HAL_GetTick>
 8006caa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006cac:	e008      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cae:	f7fc fb17 	bl	80032e0 <HAL_GetTick>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	1ad3      	subs	r3, r2, r3
 8006cb8:	2b02      	cmp	r3, #2
 8006cba:	d901      	bls.n	8006cc0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e150      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006cc0:	4b31      	ldr	r3, [pc, #196]	; (8006d88 <HAL_RCC_OscConfig+0x574>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d0f0      	beq.n	8006cae <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d108      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x4d2>
 8006cd4:	4b2b      	ldr	r3, [pc, #172]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cda:	4a2a      	ldr	r2, [pc, #168]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006cdc:	f043 0301 	orr.w	r3, r3, #1
 8006ce0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006ce4:	e024      	b.n	8006d30 <HAL_RCC_OscConfig+0x51c>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	2b05      	cmp	r3, #5
 8006cec:	d110      	bne.n	8006d10 <HAL_RCC_OscConfig+0x4fc>
 8006cee:	4b25      	ldr	r3, [pc, #148]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cf4:	4a23      	ldr	r2, [pc, #140]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006cf6:	f043 0304 	orr.w	r3, r3, #4
 8006cfa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006cfe:	4b21      	ldr	r3, [pc, #132]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d04:	4a1f      	ldr	r2, [pc, #124]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006d06:	f043 0301 	orr.w	r3, r3, #1
 8006d0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d0e:	e00f      	b.n	8006d30 <HAL_RCC_OscConfig+0x51c>
 8006d10:	4b1c      	ldr	r3, [pc, #112]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d16:	4a1b      	ldr	r2, [pc, #108]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006d18:	f023 0301 	bic.w	r3, r3, #1
 8006d1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d20:	4b18      	ldr	r3, [pc, #96]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d26:	4a17      	ldr	r2, [pc, #92]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006d28:	f023 0304 	bic.w	r3, r3, #4
 8006d2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d016      	beq.n	8006d66 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d38:	f7fc fad2 	bl	80032e0 <HAL_GetTick>
 8006d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d3e:	e00a      	b.n	8006d56 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d40:	f7fc face 	bl	80032e0 <HAL_GetTick>
 8006d44:	4602      	mov	r2, r0
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d901      	bls.n	8006d56 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e105      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d56:	4b0b      	ldr	r3, [pc, #44]	; (8006d84 <HAL_RCC_OscConfig+0x570>)
 8006d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d5c:	f003 0302 	and.w	r3, r3, #2
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d0ed      	beq.n	8006d40 <HAL_RCC_OscConfig+0x52c>
 8006d64:	e019      	b.n	8006d9a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d66:	f7fc fabb 	bl	80032e0 <HAL_GetTick>
 8006d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d6c:	e00e      	b.n	8006d8c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d6e:	f7fc fab7 	bl	80032e0 <HAL_GetTick>
 8006d72:	4602      	mov	r2, r0
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	1ad3      	subs	r3, r2, r3
 8006d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d905      	bls.n	8006d8c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006d80:	2303      	movs	r3, #3
 8006d82:	e0ee      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
 8006d84:	40021000 	.word	0x40021000
 8006d88:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d8c:	4b77      	ldr	r3, [pc, #476]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1e9      	bne.n	8006d6e <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d9a:	7ffb      	ldrb	r3, [r7, #31]
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d105      	bne.n	8006dac <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006da0:	4b72      	ldr	r3, [pc, #456]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006da4:	4a71      	ldr	r2, [pc, #452]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006da6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006daa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f000 80d5 	beq.w	8006f60 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	2b0c      	cmp	r3, #12
 8006dba:	f000 808e 	beq.w	8006eda <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dc2:	2b02      	cmp	r3, #2
 8006dc4:	d15b      	bne.n	8006e7e <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dc6:	4b69      	ldr	r3, [pc, #420]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a68      	ldr	r2, [pc, #416]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006dcc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006dd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd2:	f7fc fa85 	bl	80032e0 <HAL_GetTick>
 8006dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dd8:	e008      	b.n	8006dec <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dda:	f7fc fa81 	bl	80032e0 <HAL_GetTick>
 8006dde:	4602      	mov	r2, r0
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	1ad3      	subs	r3, r2, r3
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	d901      	bls.n	8006dec <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8006de8:	2303      	movs	r3, #3
 8006dea:	e0ba      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dec:	4b5f      	ldr	r3, [pc, #380]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1f0      	bne.n	8006dda <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006df8:	4b5c      	ldr	r3, [pc, #368]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006dfa:	68da      	ldr	r2, [r3, #12]
 8006dfc:	4b5c      	ldr	r3, [pc, #368]	; (8006f70 <HAL_RCC_OscConfig+0x75c>)
 8006dfe:	4013      	ands	r3, r2
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006e08:	3a01      	subs	r2, #1
 8006e0a:	0112      	lsls	r2, r2, #4
 8006e0c:	4311      	orrs	r1, r2
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006e12:	0212      	lsls	r2, r2, #8
 8006e14:	4311      	orrs	r1, r2
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006e1a:	0852      	lsrs	r2, r2, #1
 8006e1c:	3a01      	subs	r2, #1
 8006e1e:	0552      	lsls	r2, r2, #21
 8006e20:	4311      	orrs	r1, r2
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006e26:	0852      	lsrs	r2, r2, #1
 8006e28:	3a01      	subs	r2, #1
 8006e2a:	0652      	lsls	r2, r2, #25
 8006e2c:	4311      	orrs	r1, r2
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006e32:	0912      	lsrs	r2, r2, #4
 8006e34:	0452      	lsls	r2, r2, #17
 8006e36:	430a      	orrs	r2, r1
 8006e38:	494c      	ldr	r1, [pc, #304]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e3e:	4b4b      	ldr	r3, [pc, #300]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a4a      	ldr	r2, [pc, #296]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e48:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e4a:	4b48      	ldr	r3, [pc, #288]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	4a47      	ldr	r2, [pc, #284]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e54:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e56:	f7fc fa43 	bl	80032e0 <HAL_GetTick>
 8006e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e5c:	e008      	b.n	8006e70 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e5e:	f7fc fa3f 	bl	80032e0 <HAL_GetTick>
 8006e62:	4602      	mov	r2, r0
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	1ad3      	subs	r3, r2, r3
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d901      	bls.n	8006e70 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	e078      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e70:	4b3e      	ldr	r3, [pc, #248]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d0f0      	beq.n	8006e5e <HAL_RCC_OscConfig+0x64a>
 8006e7c:	e070      	b.n	8006f60 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e7e:	4b3b      	ldr	r3, [pc, #236]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a3a      	ldr	r2, [pc, #232]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e88:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006e8a:	4b38      	ldr	r3, [pc, #224]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d105      	bne.n	8006ea2 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006e96:	4b35      	ldr	r3, [pc, #212]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	4a34      	ldr	r2, [pc, #208]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006e9c:	f023 0303 	bic.w	r3, r3, #3
 8006ea0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006ea2:	4b32      	ldr	r3, [pc, #200]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	4a31      	ldr	r2, [pc, #196]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006ea8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006eac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006eb0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eb2:	f7fc fa15 	bl	80032e0 <HAL_GetTick>
 8006eb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006eb8:	e008      	b.n	8006ecc <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006eba:	f7fc fa11 	bl	80032e0 <HAL_GetTick>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d901      	bls.n	8006ecc <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e04a      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ecc:	4b27      	ldr	r3, [pc, #156]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1f0      	bne.n	8006eba <HAL_RCC_OscConfig+0x6a6>
 8006ed8:	e042      	b.n	8006f60 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d101      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e03d      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8006ee6:	4b21      	ldr	r3, [pc, #132]	; (8006f6c <HAL_RCC_OscConfig+0x758>)
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f003 0203 	and.w	r2, r3, #3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d130      	bne.n	8006f5c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f04:	3b01      	subs	r3, #1
 8006f06:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	d127      	bne.n	8006f5c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f16:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d11f      	bne.n	8006f5c <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f26:	2a07      	cmp	r2, #7
 8006f28:	bf14      	ite	ne
 8006f2a:	2201      	movne	r2, #1
 8006f2c:	2200      	moveq	r2, #0
 8006f2e:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d113      	bne.n	8006f5c <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f3e:	085b      	lsrs	r3, r3, #1
 8006f40:	3b01      	subs	r3, #1
 8006f42:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d109      	bne.n	8006f5c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f52:	085b      	lsrs	r3, r3, #1
 8006f54:	3b01      	subs	r3, #1
 8006f56:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d001      	beq.n	8006f60 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	e000      	b.n	8006f62 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3720      	adds	r7, #32
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	40021000 	.word	0x40021000
 8006f70:	f99d808c 	.word	0xf99d808c

08006f74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d101      	bne.n	8006f88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e0c8      	b.n	800711a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f88:	4b66      	ldr	r3, [pc, #408]	; (8007124 <HAL_RCC_ClockConfig+0x1b0>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 0307 	and.w	r3, r3, #7
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d910      	bls.n	8006fb8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f96:	4b63      	ldr	r3, [pc, #396]	; (8007124 <HAL_RCC_ClockConfig+0x1b0>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f023 0207 	bic.w	r2, r3, #7
 8006f9e:	4961      	ldr	r1, [pc, #388]	; (8007124 <HAL_RCC_ClockConfig+0x1b0>)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fa6:	4b5f      	ldr	r3, [pc, #380]	; (8007124 <HAL_RCC_ClockConfig+0x1b0>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0307 	and.w	r3, r3, #7
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d001      	beq.n	8006fb8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e0b0      	b.n	800711a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0301 	and.w	r3, r3, #1
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d04c      	beq.n	800705e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	2b03      	cmp	r3, #3
 8006fca:	d107      	bne.n	8006fdc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fcc:	4b56      	ldr	r3, [pc, #344]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d121      	bne.n	800701c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e09e      	b.n	800711a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	d107      	bne.n	8006ff4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006fe4:	4b50      	ldr	r3, [pc, #320]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d115      	bne.n	800701c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e092      	b.n	800711a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d107      	bne.n	800700c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006ffc:	4b4a      	ldr	r3, [pc, #296]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0302 	and.w	r3, r3, #2
 8007004:	2b00      	cmp	r3, #0
 8007006:	d109      	bne.n	800701c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	e086      	b.n	800711a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800700c:	4b46      	ldr	r3, [pc, #280]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007014:	2b00      	cmp	r3, #0
 8007016:	d101      	bne.n	800701c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e07e      	b.n	800711a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800701c:	4b42      	ldr	r3, [pc, #264]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f023 0203 	bic.w	r2, r3, #3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	493f      	ldr	r1, [pc, #252]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 800702a:	4313      	orrs	r3, r2
 800702c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800702e:	f7fc f957 	bl	80032e0 <HAL_GetTick>
 8007032:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007034:	e00a      	b.n	800704c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007036:	f7fc f953 	bl	80032e0 <HAL_GetTick>
 800703a:	4602      	mov	r2, r0
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	1ad3      	subs	r3, r2, r3
 8007040:	f241 3288 	movw	r2, #5000	; 0x1388
 8007044:	4293      	cmp	r3, r2
 8007046:	d901      	bls.n	800704c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007048:	2303      	movs	r3, #3
 800704a:	e066      	b.n	800711a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800704c:	4b36      	ldr	r3, [pc, #216]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	f003 020c 	and.w	r2, r3, #12
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	429a      	cmp	r2, r3
 800705c:	d1eb      	bne.n	8007036 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0302 	and.w	r3, r3, #2
 8007066:	2b00      	cmp	r3, #0
 8007068:	d008      	beq.n	800707c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800706a:	4b2f      	ldr	r3, [pc, #188]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	492c      	ldr	r1, [pc, #176]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 8007078:	4313      	orrs	r3, r2
 800707a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800707c:	4b29      	ldr	r3, [pc, #164]	; (8007124 <HAL_RCC_ClockConfig+0x1b0>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 0307 	and.w	r3, r3, #7
 8007084:	683a      	ldr	r2, [r7, #0]
 8007086:	429a      	cmp	r2, r3
 8007088:	d210      	bcs.n	80070ac <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800708a:	4b26      	ldr	r3, [pc, #152]	; (8007124 <HAL_RCC_ClockConfig+0x1b0>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f023 0207 	bic.w	r2, r3, #7
 8007092:	4924      	ldr	r1, [pc, #144]	; (8007124 <HAL_RCC_ClockConfig+0x1b0>)
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	4313      	orrs	r3, r2
 8007098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800709a:	4b22      	ldr	r3, [pc, #136]	; (8007124 <HAL_RCC_ClockConfig+0x1b0>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0307 	and.w	r3, r3, #7
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d001      	beq.n	80070ac <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e036      	b.n	800711a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0304 	and.w	r3, r3, #4
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d008      	beq.n	80070ca <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070b8:	4b1b      	ldr	r3, [pc, #108]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	4918      	ldr	r1, [pc, #96]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0308 	and.w	r3, r3, #8
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d009      	beq.n	80070ea <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070d6:	4b14      	ldr	r3, [pc, #80]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	00db      	lsls	r3, r3, #3
 80070e4:	4910      	ldr	r1, [pc, #64]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 80070e6:	4313      	orrs	r3, r2
 80070e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80070ea:	f000 f825 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 80070ee:	4601      	mov	r1, r0
 80070f0:	4b0d      	ldr	r3, [pc, #52]	; (8007128 <HAL_RCC_ClockConfig+0x1b4>)
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	091b      	lsrs	r3, r3, #4
 80070f6:	f003 030f 	and.w	r3, r3, #15
 80070fa:	4a0c      	ldr	r2, [pc, #48]	; (800712c <HAL_RCC_ClockConfig+0x1b8>)
 80070fc:	5cd3      	ldrb	r3, [r2, r3]
 80070fe:	f003 031f 	and.w	r3, r3, #31
 8007102:	fa21 f303 	lsr.w	r3, r1, r3
 8007106:	4a0a      	ldr	r2, [pc, #40]	; (8007130 <HAL_RCC_ClockConfig+0x1bc>)
 8007108:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800710a:	4b0a      	ldr	r3, [pc, #40]	; (8007134 <HAL_RCC_ClockConfig+0x1c0>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4618      	mov	r0, r3
 8007110:	f7fc f89a 	bl	8003248 <HAL_InitTick>
 8007114:	4603      	mov	r3, r0
 8007116:	72fb      	strb	r3, [r7, #11]

  return status;
 8007118:	7afb      	ldrb	r3, [r7, #11]
}
 800711a:	4618      	mov	r0, r3
 800711c:	3710      	adds	r7, #16
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	40022000 	.word	0x40022000
 8007128:	40021000 	.word	0x40021000
 800712c:	0800cb34 	.word	0x0800cb34
 8007130:	20000014 	.word	0x20000014
 8007134:	2000002c 	.word	0x2000002c

08007138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007138:	b480      	push	{r7}
 800713a:	b089      	sub	sp, #36	; 0x24
 800713c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800713e:	2300      	movs	r3, #0
 8007140:	61fb      	str	r3, [r7, #28]
 8007142:	2300      	movs	r3, #0
 8007144:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007146:	4b3d      	ldr	r3, [pc, #244]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	f003 030c 	and.w	r3, r3, #12
 800714e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007150:	4b3a      	ldr	r3, [pc, #232]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	f003 0303 	and.w	r3, r3, #3
 8007158:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d005      	beq.n	800716c <HAL_RCC_GetSysClockFreq+0x34>
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	2b0c      	cmp	r3, #12
 8007164:	d121      	bne.n	80071aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2b01      	cmp	r3, #1
 800716a:	d11e      	bne.n	80071aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800716c:	4b33      	ldr	r3, [pc, #204]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0308 	and.w	r3, r3, #8
 8007174:	2b00      	cmp	r3, #0
 8007176:	d107      	bne.n	8007188 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007178:	4b30      	ldr	r3, [pc, #192]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 800717a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800717e:	0a1b      	lsrs	r3, r3, #8
 8007180:	f003 030f 	and.w	r3, r3, #15
 8007184:	61fb      	str	r3, [r7, #28]
 8007186:	e005      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007188:	4b2c      	ldr	r3, [pc, #176]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	091b      	lsrs	r3, r3, #4
 800718e:	f003 030f 	and.w	r3, r3, #15
 8007192:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007194:	4a2a      	ldr	r2, [pc, #168]	; (8007240 <HAL_RCC_GetSysClockFreq+0x108>)
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800719c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d10d      	bne.n	80071c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80071a8:	e00a      	b.n	80071c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	2b04      	cmp	r3, #4
 80071ae:	d102      	bne.n	80071b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80071b0:	4b24      	ldr	r3, [pc, #144]	; (8007244 <HAL_RCC_GetSysClockFreq+0x10c>)
 80071b2:	61bb      	str	r3, [r7, #24]
 80071b4:	e004      	b.n	80071c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	2b08      	cmp	r3, #8
 80071ba:	d101      	bne.n	80071c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80071bc:	4b22      	ldr	r3, [pc, #136]	; (8007248 <HAL_RCC_GetSysClockFreq+0x110>)
 80071be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	2b0c      	cmp	r3, #12
 80071c4:	d133      	bne.n	800722e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071c6:	4b1d      	ldr	r3, [pc, #116]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	f003 0303 	and.w	r3, r3, #3
 80071ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	d002      	beq.n	80071dc <HAL_RCC_GetSysClockFreq+0xa4>
 80071d6:	2b03      	cmp	r3, #3
 80071d8:	d003      	beq.n	80071e2 <HAL_RCC_GetSysClockFreq+0xaa>
 80071da:	e005      	b.n	80071e8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80071dc:	4b19      	ldr	r3, [pc, #100]	; (8007244 <HAL_RCC_GetSysClockFreq+0x10c>)
 80071de:	617b      	str	r3, [r7, #20]
      break;
 80071e0:	e005      	b.n	80071ee <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80071e2:	4b19      	ldr	r3, [pc, #100]	; (8007248 <HAL_RCC_GetSysClockFreq+0x110>)
 80071e4:	617b      	str	r3, [r7, #20]
      break;
 80071e6:	e002      	b.n	80071ee <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	617b      	str	r3, [r7, #20]
      break;
 80071ec:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071ee:	4b13      	ldr	r3, [pc, #76]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 80071f0:	68db      	ldr	r3, [r3, #12]
 80071f2:	091b      	lsrs	r3, r3, #4
 80071f4:	f003 0307 	and.w	r3, r3, #7
 80071f8:	3301      	adds	r3, #1
 80071fa:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80071fc:	4b0f      	ldr	r3, [pc, #60]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	0a1b      	lsrs	r3, r3, #8
 8007202:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	fb02 f203 	mul.w	r2, r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007212:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007214:	4b09      	ldr	r3, [pc, #36]	; (800723c <HAL_RCC_GetSysClockFreq+0x104>)
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	0e5b      	lsrs	r3, r3, #25
 800721a:	f003 0303 	and.w	r3, r3, #3
 800721e:	3301      	adds	r3, #1
 8007220:	005b      	lsls	r3, r3, #1
 8007222:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007224:	697a      	ldr	r2, [r7, #20]
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	fbb2 f3f3 	udiv	r3, r2, r3
 800722c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800722e:	69bb      	ldr	r3, [r7, #24]
}
 8007230:	4618      	mov	r0, r3
 8007232:	3724      	adds	r7, #36	; 0x24
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr
 800723c:	40021000 	.word	0x40021000
 8007240:	0800cb4c 	.word	0x0800cb4c
 8007244:	00f42400 	.word	0x00f42400
 8007248:	007a1200 	.word	0x007a1200

0800724c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800724c:	b480      	push	{r7}
 800724e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007250:	4b03      	ldr	r3, [pc, #12]	; (8007260 <HAL_RCC_GetHCLKFreq+0x14>)
 8007252:	681b      	ldr	r3, [r3, #0]
}
 8007254:	4618      	mov	r0, r3
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
 800725e:	bf00      	nop
 8007260:	20000014 	.word	0x20000014

08007264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007268:	f7ff fff0 	bl	800724c <HAL_RCC_GetHCLKFreq>
 800726c:	4601      	mov	r1, r0
 800726e:	4b06      	ldr	r3, [pc, #24]	; (8007288 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	0a1b      	lsrs	r3, r3, #8
 8007274:	f003 0307 	and.w	r3, r3, #7
 8007278:	4a04      	ldr	r2, [pc, #16]	; (800728c <HAL_RCC_GetPCLK1Freq+0x28>)
 800727a:	5cd3      	ldrb	r3, [r2, r3]
 800727c:	f003 031f 	and.w	r3, r3, #31
 8007280:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007284:	4618      	mov	r0, r3
 8007286:	bd80      	pop	{r7, pc}
 8007288:	40021000 	.word	0x40021000
 800728c:	0800cb44 	.word	0x0800cb44

08007290 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007294:	f7ff ffda 	bl	800724c <HAL_RCC_GetHCLKFreq>
 8007298:	4601      	mov	r1, r0
 800729a:	4b06      	ldr	r3, [pc, #24]	; (80072b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	0adb      	lsrs	r3, r3, #11
 80072a0:	f003 0307 	and.w	r3, r3, #7
 80072a4:	4a04      	ldr	r2, [pc, #16]	; (80072b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80072a6:	5cd3      	ldrb	r3, [r2, r3]
 80072a8:	f003 031f 	and.w	r3, r3, #31
 80072ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	40021000 	.word	0x40021000
 80072b8:	0800cb44 	.word	0x0800cb44

080072bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b086      	sub	sp, #24
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80072c4:	2300      	movs	r3, #0
 80072c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80072c8:	4b2a      	ldr	r3, [pc, #168]	; (8007374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80072ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d003      	beq.n	80072dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80072d4:	f7ff f962 	bl	800659c <HAL_PWREx_GetVoltageRange>
 80072d8:	6178      	str	r0, [r7, #20]
 80072da:	e014      	b.n	8007306 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80072dc:	4b25      	ldr	r3, [pc, #148]	; (8007374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80072de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072e0:	4a24      	ldr	r2, [pc, #144]	; (8007374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80072e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072e6:	6593      	str	r3, [r2, #88]	; 0x58
 80072e8:	4b22      	ldr	r3, [pc, #136]	; (8007374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80072ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072f0:	60fb      	str	r3, [r7, #12]
 80072f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80072f4:	f7ff f952 	bl	800659c <HAL_PWREx_GetVoltageRange>
 80072f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80072fa:	4b1e      	ldr	r3, [pc, #120]	; (8007374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80072fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072fe:	4a1d      	ldr	r2, [pc, #116]	; (8007374 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007300:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007304:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800730c:	d10b      	bne.n	8007326 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2b80      	cmp	r3, #128	; 0x80
 8007312:	d919      	bls.n	8007348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2ba0      	cmp	r3, #160	; 0xa0
 8007318:	d902      	bls.n	8007320 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800731a:	2302      	movs	r3, #2
 800731c:	613b      	str	r3, [r7, #16]
 800731e:	e013      	b.n	8007348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007320:	2301      	movs	r3, #1
 8007322:	613b      	str	r3, [r7, #16]
 8007324:	e010      	b.n	8007348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2b80      	cmp	r3, #128	; 0x80
 800732a:	d902      	bls.n	8007332 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800732c:	2303      	movs	r3, #3
 800732e:	613b      	str	r3, [r7, #16]
 8007330:	e00a      	b.n	8007348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b80      	cmp	r3, #128	; 0x80
 8007336:	d102      	bne.n	800733e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007338:	2302      	movs	r3, #2
 800733a:	613b      	str	r3, [r7, #16]
 800733c:	e004      	b.n	8007348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2b70      	cmp	r3, #112	; 0x70
 8007342:	d101      	bne.n	8007348 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007344:	2301      	movs	r3, #1
 8007346:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007348:	4b0b      	ldr	r3, [pc, #44]	; (8007378 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f023 0207 	bic.w	r2, r3, #7
 8007350:	4909      	ldr	r1, [pc, #36]	; (8007378 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	4313      	orrs	r3, r2
 8007356:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007358:	4b07      	ldr	r3, [pc, #28]	; (8007378 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 0307 	and.w	r3, r3, #7
 8007360:	693a      	ldr	r2, [r7, #16]
 8007362:	429a      	cmp	r2, r3
 8007364:	d001      	beq.n	800736a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e000      	b.n	800736c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3718      	adds	r7, #24
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	40021000 	.word	0x40021000
 8007378:	40022000 	.word	0x40022000

0800737c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007384:	2300      	movs	r3, #0
 8007386:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007388:	2300      	movs	r3, #0
 800738a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007394:	2b00      	cmp	r3, #0
 8007396:	d03f      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800739c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073a0:	d01c      	beq.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x60>
 80073a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073a6:	d802      	bhi.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x32>
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00e      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80073ac:	e01f      	b.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x72>
 80073ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80073b2:	d003      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80073b4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80073b8:	d01c      	beq.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80073ba:	e018      	b.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80073bc:	4b85      	ldr	r3, [pc, #532]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	4a84      	ldr	r2, [pc, #528]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073c6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80073c8:	e015      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	3304      	adds	r3, #4
 80073ce:	2100      	movs	r1, #0
 80073d0:	4618      	mov	r0, r3
 80073d2:	f000 ff41 	bl	8008258 <RCCEx_PLLSAI1_Config>
 80073d6:	4603      	mov	r3, r0
 80073d8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80073da:	e00c      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	3320      	adds	r3, #32
 80073e0:	2100      	movs	r1, #0
 80073e2:	4618      	mov	r0, r3
 80073e4:	f001 f828 	bl	8008438 <RCCEx_PLLSAI2_Config>
 80073e8:	4603      	mov	r3, r0
 80073ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80073ec:	e003      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	74fb      	strb	r3, [r7, #19]
      break;
 80073f2:	e000      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80073f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073f6:	7cfb      	ldrb	r3, [r7, #19]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d10b      	bne.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80073fc:	4b75      	ldr	r3, [pc, #468]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007402:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800740a:	4972      	ldr	r1, [pc, #456]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800740c:	4313      	orrs	r3, r2
 800740e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007412:	e001      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007414:	7cfb      	ldrb	r3, [r7, #19]
 8007416:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d03f      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007428:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800742c:	d01c      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800742e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007432:	d802      	bhi.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8007434:	2b00      	cmp	r3, #0
 8007436:	d00e      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8007438:	e01f      	b.n	800747a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800743a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800743e:	d003      	beq.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8007440:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007444:	d01c      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8007446:	e018      	b.n	800747a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007448:	4b62      	ldr	r3, [pc, #392]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	4a61      	ldr	r2, [pc, #388]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800744e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007452:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007454:	e015      	b.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	3304      	adds	r3, #4
 800745a:	2100      	movs	r1, #0
 800745c:	4618      	mov	r0, r3
 800745e:	f000 fefb 	bl	8008258 <RCCEx_PLLSAI1_Config>
 8007462:	4603      	mov	r3, r0
 8007464:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007466:	e00c      	b.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	3320      	adds	r3, #32
 800746c:	2100      	movs	r1, #0
 800746e:	4618      	mov	r0, r3
 8007470:	f000 ffe2 	bl	8008438 <RCCEx_PLLSAI2_Config>
 8007474:	4603      	mov	r3, r0
 8007476:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007478:	e003      	b.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	74fb      	strb	r3, [r7, #19]
      break;
 800747e:	e000      	b.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007480:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007482:	7cfb      	ldrb	r3, [r7, #19]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10b      	bne.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007488:	4b52      	ldr	r3, [pc, #328]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800748a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800748e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007496:	494f      	ldr	r1, [pc, #316]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007498:	4313      	orrs	r3, r2
 800749a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800749e:	e001      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074a0:	7cfb      	ldrb	r3, [r7, #19]
 80074a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f000 80a0 	beq.w	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074b2:	2300      	movs	r3, #0
 80074b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80074b6:	4b47      	ldr	r3, [pc, #284]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80074c2:	2301      	movs	r3, #1
 80074c4:	e000      	b.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80074c6:	2300      	movs	r3, #0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00d      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074cc:	4b41      	ldr	r3, [pc, #260]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074d0:	4a40      	ldr	r2, [pc, #256]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074d6:	6593      	str	r3, [r2, #88]	; 0x58
 80074d8:	4b3e      	ldr	r3, [pc, #248]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074e0:	60bb      	str	r3, [r7, #8]
 80074e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074e4:	2301      	movs	r3, #1
 80074e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80074e8:	4b3b      	ldr	r3, [pc, #236]	; (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a3a      	ldr	r2, [pc, #232]	; (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80074ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80074f4:	f7fb fef4 	bl	80032e0 <HAL_GetTick>
 80074f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80074fa:	e009      	b.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074fc:	f7fb fef0 	bl	80032e0 <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	2b02      	cmp	r3, #2
 8007508:	d902      	bls.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	74fb      	strb	r3, [r7, #19]
        break;
 800750e:	e005      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007510:	4b31      	ldr	r3, [pc, #196]	; (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0ef      	beq.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800751c:	7cfb      	ldrb	r3, [r7, #19]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d15c      	bne.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007522:	4b2c      	ldr	r3, [pc, #176]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007528:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800752c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d01f      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800753a:	697a      	ldr	r2, [r7, #20]
 800753c:	429a      	cmp	r2, r3
 800753e:	d019      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007540:	4b24      	ldr	r3, [pc, #144]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007546:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800754a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800754c:	4b21      	ldr	r3, [pc, #132]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800754e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007552:	4a20      	ldr	r2, [pc, #128]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007554:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007558:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800755c:	4b1d      	ldr	r3, [pc, #116]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800755e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007562:	4a1c      	ldr	r2, [pc, #112]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007564:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007568:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800756c:	4a19      	ldr	r2, [pc, #100]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	2b00      	cmp	r3, #0
 800757c:	d016      	beq.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800757e:	f7fb feaf 	bl	80032e0 <HAL_GetTick>
 8007582:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007584:	e00b      	b.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007586:	f7fb feab 	bl	80032e0 <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	f241 3288 	movw	r2, #5000	; 0x1388
 8007594:	4293      	cmp	r3, r2
 8007596:	d902      	bls.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8007598:	2303      	movs	r3, #3
 800759a:	74fb      	strb	r3, [r7, #19]
            break;
 800759c:	e006      	b.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800759e:	4b0d      	ldr	r3, [pc, #52]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80075a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075a4:	f003 0302 	and.w	r3, r3, #2
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d0ec      	beq.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80075ac:	7cfb      	ldrb	r3, [r7, #19]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10c      	bne.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80075b2:	4b08      	ldr	r3, [pc, #32]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80075b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075c2:	4904      	ldr	r1, [pc, #16]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80075c4:	4313      	orrs	r3, r2
 80075c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80075ca:	e009      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80075cc:	7cfb      	ldrb	r3, [r7, #19]
 80075ce:	74bb      	strb	r3, [r7, #18]
 80075d0:	e006      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80075d2:	bf00      	nop
 80075d4:	40021000 	.word	0x40021000
 80075d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075dc:	7cfb      	ldrb	r3, [r7, #19]
 80075de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80075e0:	7c7b      	ldrb	r3, [r7, #17]
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d105      	bne.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075e6:	4b9e      	ldr	r3, [pc, #632]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075ea:	4a9d      	ldr	r2, [pc, #628]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075f0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00a      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80075fe:	4b98      	ldr	r3, [pc, #608]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007600:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007604:	f023 0203 	bic.w	r2, r3, #3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800760c:	4994      	ldr	r1, [pc, #592]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800760e:	4313      	orrs	r3, r2
 8007610:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f003 0302 	and.w	r3, r3, #2
 800761c:	2b00      	cmp	r3, #0
 800761e:	d00a      	beq.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007620:	4b8f      	ldr	r3, [pc, #572]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007626:	f023 020c 	bic.w	r2, r3, #12
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800762e:	498c      	ldr	r1, [pc, #560]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007630:	4313      	orrs	r3, r2
 8007632:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0304 	and.w	r3, r3, #4
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00a      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007642:	4b87      	ldr	r3, [pc, #540]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007648:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007650:	4983      	ldr	r1, [pc, #524]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007652:	4313      	orrs	r3, r2
 8007654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 0308 	and.w	r3, r3, #8
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00a      	beq.n	800767a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007664:	4b7e      	ldr	r3, [pc, #504]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800766a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007672:	497b      	ldr	r1, [pc, #492]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007674:	4313      	orrs	r3, r2
 8007676:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 0310 	and.w	r3, r3, #16
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00a      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007686:	4b76      	ldr	r3, [pc, #472]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800768c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007694:	4972      	ldr	r1, [pc, #456]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007696:	4313      	orrs	r3, r2
 8007698:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f003 0320 	and.w	r3, r3, #32
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d00a      	beq.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80076a8:	4b6d      	ldr	r3, [pc, #436]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076b6:	496a      	ldr	r1, [pc, #424]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076b8:	4313      	orrs	r3, r2
 80076ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00a      	beq.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80076ca:	4b65      	ldr	r3, [pc, #404]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076d8:	4961      	ldr	r1, [pc, #388]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076da:	4313      	orrs	r3, r2
 80076dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d00a      	beq.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80076ec:	4b5c      	ldr	r3, [pc, #368]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076fa:	4959      	ldr	r1, [pc, #356]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076fc:	4313      	orrs	r3, r2
 80076fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800770a:	2b00      	cmp	r3, #0
 800770c:	d00a      	beq.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800770e:	4b54      	ldr	r3, [pc, #336]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007714:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800771c:	4950      	ldr	r1, [pc, #320]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800771e:	4313      	orrs	r3, r2
 8007720:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00a      	beq.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007730:	4b4b      	ldr	r3, [pc, #300]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007736:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800773e:	4948      	ldr	r1, [pc, #288]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007740:	4313      	orrs	r3, r2
 8007742:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00a      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007752:	4b43      	ldr	r3, [pc, #268]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007758:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007760:	493f      	ldr	r1, [pc, #252]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007762:	4313      	orrs	r3, r2
 8007764:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007770:	2b00      	cmp	r3, #0
 8007772:	d028      	beq.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007774:	4b3a      	ldr	r3, [pc, #232]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800777a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007782:	4937      	ldr	r1, [pc, #220]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007784:	4313      	orrs	r3, r2
 8007786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800778e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007792:	d106      	bne.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007794:	4b32      	ldr	r3, [pc, #200]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	4a31      	ldr	r2, [pc, #196]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800779a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800779e:	60d3      	str	r3, [r2, #12]
 80077a0:	e011      	b.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077aa:	d10c      	bne.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	3304      	adds	r3, #4
 80077b0:	2101      	movs	r1, #1
 80077b2:	4618      	mov	r0, r3
 80077b4:	f000 fd50 	bl	8008258 <RCCEx_PLLSAI1_Config>
 80077b8:	4603      	mov	r3, r0
 80077ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80077bc:	7cfb      	ldrb	r3, [r7, #19]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d001      	beq.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80077c2:	7cfb      	ldrb	r3, [r7, #19]
 80077c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d028      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80077d2:	4b23      	ldr	r3, [pc, #140]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077d8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077e0:	491f      	ldr	r1, [pc, #124]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077e2:	4313      	orrs	r3, r2
 80077e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80077f0:	d106      	bne.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80077f2:	4b1b      	ldr	r3, [pc, #108]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	4a1a      	ldr	r2, [pc, #104]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077fc:	60d3      	str	r3, [r2, #12]
 80077fe:	e011      	b.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007804:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007808:	d10c      	bne.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	3304      	adds	r3, #4
 800780e:	2101      	movs	r1, #1
 8007810:	4618      	mov	r0, r3
 8007812:	f000 fd21 	bl	8008258 <RCCEx_PLLSAI1_Config>
 8007816:	4603      	mov	r3, r0
 8007818:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800781a:	7cfb      	ldrb	r3, [r7, #19]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d001      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8007820:	7cfb      	ldrb	r3, [r7, #19]
 8007822:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d02b      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007830:	4b0b      	ldr	r3, [pc, #44]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007836:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800783e:	4908      	ldr	r1, [pc, #32]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007840:	4313      	orrs	r3, r2
 8007842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800784a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800784e:	d109      	bne.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007850:	4b03      	ldr	r3, [pc, #12]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	4a02      	ldr	r2, [pc, #8]	; (8007860 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007856:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800785a:	60d3      	str	r3, [r2, #12]
 800785c:	e014      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800785e:	bf00      	nop
 8007860:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007868:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800786c:	d10c      	bne.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	3304      	adds	r3, #4
 8007872:	2101      	movs	r1, #1
 8007874:	4618      	mov	r0, r3
 8007876:	f000 fcef 	bl	8008258 <RCCEx_PLLSAI1_Config>
 800787a:	4603      	mov	r3, r0
 800787c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800787e:	7cfb      	ldrb	r3, [r7, #19]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d001      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8007884:	7cfb      	ldrb	r3, [r7, #19]
 8007886:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007890:	2b00      	cmp	r3, #0
 8007892:	d02f      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007894:	4b2b      	ldr	r3, [pc, #172]	; (8007944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800789a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80078a2:	4928      	ldr	r1, [pc, #160]	; (8007944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80078a4:	4313      	orrs	r3, r2
 80078a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80078ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80078b2:	d10d      	bne.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	3304      	adds	r3, #4
 80078b8:	2102      	movs	r1, #2
 80078ba:	4618      	mov	r0, r3
 80078bc:	f000 fccc 	bl	8008258 <RCCEx_PLLSAI1_Config>
 80078c0:	4603      	mov	r3, r0
 80078c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80078c4:	7cfb      	ldrb	r3, [r7, #19]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d014      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80078ca:	7cfb      	ldrb	r3, [r7, #19]
 80078cc:	74bb      	strb	r3, [r7, #18]
 80078ce:	e011      	b.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80078d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078d8:	d10c      	bne.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	3320      	adds	r3, #32
 80078de:	2102      	movs	r1, #2
 80078e0:	4618      	mov	r0, r3
 80078e2:	f000 fda9 	bl	8008438 <RCCEx_PLLSAI2_Config>
 80078e6:	4603      	mov	r3, r0
 80078e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80078ea:	7cfb      	ldrb	r3, [r7, #19]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d001      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80078f0:	7cfb      	ldrb	r3, [r7, #19]
 80078f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00a      	beq.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007900:	4b10      	ldr	r3, [pc, #64]	; (8007944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007906:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800790e:	490d      	ldr	r1, [pc, #52]	; (8007944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007910:	4313      	orrs	r3, r2
 8007912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00b      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007922:	4b08      	ldr	r3, [pc, #32]	; (8007944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007928:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007932:	4904      	ldr	r1, [pc, #16]	; (8007944 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007934:	4313      	orrs	r3, r2
 8007936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800793a:	7cbb      	ldrb	r3, [r7, #18]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3718      	adds	r7, #24
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}
 8007944:	40021000 	.word	0x40021000

08007948 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b088      	sub	sp, #32
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8007950:	2300      	movs	r3, #0
 8007952:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800795a:	d137      	bne.n	80079cc <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800795c:	4bb8      	ldr	r3, [pc, #736]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800795e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007962:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007966:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800796e:	d014      	beq.n	800799a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8007970:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007974:	d01e      	beq.n	80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8007976:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800797a:	d001      	beq.n	8007980 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800797c:	f000 bc53 	b.w	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007980:	4baf      	ldr	r3, [pc, #700]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007986:	f003 0302 	and.w	r3, r3, #2
 800798a:	2b02      	cmp	r3, #2
 800798c:	f040 8446 	bne.w	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8007990:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007994:	61fb      	str	r3, [r7, #28]
      break;
 8007996:	f000 bc41 	b.w	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800799a:	4ba9      	ldr	r3, [pc, #676]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800799c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079a0:	f003 0302 	and.w	r3, r3, #2
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	f040 843b 	bne.w	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 80079aa:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80079ae:	61fb      	str	r3, [r7, #28]
      break;
 80079b0:	f000 bc36 	b.w	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80079b4:	4ba2      	ldr	r3, [pc, #648]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079c0:	f040 8430 	bne.w	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 80079c4:	4b9f      	ldr	r3, [pc, #636]	; (8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80079c6:	61fb      	str	r3, [r7, #28]
      break;
 80079c8:	f000 bc2c 	b.w	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80079cc:	4b9c      	ldr	r3, [pc, #624]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f003 0303 	and.w	r3, r3, #3
 80079d4:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	2b02      	cmp	r3, #2
 80079da:	d023      	beq.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80079dc:	2b03      	cmp	r3, #3
 80079de:	d02e      	beq.n	8007a3e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d139      	bne.n	8007a58 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80079e4:	4b96      	ldr	r3, [pc, #600]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0302 	and.w	r3, r3, #2
 80079ec:	2b02      	cmp	r3, #2
 80079ee:	d116      	bne.n	8007a1e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80079f0:	4b93      	ldr	r3, [pc, #588]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 0308 	and.w	r3, r3, #8
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d005      	beq.n	8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 80079fc:	4b90      	ldr	r3, [pc, #576]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	091b      	lsrs	r3, r3, #4
 8007a02:	f003 030f 	and.w	r3, r3, #15
 8007a06:	e005      	b.n	8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8007a08:	4b8d      	ldr	r3, [pc, #564]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a0e:	0a1b      	lsrs	r3, r3, #8
 8007a10:	f003 030f 	and.w	r3, r3, #15
 8007a14:	4a8c      	ldr	r2, [pc, #560]	; (8007c48 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8007a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a1a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007a1c:	e01f      	b.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	61bb      	str	r3, [r7, #24]
      break;
 8007a22:	e01c      	b.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007a24:	4b86      	ldr	r3, [pc, #536]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a30:	d102      	bne.n	8007a38 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8007a32:	4b86      	ldr	r3, [pc, #536]	; (8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8007a34:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007a36:	e012      	b.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	61bb      	str	r3, [r7, #24]
      break;
 8007a3c:	e00f      	b.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007a3e:	4b80      	ldr	r3, [pc, #512]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a4a:	d102      	bne.n	8007a52 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8007a4c:	4b80      	ldr	r3, [pc, #512]	; (8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8007a4e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007a50:	e005      	b.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	61bb      	str	r3, [r7, #24]
      break;
 8007a56:	e002      	b.n	8007a5e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	61bb      	str	r3, [r7, #24]
      break;
 8007a5c:	bf00      	nop
    }

    switch(PeriphClk)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a64:	f000 8337 	beq.w	80080d6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8007a68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a6c:	d825      	bhi.n	8007aba <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8007a6e:	2b10      	cmp	r3, #16
 8007a70:	f000 81df 	beq.w	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007a74:	2b10      	cmp	r3, #16
 8007a76:	d80f      	bhi.n	8007a98 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	f000 8128 	beq.w	8007cce <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d803      	bhi.n	8007a8a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	f000 80ec 	beq.w	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8007a88:	e3cd      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a8a:	2b04      	cmp	r3, #4
 8007a8c:	f000 8169 	beq.w	8007d62 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8007a90:	2b08      	cmp	r3, #8
 8007a92:	f000 819a 	beq.w	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 8007a96:	e3c6      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007a98:	2b40      	cmp	r3, #64	; 0x40
 8007a9a:	f000 82b3 	beq.w	8008004 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8007a9e:	2b40      	cmp	r3, #64	; 0x40
 8007aa0:	d803      	bhi.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8007aa2:	2b20      	cmp	r3, #32
 8007aa4:	f000 81fd 	beq.w	8007ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8007aa8:	e3bd      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007aaa:	2b80      	cmp	r3, #128	; 0x80
 8007aac:	f000 82cd 	beq.w	800804a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8007ab0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ab4:	f000 82ec 	beq.w	8008090 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8007ab8:	e3b5      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007aba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007abe:	f000 822d 	beq.w	8007f1c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8007ac2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ac6:	d811      	bhi.n	8007aec <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8007ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007acc:	d021      	beq.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007ace:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ad2:	d804      	bhi.n	8007ade <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007ad4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ad8:	f000 833e 	beq.w	8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8007adc:	e3a3      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ae2:	d01d      	beq.n	8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8007ae4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ae8:	d021      	beq.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8007aea:	e39c      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007af0:	f000 8277 	beq.w	8007fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 8007af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007af8:	d804      	bhi.n	8007b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007afa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007afe:	f000 8371 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 8007b02:	e390      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007b04:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007b08:	d011      	beq.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007b0a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007b0e:	d00e      	beq.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8007b10:	e389      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8007b12:	69b9      	ldr	r1, [r7, #24]
 8007b14:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007b18:	f000 fd68 	bl	80085ec <RCCEx_GetSAIxPeriphCLKFreq>
 8007b1c:	61f8      	str	r0, [r7, #28]
      break;
 8007b1e:	e382      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8007b20:	69b9      	ldr	r1, [r7, #24]
 8007b22:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007b26:	f000 fd61 	bl	80085ec <RCCEx_GetSAIxPeriphCLKFreq>
 8007b2a:	61f8      	str	r0, [r7, #28]
      break;
 8007b2c:	e37b      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8007b2e:	4b44      	ldr	r3, [pc, #272]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b34:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8007b38:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b40:	d023      	beq.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 8007b42:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007b46:	d003      	beq.n	8007b50 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007b48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007b4c:	d04a      	beq.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 8007b4e:	e086      	b.n	8007c5e <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007b50:	4b3b      	ldr	r3, [pc, #236]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 0302 	and.w	r3, r3, #2
 8007b58:	2b02      	cmp	r3, #2
 8007b5a:	d17b      	bne.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007b5c:	4b38      	ldr	r3, [pc, #224]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f003 0308 	and.w	r3, r3, #8
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d005      	beq.n	8007b74 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8007b68:	4b35      	ldr	r3, [pc, #212]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	091b      	lsrs	r3, r3, #4
 8007b6e:	f003 030f 	and.w	r3, r3, #15
 8007b72:	e005      	b.n	8007b80 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8007b74:	4b32      	ldr	r3, [pc, #200]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b7a:	0a1b      	lsrs	r3, r3, #8
 8007b7c:	f003 030f 	and.w	r3, r3, #15
 8007b80:	4a31      	ldr	r2, [pc, #196]	; (8007c48 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8007b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b86:	61fb      	str	r3, [r7, #28]
          break;
 8007b88:	e064      	b.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007b8a:	4b2d      	ldr	r3, [pc, #180]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b96:	d15f      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007b98:	4b29      	ldr	r3, [pc, #164]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ba0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ba4:	d158      	bne.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007ba6:	4b26      	ldr	r3, [pc, #152]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	0a1b      	lsrs	r3, r3, #8
 8007bac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bb0:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007bb2:	69bb      	ldr	r3, [r7, #24]
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	fb02 f203 	mul.w	r2, r2, r3
 8007bba:	4b21      	ldr	r3, [pc, #132]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	091b      	lsrs	r3, r3, #4
 8007bc0:	f003 0307 	and.w	r3, r3, #7
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bca:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007bcc:	4b1c      	ldr	r3, [pc, #112]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	0d5b      	lsrs	r3, r3, #21
 8007bd2:	f003 0303 	and.w	r3, r3, #3
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	005b      	lsls	r3, r3, #1
 8007bda:	69ba      	ldr	r2, [r7, #24]
 8007bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007be0:	61fb      	str	r3, [r7, #28]
          break;
 8007be2:	e039      	b.n	8007c58 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8007be4:	4b16      	ldr	r3, [pc, #88]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007bf0:	d134      	bne.n	8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8007bf2:	4b13      	ldr	r3, [pc, #76]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007bf4:	691b      	ldr	r3, [r3, #16]
 8007bf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007bfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007bfe:	d12d      	bne.n	8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007c00:	4b0f      	ldr	r3, [pc, #60]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c02:	691b      	ldr	r3, [r3, #16]
 8007c04:	0a1b      	lsrs	r3, r3, #8
 8007c06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c0a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	fb02 f203 	mul.w	r2, r2, r3
 8007c14:	4b0a      	ldr	r3, [pc, #40]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	091b      	lsrs	r3, r3, #4
 8007c1a:	f003 0307 	and.w	r3, r3, #7
 8007c1e:	3301      	adds	r3, #1
 8007c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c24:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8007c26:	4b06      	ldr	r3, [pc, #24]	; (8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	0d5b      	lsrs	r3, r3, #21
 8007c2c:	f003 0303 	and.w	r3, r3, #3
 8007c30:	3301      	adds	r3, #1
 8007c32:	005b      	lsls	r3, r3, #1
 8007c34:	69ba      	ldr	r2, [r7, #24]
 8007c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c3a:	61fb      	str	r3, [r7, #28]
          break;
 8007c3c:	e00e      	b.n	8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8007c3e:	bf00      	nop
 8007c40:	40021000 	.word	0x40021000
 8007c44:	0003d090 	.word	0x0003d090
 8007c48:	0800cb4c 	.word	0x0800cb4c
 8007c4c:	00f42400 	.word	0x00f42400
 8007c50:	007a1200 	.word	0x007a1200
          break;
 8007c54:	bf00      	nop
 8007c56:	e2e6      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007c58:	bf00      	nop
 8007c5a:	e2e4      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007c5c:	bf00      	nop
        break;
 8007c5e:	e2e2      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007c60:	4bac      	ldr	r3, [pc, #688]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c66:	f003 0303 	and.w	r3, r3, #3
 8007c6a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	2b03      	cmp	r3, #3
 8007c70:	d827      	bhi.n	8007cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8007c72:	a201      	add	r2, pc, #4	; (adr r2, 8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8007c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c78:	08007c89 	.word	0x08007c89
 8007c7c:	08007c91 	.word	0x08007c91
 8007c80:	08007c99 	.word	0x08007c99
 8007c84:	08007cad 	.word	0x08007cad
          frequency = HAL_RCC_GetPCLK2Freq();
 8007c88:	f7ff fb02 	bl	8007290 <HAL_RCC_GetPCLK2Freq>
 8007c8c:	61f8      	str	r0, [r7, #28]
          break;
 8007c8e:	e01d      	b.n	8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8007c90:	f7ff fa52 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8007c94:	61f8      	str	r0, [r7, #28]
          break;
 8007c96:	e019      	b.n	8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c98:	4b9e      	ldr	r3, [pc, #632]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ca0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ca4:	d10f      	bne.n	8007cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 8007ca6:	4b9c      	ldr	r3, [pc, #624]	; (8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007ca8:	61fb      	str	r3, [r7, #28]
          break;
 8007caa:	e00c      	b.n	8007cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007cac:	4b99      	ldr	r3, [pc, #612]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cb2:	f003 0302 	and.w	r3, r3, #2
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d107      	bne.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8007cba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cbe:	61fb      	str	r3, [r7, #28]
          break;
 8007cc0:	e003      	b.n	8007cca <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 8007cc2:	bf00      	nop
 8007cc4:	e2af      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007cc6:	bf00      	nop
 8007cc8:	e2ad      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007cca:	bf00      	nop
        break;
 8007ccc:	e2ab      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007cce:	4b91      	ldr	r3, [pc, #580]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cd4:	f003 030c 	and.w	r3, r3, #12
 8007cd8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	2b0c      	cmp	r3, #12
 8007cde:	d83a      	bhi.n	8007d56 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8007ce0:	a201      	add	r2, pc, #4	; (adr r2, 8007ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8007ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce6:	bf00      	nop
 8007ce8:	08007d1d 	.word	0x08007d1d
 8007cec:	08007d57 	.word	0x08007d57
 8007cf0:	08007d57 	.word	0x08007d57
 8007cf4:	08007d57 	.word	0x08007d57
 8007cf8:	08007d25 	.word	0x08007d25
 8007cfc:	08007d57 	.word	0x08007d57
 8007d00:	08007d57 	.word	0x08007d57
 8007d04:	08007d57 	.word	0x08007d57
 8007d08:	08007d2d 	.word	0x08007d2d
 8007d0c:	08007d57 	.word	0x08007d57
 8007d10:	08007d57 	.word	0x08007d57
 8007d14:	08007d57 	.word	0x08007d57
 8007d18:	08007d41 	.word	0x08007d41
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d1c:	f7ff faa2 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8007d20:	61f8      	str	r0, [r7, #28]
          break;
 8007d22:	e01d      	b.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d24:	f7ff fa08 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8007d28:	61f8      	str	r0, [r7, #28]
          break;
 8007d2a:	e019      	b.n	8007d60 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d2c:	4b79      	ldr	r3, [pc, #484]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d38:	d10f      	bne.n	8007d5a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 8007d3a:	4b77      	ldr	r3, [pc, #476]	; (8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007d3c:	61fb      	str	r3, [r7, #28]
          break;
 8007d3e:	e00c      	b.n	8007d5a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007d40:	4b74      	ldr	r3, [pc, #464]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d46:	f003 0302 	and.w	r3, r3, #2
 8007d4a:	2b02      	cmp	r3, #2
 8007d4c:	d107      	bne.n	8007d5e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 8007d4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d52:	61fb      	str	r3, [r7, #28]
          break;
 8007d54:	e003      	b.n	8007d5e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 8007d56:	bf00      	nop
 8007d58:	e265      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007d5a:	bf00      	nop
 8007d5c:	e263      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007d5e:	bf00      	nop
        break;
 8007d60:	e261      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007d62:	4b6c      	ldr	r3, [pc, #432]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d68:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007d6c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	2b10      	cmp	r3, #16
 8007d72:	d00d      	beq.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 8007d74:	2b10      	cmp	r3, #16
 8007d76:	d802      	bhi.n	8007d7e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d005      	beq.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 8007d7c:	e024      	b.n	8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 8007d7e:	2b20      	cmp	r3, #32
 8007d80:	d00a      	beq.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8007d82:	2b30      	cmp	r3, #48	; 0x30
 8007d84:	d012      	beq.n	8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 8007d86:	e01f      	b.n	8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d88:	f7ff fa6c 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8007d8c:	61f8      	str	r0, [r7, #28]
          break;
 8007d8e:	e01b      	b.n	8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d90:	f7ff f9d2 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8007d94:	61f8      	str	r0, [r7, #28]
          break;
 8007d96:	e017      	b.n	8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d98:	4b5e      	ldr	r3, [pc, #376]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007da4:	d10d      	bne.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 8007da6:	4b5c      	ldr	r3, [pc, #368]	; (8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007da8:	61fb      	str	r3, [r7, #28]
          break;
 8007daa:	e00a      	b.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007dac:	4b59      	ldr	r3, [pc, #356]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007db2:	f003 0302 	and.w	r3, r3, #2
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d105      	bne.n	8007dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8007dba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dbe:	61fb      	str	r3, [r7, #28]
          break;
 8007dc0:	e001      	b.n	8007dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8007dc2:	bf00      	nop
 8007dc4:	e22f      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007dc6:	bf00      	nop
        break;
 8007dc8:	e22d      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007dca:	4b52      	ldr	r3, [pc, #328]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dd0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007dd4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	2b40      	cmp	r3, #64	; 0x40
 8007dda:	d00d      	beq.n	8007df8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8007ddc:	2b40      	cmp	r3, #64	; 0x40
 8007dde:	d802      	bhi.n	8007de6 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d005      	beq.n	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 8007de4:	e024      	b.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 8007de6:	2b80      	cmp	r3, #128	; 0x80
 8007de8:	d00a      	beq.n	8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8007dea:	2bc0      	cmp	r3, #192	; 0xc0
 8007dec:	d012      	beq.n	8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8007dee:	e01f      	b.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007df0:	f7ff fa38 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8007df4:	61f8      	str	r0, [r7, #28]
          break;
 8007df6:	e01b      	b.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8007df8:	f7ff f99e 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8007dfc:	61f8      	str	r0, [r7, #28]
          break;
 8007dfe:	e017      	b.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e00:	4b44      	ldr	r3, [pc, #272]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e0c:	d10d      	bne.n	8007e2a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 8007e0e:	4b42      	ldr	r3, [pc, #264]	; (8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007e10:	61fb      	str	r3, [r7, #28]
          break;
 8007e12:	e00a      	b.n	8007e2a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007e14:	4b3f      	ldr	r3, [pc, #252]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e1a:	f003 0302 	and.w	r3, r3, #2
 8007e1e:	2b02      	cmp	r3, #2
 8007e20:	d105      	bne.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 8007e22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e26:	61fb      	str	r3, [r7, #28]
          break;
 8007e28:	e001      	b.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 8007e2a:	bf00      	nop
 8007e2c:	e1fb      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007e2e:	bf00      	nop
        break;
 8007e30:	e1f9      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007e32:	4b38      	ldr	r3, [pc, #224]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e3c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e44:	d010      	beq.n	8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8007e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e4a:	d802      	bhi.n	8007e52 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d007      	beq.n	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8007e50:	e026      	b.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 8007e52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e56:	d00b      	beq.n	8007e70 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8007e58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e5c:	d012      	beq.n	8007e84 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 8007e5e:	e01f      	b.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e60:	f7ff fa00 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8007e64:	61f8      	str	r0, [r7, #28]
          break;
 8007e66:	e01b      	b.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8007e68:	f7ff f966 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8007e6c:	61f8      	str	r0, [r7, #28]
          break;
 8007e6e:	e017      	b.n	8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e70:	4b28      	ldr	r3, [pc, #160]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e7c:	d10d      	bne.n	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 8007e7e:	4b26      	ldr	r3, [pc, #152]	; (8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007e80:	61fb      	str	r3, [r7, #28]
          break;
 8007e82:	e00a      	b.n	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007e84:	4b23      	ldr	r3, [pc, #140]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e8a:	f003 0302 	and.w	r3, r3, #2
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d105      	bne.n	8007e9e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 8007e92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e96:	61fb      	str	r3, [r7, #28]
          break;
 8007e98:	e001      	b.n	8007e9e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8007e9a:	bf00      	nop
 8007e9c:	e1c3      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007e9e:	bf00      	nop
        break;
 8007ea0:	e1c1      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007ea2:	4b1c      	ldr	r3, [pc, #112]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ea8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007eac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eb4:	d010      	beq.n	8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8007eb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eba:	d802      	bhi.n	8007ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d007      	beq.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8007ec0:	e026      	b.n	8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 8007ec2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ec6:	d00b      	beq.n	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8007ec8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ecc:	d012      	beq.n	8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8007ece:	e01f      	b.n	8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ed0:	f7ff f9c8 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8007ed4:	61f8      	str	r0, [r7, #28]
          break;
 8007ed6:	e01b      	b.n	8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ed8:	f7ff f92e 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8007edc:	61f8      	str	r0, [r7, #28]
          break;
 8007ede:	e017      	b.n	8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ee0:	4b0c      	ldr	r3, [pc, #48]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eec:	d10d      	bne.n	8007f0a <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8007eee:	4b0a      	ldr	r3, [pc, #40]	; (8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007ef0:	61fb      	str	r3, [r7, #28]
          break;
 8007ef2:	e00a      	b.n	8007f0a <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007ef4:	4b07      	ldr	r3, [pc, #28]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007efa:	f003 0302 	and.w	r3, r3, #2
 8007efe:	2b02      	cmp	r3, #2
 8007f00:	d105      	bne.n	8007f0e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 8007f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f06:	61fb      	str	r3, [r7, #28]
          break;
 8007f08:	e001      	b.n	8007f0e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 8007f0a:	bf00      	nop
 8007f0c:	e18b      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007f0e:	bf00      	nop
        break;
 8007f10:	e189      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007f12:	bf00      	nop
 8007f14:	40021000 	.word	0x40021000
 8007f18:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007f1c:	4bae      	ldr	r3, [pc, #696]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007f26:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f2e:	d02f      	beq.n	8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8007f30:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007f34:	d003      	beq.n	8007f3e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8007f36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f3a:	d004      	beq.n	8007f46 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 8007f3c:	e050      	b.n	8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 8007f3e:	f7ff f8fb 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8007f42:	61f8      	str	r0, [r7, #28]
          break;
 8007f44:	e04c      	b.n	8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8007f46:	4ba4      	ldr	r3, [pc, #656]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d043      	beq.n	8007fda <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007f52:	4ba1      	ldr	r3, [pc, #644]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	0a1b      	lsrs	r3, r3, #8
 8007f58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f5c:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007f5e:	69bb      	ldr	r3, [r7, #24]
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	fb02 f203 	mul.w	r2, r2, r3
 8007f66:	4b9c      	ldr	r3, [pc, #624]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f68:	68db      	ldr	r3, [r3, #12]
 8007f6a:	091b      	lsrs	r3, r3, #4
 8007f6c:	f003 0307 	and.w	r3, r3, #7
 8007f70:	3301      	adds	r3, #1
 8007f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f76:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8007f78:	4b97      	ldr	r3, [pc, #604]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	0e5b      	lsrs	r3, r3, #25
 8007f7e:	f003 0303 	and.w	r3, r3, #3
 8007f82:	3301      	adds	r3, #1
 8007f84:	005b      	lsls	r3, r3, #1
 8007f86:	69ba      	ldr	r2, [r7, #24]
 8007f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f8c:	61fb      	str	r3, [r7, #28]
          break;
 8007f8e:	e024      	b.n	8007fda <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8007f90:	4b91      	ldr	r3, [pc, #580]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f92:	695b      	ldr	r3, [r3, #20]
 8007f94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d020      	beq.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8007f9c:	4b8e      	ldr	r3, [pc, #568]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007f9e:	695b      	ldr	r3, [r3, #20]
 8007fa0:	0a1b      	lsrs	r3, r3, #8
 8007fa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fa6:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	fb02 f203 	mul.w	r2, r2, r3
 8007fb0:	4b89      	ldr	r3, [pc, #548]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	091b      	lsrs	r3, r3, #4
 8007fb6:	f003 0307 	and.w	r3, r3, #7
 8007fba:	3301      	adds	r3, #1
 8007fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fc0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8007fc2:	4b85      	ldr	r3, [pc, #532]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007fc4:	695b      	ldr	r3, [r3, #20]
 8007fc6:	0e5b      	lsrs	r3, r3, #25
 8007fc8:	f003 0303 	and.w	r3, r3, #3
 8007fcc:	3301      	adds	r3, #1
 8007fce:	005b      	lsls	r3, r3, #1
 8007fd0:	69ba      	ldr	r2, [r7, #24]
 8007fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fd6:	61fb      	str	r3, [r7, #28]
          break;
 8007fd8:	e001      	b.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8007fda:	bf00      	nop
 8007fdc:	e123      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007fde:	bf00      	nop
        break;
 8007fe0:	e121      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8007fe2:	4b7d      	ldr	r3, [pc, #500]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fe8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fec:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d103      	bne.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8007ff4:	f7ff f94c 	bl	8007290 <HAL_RCC_GetPCLK2Freq>
 8007ff8:	61f8      	str	r0, [r7, #28]
        break;
 8007ffa:	e114      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ffc:	f7ff f89c 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8008000:	61f8      	str	r0, [r7, #28]
        break;
 8008002:	e110      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008004:	4b74      	ldr	r3, [pc, #464]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800800a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800800e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008016:	d009      	beq.n	800802c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8008018:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800801c:	d00a      	beq.n	8008034 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 800801e:	2b00      	cmp	r3, #0
 8008020:	d000      	beq.n	8008024 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8008022:	e011      	b.n	8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008024:	f7ff f91e 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8008028:	61f8      	str	r0, [r7, #28]
          break;
 800802a:	e00d      	b.n	8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 800802c:	f7ff f884 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8008030:	61f8      	str	r0, [r7, #28]
          break;
 8008032:	e009      	b.n	8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008034:	4b68      	ldr	r3, [pc, #416]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800803c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008040:	d101      	bne.n	8008046 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8008042:	4b66      	ldr	r3, [pc, #408]	; (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008044:	61fb      	str	r3, [r7, #28]
          break;
 8008046:	bf00      	nop
        break;
 8008048:	e0ed      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800804a:	4b63      	ldr	r3, [pc, #396]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800804c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008050:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008054:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800805c:	d009      	beq.n	8008072 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800805e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008062:	d00a      	beq.n	800807a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8008064:	2b00      	cmp	r3, #0
 8008066:	d000      	beq.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8008068:	e011      	b.n	800808e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 800806a:	f7ff f8fb 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 800806e:	61f8      	str	r0, [r7, #28]
          break;
 8008070:	e00d      	b.n	800808e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8008072:	f7ff f861 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 8008076:	61f8      	str	r0, [r7, #28]
          break;
 8008078:	e009      	b.n	800808e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800807a:	4b57      	ldr	r3, [pc, #348]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008082:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008086:	d101      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8008088:	4b54      	ldr	r3, [pc, #336]	; (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800808a:	61fb      	str	r3, [r7, #28]
          break;
 800808c:	bf00      	nop
        break;
 800808e:	e0ca      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008090:	4b51      	ldr	r3, [pc, #324]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008096:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800809a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080a2:	d009      	beq.n	80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80080a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80080a8:	d00a      	beq.n	80080c0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d000      	beq.n	80080b0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 80080ae:	e011      	b.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80080b0:	f7ff f8d8 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 80080b4:	61f8      	str	r0, [r7, #28]
          break;
 80080b6:	e00d      	b.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 80080b8:	f7ff f83e 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 80080bc:	61f8      	str	r0, [r7, #28]
          break;
 80080be:	e009      	b.n	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80080c0:	4b45      	ldr	r3, [pc, #276]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080cc:	d101      	bne.n	80080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 80080ce:	4b43      	ldr	r3, [pc, #268]	; (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80080d0:	61fb      	str	r3, [r7, #28]
          break;
 80080d2:	bf00      	nop
        break;
 80080d4:	e0a7      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80080d6:	4b40      	ldr	r3, [pc, #256]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80080d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080dc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80080e0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80080e8:	d010      	beq.n	800810c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 80080ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80080ee:	d802      	bhi.n	80080f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d007      	beq.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 80080f4:	e02f      	b.n	8008156 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 80080f6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80080fa:	d012      	beq.n	8008122 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80080fc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008100:	d019      	beq.n	8008136 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8008102:	e028      	b.n	8008156 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008104:	f7ff f8ae 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8008108:	61f8      	str	r0, [r7, #28]
          break;
 800810a:	e024      	b.n	8008156 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800810c:	4b32      	ldr	r3, [pc, #200]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800810e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008112:	f003 0302 	and.w	r3, r3, #2
 8008116:	2b02      	cmp	r3, #2
 8008118:	d118      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 800811a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800811e:	61fb      	str	r3, [r7, #28]
          break;
 8008120:	e014      	b.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008122:	4b2d      	ldr	r3, [pc, #180]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800812a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800812e:	d10f      	bne.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8008130:	4b2a      	ldr	r3, [pc, #168]	; (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008132:	61fb      	str	r3, [r7, #28]
          break;
 8008134:	e00c      	b.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008136:	4b28      	ldr	r3, [pc, #160]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800813c:	f003 0302 	and.w	r3, r3, #2
 8008140:	2b02      	cmp	r3, #2
 8008142:	d107      	bne.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8008144:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008148:	61fb      	str	r3, [r7, #28]
          break;
 800814a:	e003      	b.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 800814c:	bf00      	nop
 800814e:	e06a      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008150:	bf00      	nop
 8008152:	e068      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008154:	bf00      	nop
        break;
 8008156:	e066      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008158:	4b1f      	ldr	r3, [pc, #124]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800815a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800815e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008162:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800816a:	d010      	beq.n	800818e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 800816c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008170:	d802      	bhi.n	8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8008172:	2b00      	cmp	r3, #0
 8008174:	d007      	beq.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8008176:	e034      	b.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8008178:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800817c:	d012      	beq.n	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 800817e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008182:	d019      	beq.n	80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8008184:	e02d      	b.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008186:	f7ff f86d 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 800818a:	61f8      	str	r0, [r7, #28]
          break;
 800818c:	e029      	b.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800818e:	4b12      	ldr	r3, [pc, #72]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008190:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008194:	f003 0302 	and.w	r3, r3, #2
 8008198:	2b02      	cmp	r3, #2
 800819a:	d118      	bne.n	80081ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 800819c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80081a0:	61fb      	str	r3, [r7, #28]
          break;
 80081a2:	e014      	b.n	80081ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80081a4:	4b0c      	ldr	r3, [pc, #48]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081b0:	d10f      	bne.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 80081b2:	4b0a      	ldr	r3, [pc, #40]	; (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80081b4:	61fb      	str	r3, [r7, #28]
          break;
 80081b6:	e00c      	b.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80081b8:	4b07      	ldr	r3, [pc, #28]	; (80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80081ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081be:	f003 0302 	and.w	r3, r3, #2
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d10c      	bne.n	80081e0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 80081c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081ca:	61fb      	str	r3, [r7, #28]
          break;
 80081cc:	e008      	b.n	80081e0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 80081ce:	bf00      	nop
 80081d0:	e029      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80081d2:	bf00      	nop
 80081d4:	e027      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80081d6:	bf00      	nop
 80081d8:	40021000 	.word	0x40021000
 80081dc:	00f42400 	.word	0x00f42400
          break;
 80081e0:	bf00      	nop
        break;
 80081e2:	e020      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80081e4:	4b12      	ldr	r3, [pc, #72]	; (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80081e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ea:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80081ee:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d003      	beq.n	80081fe <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 80081f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081fa:	d004      	beq.n	8008206 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 80081fc:	e00d      	b.n	800821a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 80081fe:	f7ff f831 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8008202:	61f8      	str	r0, [r7, #28]
          break;
 8008204:	e009      	b.n	800821a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008206:	4b0a      	ldr	r3, [pc, #40]	; (8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800820e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008212:	d101      	bne.n	8008218 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8008214:	4b07      	ldr	r3, [pc, #28]	; (8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8008216:	61fb      	str	r3, [r7, #28]
          break;
 8008218:	bf00      	nop
        break;
 800821a:	e004      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 800821c:	bf00      	nop
 800821e:	e002      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008220:	bf00      	nop
 8008222:	e000      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008224:	bf00      	nop
    }
  }

  return(frequency);
 8008226:	69fb      	ldr	r3, [r7, #28]
}
 8008228:	4618      	mov	r0, r3
 800822a:	3720      	adds	r7, #32
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}
 8008230:	40021000 	.word	0x40021000
 8008234:	00f42400 	.word	0x00f42400

08008238 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008238:	b480      	push	{r7}
 800823a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800823c:	4b05      	ldr	r3, [pc, #20]	; (8008254 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a04      	ldr	r2, [pc, #16]	; (8008254 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008242:	f043 0304 	orr.w	r3, r3, #4
 8008246:	6013      	str	r3, [r2, #0]
}
 8008248:	bf00      	nop
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	40021000 	.word	0x40021000

08008258 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008262:	2300      	movs	r3, #0
 8008264:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008266:	4b73      	ldr	r3, [pc, #460]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	f003 0303 	and.w	r3, r3, #3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d018      	beq.n	80082a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008272:	4b70      	ldr	r3, [pc, #448]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	f003 0203 	and.w	r2, r3, #3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	429a      	cmp	r2, r3
 8008280:	d10d      	bne.n	800829e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
       ||
 8008286:	2b00      	cmp	r3, #0
 8008288:	d009      	beq.n	800829e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800828a:	4b6a      	ldr	r3, [pc, #424]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	091b      	lsrs	r3, r3, #4
 8008290:	f003 0307 	and.w	r3, r3, #7
 8008294:	1c5a      	adds	r2, r3, #1
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	685b      	ldr	r3, [r3, #4]
       ||
 800829a:	429a      	cmp	r2, r3
 800829c:	d044      	beq.n	8008328 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800829e:	2301      	movs	r3, #1
 80082a0:	73fb      	strb	r3, [r7, #15]
 80082a2:	e041      	b.n	8008328 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2b02      	cmp	r3, #2
 80082aa:	d00c      	beq.n	80082c6 <RCCEx_PLLSAI1_Config+0x6e>
 80082ac:	2b03      	cmp	r3, #3
 80082ae:	d013      	beq.n	80082d8 <RCCEx_PLLSAI1_Config+0x80>
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d120      	bne.n	80082f6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80082b4:	4b5f      	ldr	r3, [pc, #380]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 0302 	and.w	r3, r3, #2
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d11d      	bne.n	80082fc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80082c0:	2301      	movs	r3, #1
 80082c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082c4:	e01a      	b.n	80082fc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80082c6:	4b5b      	ldr	r3, [pc, #364]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d116      	bne.n	8008300 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082d6:	e013      	b.n	8008300 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80082d8:	4b56      	ldr	r3, [pc, #344]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d10f      	bne.n	8008304 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80082e4:	4b53      	ldr	r3, [pc, #332]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d109      	bne.n	8008304 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80082f4:	e006      	b.n	8008304 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	73fb      	strb	r3, [r7, #15]
      break;
 80082fa:	e004      	b.n	8008306 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80082fc:	bf00      	nop
 80082fe:	e002      	b.n	8008306 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008300:	bf00      	nop
 8008302:	e000      	b.n	8008306 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008304:	bf00      	nop
    }

    if(status == HAL_OK)
 8008306:	7bfb      	ldrb	r3, [r7, #15]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10d      	bne.n	8008328 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800830c:	4b49      	ldr	r3, [pc, #292]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6819      	ldr	r1, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	3b01      	subs	r3, #1
 800831e:	011b      	lsls	r3, r3, #4
 8008320:	430b      	orrs	r3, r1
 8008322:	4944      	ldr	r1, [pc, #272]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008324:	4313      	orrs	r3, r2
 8008326:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008328:	7bfb      	ldrb	r3, [r7, #15]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d17d      	bne.n	800842a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800832e:	4b41      	ldr	r3, [pc, #260]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a40      	ldr	r2, [pc, #256]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008334:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008338:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800833a:	f7fa ffd1 	bl	80032e0 <HAL_GetTick>
 800833e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008340:	e009      	b.n	8008356 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008342:	f7fa ffcd 	bl	80032e0 <HAL_GetTick>
 8008346:	4602      	mov	r2, r0
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	2b02      	cmp	r3, #2
 800834e:	d902      	bls.n	8008356 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008350:	2303      	movs	r3, #3
 8008352:	73fb      	strb	r3, [r7, #15]
        break;
 8008354:	e005      	b.n	8008362 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008356:	4b37      	ldr	r3, [pc, #220]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1ef      	bne.n	8008342 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008362:	7bfb      	ldrb	r3, [r7, #15]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d160      	bne.n	800842a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d111      	bne.n	8008392 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800836e:	4b31      	ldr	r3, [pc, #196]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008370:	691b      	ldr	r3, [r3, #16]
 8008372:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008376:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	6892      	ldr	r2, [r2, #8]
 800837e:	0211      	lsls	r1, r2, #8
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	68d2      	ldr	r2, [r2, #12]
 8008384:	0912      	lsrs	r2, r2, #4
 8008386:	0452      	lsls	r2, r2, #17
 8008388:	430a      	orrs	r2, r1
 800838a:	492a      	ldr	r1, [pc, #168]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 800838c:	4313      	orrs	r3, r2
 800838e:	610b      	str	r3, [r1, #16]
 8008390:	e027      	b.n	80083e2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d112      	bne.n	80083be <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008398:	4b26      	ldr	r3, [pc, #152]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 800839a:	691b      	ldr	r3, [r3, #16]
 800839c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80083a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80083a4:	687a      	ldr	r2, [r7, #4]
 80083a6:	6892      	ldr	r2, [r2, #8]
 80083a8:	0211      	lsls	r1, r2, #8
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	6912      	ldr	r2, [r2, #16]
 80083ae:	0852      	lsrs	r2, r2, #1
 80083b0:	3a01      	subs	r2, #1
 80083b2:	0552      	lsls	r2, r2, #21
 80083b4:	430a      	orrs	r2, r1
 80083b6:	491f      	ldr	r1, [pc, #124]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083b8:	4313      	orrs	r3, r2
 80083ba:	610b      	str	r3, [r1, #16]
 80083bc:	e011      	b.n	80083e2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80083be:	4b1d      	ldr	r3, [pc, #116]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083c0:	691b      	ldr	r3, [r3, #16]
 80083c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80083c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	6892      	ldr	r2, [r2, #8]
 80083ce:	0211      	lsls	r1, r2, #8
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	6952      	ldr	r2, [r2, #20]
 80083d4:	0852      	lsrs	r2, r2, #1
 80083d6:	3a01      	subs	r2, #1
 80083d8:	0652      	lsls	r2, r2, #25
 80083da:	430a      	orrs	r2, r1
 80083dc:	4915      	ldr	r1, [pc, #84]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083de:	4313      	orrs	r3, r2
 80083e0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80083e2:	4b14      	ldr	r3, [pc, #80]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a13      	ldr	r2, [pc, #76]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80083ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083ee:	f7fa ff77 	bl	80032e0 <HAL_GetTick>
 80083f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80083f4:	e009      	b.n	800840a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80083f6:	f7fa ff73 	bl	80032e0 <HAL_GetTick>
 80083fa:	4602      	mov	r2, r0
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	2b02      	cmp	r3, #2
 8008402:	d902      	bls.n	800840a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	73fb      	strb	r3, [r7, #15]
          break;
 8008408:	e005      	b.n	8008416 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800840a:	4b0a      	ldr	r3, [pc, #40]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d0ef      	beq.n	80083f6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8008416:	7bfb      	ldrb	r3, [r7, #15]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d106      	bne.n	800842a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800841c:	4b05      	ldr	r3, [pc, #20]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 800841e:	691a      	ldr	r2, [r3, #16]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	699b      	ldr	r3, [r3, #24]
 8008424:	4903      	ldr	r1, [pc, #12]	; (8008434 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008426:	4313      	orrs	r3, r2
 8008428:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800842a:	7bfb      	ldrb	r3, [r7, #15]
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	40021000 	.word	0x40021000

08008438 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008442:	2300      	movs	r3, #0
 8008444:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008446:	4b68      	ldr	r3, [pc, #416]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	f003 0303 	and.w	r3, r3, #3
 800844e:	2b00      	cmp	r3, #0
 8008450:	d018      	beq.n	8008484 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008452:	4b65      	ldr	r3, [pc, #404]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008454:	68db      	ldr	r3, [r3, #12]
 8008456:	f003 0203 	and.w	r2, r3, #3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	429a      	cmp	r2, r3
 8008460:	d10d      	bne.n	800847e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
       ||
 8008466:	2b00      	cmp	r3, #0
 8008468:	d009      	beq.n	800847e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800846a:	4b5f      	ldr	r3, [pc, #380]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	091b      	lsrs	r3, r3, #4
 8008470:	f003 0307 	and.w	r3, r3, #7
 8008474:	1c5a      	adds	r2, r3, #1
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	685b      	ldr	r3, [r3, #4]
       ||
 800847a:	429a      	cmp	r2, r3
 800847c:	d044      	beq.n	8008508 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	73fb      	strb	r3, [r7, #15]
 8008482:	e041      	b.n	8008508 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2b02      	cmp	r3, #2
 800848a:	d00c      	beq.n	80084a6 <RCCEx_PLLSAI2_Config+0x6e>
 800848c:	2b03      	cmp	r3, #3
 800848e:	d013      	beq.n	80084b8 <RCCEx_PLLSAI2_Config+0x80>
 8008490:	2b01      	cmp	r3, #1
 8008492:	d120      	bne.n	80084d6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008494:	4b54      	ldr	r3, [pc, #336]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f003 0302 	and.w	r3, r3, #2
 800849c:	2b00      	cmp	r3, #0
 800849e:	d11d      	bne.n	80084dc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80084a4:	e01a      	b.n	80084dc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80084a6:	4b50      	ldr	r3, [pc, #320]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d116      	bne.n	80084e0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80084b2:	2301      	movs	r3, #1
 80084b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80084b6:	e013      	b.n	80084e0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80084b8:	4b4b      	ldr	r3, [pc, #300]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d10f      	bne.n	80084e4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80084c4:	4b48      	ldr	r3, [pc, #288]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d109      	bne.n	80084e4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80084d4:	e006      	b.n	80084e4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	73fb      	strb	r3, [r7, #15]
      break;
 80084da:	e004      	b.n	80084e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80084dc:	bf00      	nop
 80084de:	e002      	b.n	80084e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80084e0:	bf00      	nop
 80084e2:	e000      	b.n	80084e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80084e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d10d      	bne.n	8008508 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80084ec:	4b3e      	ldr	r3, [pc, #248]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6819      	ldr	r1, [r3, #0]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	3b01      	subs	r3, #1
 80084fe:	011b      	lsls	r3, r3, #4
 8008500:	430b      	orrs	r3, r1
 8008502:	4939      	ldr	r1, [pc, #228]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008504:	4313      	orrs	r3, r2
 8008506:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008508:	7bfb      	ldrb	r3, [r7, #15]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d167      	bne.n	80085de <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800850e:	4b36      	ldr	r3, [pc, #216]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a35      	ldr	r2, [pc, #212]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008514:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008518:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800851a:	f7fa fee1 	bl	80032e0 <HAL_GetTick>
 800851e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008520:	e009      	b.n	8008536 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008522:	f7fa fedd 	bl	80032e0 <HAL_GetTick>
 8008526:	4602      	mov	r2, r0
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	1ad3      	subs	r3, r2, r3
 800852c:	2b02      	cmp	r3, #2
 800852e:	d902      	bls.n	8008536 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008530:	2303      	movs	r3, #3
 8008532:	73fb      	strb	r3, [r7, #15]
        break;
 8008534:	e005      	b.n	8008542 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008536:	4b2c      	ldr	r3, [pc, #176]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1ef      	bne.n	8008522 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008542:	7bfb      	ldrb	r3, [r7, #15]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d14a      	bne.n	80085de <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d111      	bne.n	8008572 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800854e:	4b26      	ldr	r3, [pc, #152]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008550:	695b      	ldr	r3, [r3, #20]
 8008552:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008556:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	6892      	ldr	r2, [r2, #8]
 800855e:	0211      	lsls	r1, r2, #8
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	68d2      	ldr	r2, [r2, #12]
 8008564:	0912      	lsrs	r2, r2, #4
 8008566:	0452      	lsls	r2, r2, #17
 8008568:	430a      	orrs	r2, r1
 800856a:	491f      	ldr	r1, [pc, #124]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800856c:	4313      	orrs	r3, r2
 800856e:	614b      	str	r3, [r1, #20]
 8008570:	e011      	b.n	8008596 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008572:	4b1d      	ldr	r3, [pc, #116]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008574:	695b      	ldr	r3, [r3, #20]
 8008576:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800857a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	6892      	ldr	r2, [r2, #8]
 8008582:	0211      	lsls	r1, r2, #8
 8008584:	687a      	ldr	r2, [r7, #4]
 8008586:	6912      	ldr	r2, [r2, #16]
 8008588:	0852      	lsrs	r2, r2, #1
 800858a:	3a01      	subs	r2, #1
 800858c:	0652      	lsls	r2, r2, #25
 800858e:	430a      	orrs	r2, r1
 8008590:	4915      	ldr	r1, [pc, #84]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008592:	4313      	orrs	r3, r2
 8008594:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008596:	4b14      	ldr	r3, [pc, #80]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a13      	ldr	r2, [pc, #76]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800859c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085a2:	f7fa fe9d 	bl	80032e0 <HAL_GetTick>
 80085a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80085a8:	e009      	b.n	80085be <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80085aa:	f7fa fe99 	bl	80032e0 <HAL_GetTick>
 80085ae:	4602      	mov	r2, r0
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d902      	bls.n	80085be <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	73fb      	strb	r3, [r7, #15]
          break;
 80085bc:	e005      	b.n	80085ca <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80085be:	4b0a      	ldr	r3, [pc, #40]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d0ef      	beq.n	80085aa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80085ca:	7bfb      	ldrb	r3, [r7, #15]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d106      	bne.n	80085de <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80085d0:	4b05      	ldr	r3, [pc, #20]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80085d2:	695a      	ldr	r2, [r3, #20]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	695b      	ldr	r3, [r3, #20]
 80085d8:	4903      	ldr	r1, [pc, #12]	; (80085e8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80085de:	7bfb      	ldrb	r3, [r7, #15]
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3710      	adds	r7, #16
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	40021000 	.word	0x40021000

080085ec <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b089      	sub	sp, #36	; 0x24
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80085f6:	2300      	movs	r3, #0
 80085f8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80085fa:	2300      	movs	r3, #0
 80085fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80085fe:	2300      	movs	r3, #0
 8008600:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008608:	d10c      	bne.n	8008624 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800860a:	4b62      	ldr	r3, [pc, #392]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800860c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008610:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008614:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800861c:	d112      	bne.n	8008644 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800861e:	4b5e      	ldr	r3, [pc, #376]	; (8008798 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8008620:	61fb      	str	r3, [r7, #28]
 8008622:	e00f      	b.n	8008644 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800862a:	d10b      	bne.n	8008644 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800862c:	4b59      	ldr	r3, [pc, #356]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800862e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008632:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8008636:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800863e:	d101      	bne.n	8008644 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8008640:	4b55      	ldr	r3, [pc, #340]	; (8008798 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8008642:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8008644:	69fb      	ldr	r3, [r7, #28]
 8008646:	2b00      	cmp	r3, #0
 8008648:	f040 809c 	bne.w	8008784 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008656:	d003      	beq.n	8008660 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800865e:	d12d      	bne.n	80086bc <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8008660:	4b4c      	ldr	r3, [pc, #304]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008668:	2b00      	cmp	r3, #0
 800866a:	f000 808b 	beq.w	8008784 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800866e:	4b49      	ldr	r3, [pc, #292]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	091b      	lsrs	r3, r3, #4
 8008674:	f003 0307 	and.w	r3, r3, #7
 8008678:	3301      	adds	r3, #1
 800867a:	693a      	ldr	r2, [r7, #16]
 800867c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008680:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008682:	4b44      	ldr	r3, [pc, #272]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008684:	68db      	ldr	r3, [r3, #12]
 8008686:	0a1b      	lsrs	r3, r3, #8
 8008688:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800868c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10a      	bne.n	80086aa <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8008694:	4b3f      	ldr	r3, [pc, #252]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800869c:	2b00      	cmp	r3, #0
 800869e:	d002      	beq.n	80086a6 <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 80086a0:	2311      	movs	r3, #17
 80086a2:	617b      	str	r3, [r7, #20]
 80086a4:	e001      	b.n	80086aa <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 80086a6:	2307      	movs	r3, #7
 80086a8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	68fa      	ldr	r2, [r7, #12]
 80086ae:	fb02 f203 	mul.w	r2, r2, r3
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80086b8:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 80086ba:	e063      	b.n	8008784 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80086bc:	69bb      	ldr	r3, [r7, #24]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d12c      	bne.n	800871c <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 80086c2:	4b34      	ldr	r3, [pc, #208]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086c4:	691b      	ldr	r3, [r3, #16]
 80086c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d05a      	beq.n	8008784 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80086ce:	4b31      	ldr	r3, [pc, #196]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	091b      	lsrs	r3, r3, #4
 80086d4:	f003 0307 	and.w	r3, r3, #7
 80086d8:	3301      	adds	r3, #1
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e0:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80086e2:	4b2c      	ldr	r3, [pc, #176]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	0a1b      	lsrs	r3, r3, #8
 80086e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086ec:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d10a      	bne.n	800870a <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80086f4:	4b27      	ldr	r3, [pc, #156]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086f6:	691b      	ldr	r3, [r3, #16]
 80086f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d002      	beq.n	8008706 <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 8008700:	2311      	movs	r3, #17
 8008702:	617b      	str	r3, [r7, #20]
 8008704:	e001      	b.n	800870a <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 8008706:	2307      	movs	r3, #7
 8008708:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800870a:	693b      	ldr	r3, [r7, #16]
 800870c:	68fa      	ldr	r2, [r7, #12]
 800870e:	fb02 f203 	mul.w	r2, r2, r3
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	fbb2 f3f3 	udiv	r3, r2, r3
 8008718:	61fb      	str	r3, [r7, #28]
 800871a:	e033      	b.n	8008784 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008722:	d003      	beq.n	800872c <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800872a:	d12b      	bne.n	8008784 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 800872c:	4b19      	ldr	r3, [pc, #100]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800872e:	695b      	ldr	r3, [r3, #20]
 8008730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008734:	2b00      	cmp	r3, #0
 8008736:	d025      	beq.n	8008784 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008738:	4b16      	ldr	r3, [pc, #88]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800873a:	68db      	ldr	r3, [r3, #12]
 800873c:	091b      	lsrs	r3, r3, #4
 800873e:	f003 0307 	and.w	r3, r3, #7
 8008742:	3301      	adds	r3, #1
 8008744:	693a      	ldr	r2, [r7, #16]
 8008746:	fbb2 f3f3 	udiv	r3, r2, r3
 800874a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800874c:	4b11      	ldr	r3, [pc, #68]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800874e:	695b      	ldr	r3, [r3, #20]
 8008750:	0a1b      	lsrs	r3, r3, #8
 8008752:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008756:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d10a      	bne.n	8008774 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800875e:	4b0d      	ldr	r3, [pc, #52]	; (8008794 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008760:	695b      	ldr	r3, [r3, #20]
 8008762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008766:	2b00      	cmp	r3, #0
 8008768:	d002      	beq.n	8008770 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 800876a:	2311      	movs	r3, #17
 800876c:	617b      	str	r3, [r7, #20]
 800876e:	e001      	b.n	8008774 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 8008770:	2307      	movs	r3, #7
 8008772:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	68fa      	ldr	r2, [r7, #12]
 8008778:	fb02 f203 	mul.w	r2, r2, r3
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008782:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8008784:	69fb      	ldr	r3, [r7, #28]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3724      	adds	r7, #36	; 0x24
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	40021000 	.word	0x40021000
 8008798:	001fff68 	.word	0x001fff68

0800879c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b088      	sub	sp, #32
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d101      	bne.n	80087ae <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	e14a      	b.n	8008a44 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d106      	bne.n	80087c8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f7f9 fdaa 	bl	800231c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 f94d 	bl	8008a68 <SAI_Disable>
 80087ce:	4603      	mov	r3, r0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d001      	beq.n	80087d8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e135      	b.n	8008a44 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2202      	movs	r2, #2
 80087dc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d007      	beq.n	80087f8 <HAL_SAI_Init+0x5c>
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d302      	bcc.n	80087f2 <HAL_SAI_Init+0x56>
 80087ec:	2b02      	cmp	r3, #2
 80087ee:	d006      	beq.n	80087fe <HAL_SAI_Init+0x62>
 80087f0:	e008      	b.n	8008804 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80087f2:	2300      	movs	r3, #0
 80087f4:	61fb      	str	r3, [r7, #28]
      break;
 80087f6:	e008      	b.n	800880a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80087f8:	2310      	movs	r3, #16
 80087fa:	61fb      	str	r3, [r7, #28]
      break;
 80087fc:	e005      	b.n	800880a <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80087fe:	2320      	movs	r3, #32
 8008800:	61fb      	str	r3, [r7, #28]
      break;
 8008802:	e002      	b.n	800880a <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 8008804:	2300      	movs	r3, #0
 8008806:	61fb      	str	r3, [r7, #28]
      break;
 8008808:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	2b03      	cmp	r3, #3
 8008810:	d81d      	bhi.n	800884e <HAL_SAI_Init+0xb2>
 8008812:	a201      	add	r2, pc, #4	; (adr r2, 8008818 <HAL_SAI_Init+0x7c>)
 8008814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008818:	08008829 	.word	0x08008829
 800881c:	0800882f 	.word	0x0800882f
 8008820:	08008837 	.word	0x08008837
 8008824:	0800883f 	.word	0x0800883f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8008828:	2300      	movs	r3, #0
 800882a:	617b      	str	r3, [r7, #20]
      break;
 800882c:	e012      	b.n	8008854 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800882e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008832:	617b      	str	r3, [r7, #20]
      break;
 8008834:	e00e      	b.n	8008854 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008836:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800883a:	617b      	str	r3, [r7, #20]
      break;
 800883c:	e00a      	b.n	8008854 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800883e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008842:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	f043 0301 	orr.w	r3, r3, #1
 800884a:	61fb      	str	r3, [r7, #28]
      break;
 800884c:	e002      	b.n	8008854 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 800884e:	2300      	movs	r3, #0
 8008850:	617b      	str	r3, [r7, #20]
      break;
 8008852:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a7c      	ldr	r2, [pc, #496]	; (8008a4c <HAL_SAI_Init+0x2b0>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d004      	beq.n	8008868 <HAL_SAI_Init+0xcc>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a7b      	ldr	r2, [pc, #492]	; (8008a50 <HAL_SAI_Init+0x2b4>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d103      	bne.n	8008870 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8008868:	4a7a      	ldr	r2, [pc, #488]	; (8008a54 <HAL_SAI_Init+0x2b8>)
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	6013      	str	r3, [r2, #0]
 800886e:	e002      	b.n	8008876 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8008870:	4a79      	ldr	r2, [pc, #484]	; (8008a58 <HAL_SAI_Init+0x2bc>)
 8008872:	69fb      	ldr	r3, [r7, #28]
 8008874:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	69db      	ldr	r3, [r3, #28]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d038      	beq.n	80088f0 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a72      	ldr	r2, [pc, #456]	; (8008a4c <HAL_SAI_Init+0x2b0>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d004      	beq.n	8008892 <HAL_SAI_Init+0xf6>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a70      	ldr	r2, [pc, #448]	; (8008a50 <HAL_SAI_Init+0x2b4>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d105      	bne.n	800889e <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008892:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008896:	f7ff f857 	bl	8007948 <HAL_RCCEx_GetPeriphCLKFreq>
 800889a:	6138      	str	r0, [r7, #16]
 800889c:	e004      	b.n	80088a8 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800889e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80088a2:	f7ff f851 	bl	8007948 <HAL_RCCEx_GetPeriphCLKFreq>
 80088a6:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80088a8:	693a      	ldr	r2, [r7, #16]
 80088aa:	4613      	mov	r3, r2
 80088ac:	009b      	lsls	r3, r3, #2
 80088ae:	4413      	add	r3, r2
 80088b0:	005b      	lsls	r3, r3, #1
 80088b2:	461a      	mov	r2, r3
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	69db      	ldr	r3, [r3, #28]
 80088b8:	025b      	lsls	r3, r3, #9
 80088ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80088be:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	4a66      	ldr	r2, [pc, #408]	; (8008a5c <HAL_SAI_Init+0x2c0>)
 80088c4:	fba2 2303 	umull	r2, r3, r2, r3
 80088c8:	08da      	lsrs	r2, r3, #3
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80088ce:	68f9      	ldr	r1, [r7, #12]
 80088d0:	4b62      	ldr	r3, [pc, #392]	; (8008a5c <HAL_SAI_Init+0x2c0>)
 80088d2:	fba3 2301 	umull	r2, r3, r3, r1
 80088d6:	08da      	lsrs	r2, r3, #3
 80088d8:	4613      	mov	r3, r2
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	4413      	add	r3, r2
 80088de:	005b      	lsls	r3, r3, #1
 80088e0:	1aca      	subs	r2, r1, r3
 80088e2:	2a08      	cmp	r2, #8
 80088e4:	d904      	bls.n	80088f0 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a1b      	ldr	r3, [r3, #32]
 80088ea:	1c5a      	adds	r2, r3, #1
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d003      	beq.n	8008900 <HAL_SAI_Init+0x164>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	d109      	bne.n	8008914 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008904:	2b01      	cmp	r3, #1
 8008906:	d101      	bne.n	800890c <HAL_SAI_Init+0x170>
 8008908:	2300      	movs	r3, #0
 800890a:	e001      	b.n	8008910 <HAL_SAI_Init+0x174>
 800890c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008910:	61bb      	str	r3, [r7, #24]
 8008912:	e008      	b.n	8008926 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008918:	2b01      	cmp	r3, #1
 800891a:	d102      	bne.n	8008922 <HAL_SAI_Init+0x186>
 800891c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008920:	e000      	b.n	8008924 <HAL_SAI_Init+0x188>
 8008922:	2300      	movs	r3, #0
 8008924:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	6819      	ldr	r1, [r3, #0]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	4b4b      	ldr	r3, [pc, #300]	; (8008a60 <HAL_SAI_Init+0x2c4>)
 8008932:	400b      	ands	r3, r1
 8008934:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	6819      	ldr	r1, [r3, #0]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	685a      	ldr	r2, [r3, #4]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008944:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800894a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008950:	431a      	orrs	r2, r3
 8008952:	69bb      	ldr	r3, [r7, #24]
 8008954:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800895e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800896a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6a1b      	ldr	r3, [r3, #32]
 8008970:	051b      	lsls	r3, r3, #20
 8008972:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	430a      	orrs	r2, r1
 800897a:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	6812      	ldr	r2, [r2, #0]
 8008986:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800898a:	f023 030f 	bic.w	r3, r3, #15
 800898e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6859      	ldr	r1, [r3, #4]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	699a      	ldr	r2, [r3, #24]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800899e:	431a      	orrs	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089a4:	431a      	orrs	r2, r3
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	430a      	orrs	r2, r1
 80089ac:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	6899      	ldr	r1, [r3, #8]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	4b2a      	ldr	r3, [pc, #168]	; (8008a64 <HAL_SAI_Init+0x2c8>)
 80089ba:	400b      	ands	r3, r1
 80089bc:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	6899      	ldr	r1, [r3, #8]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089c8:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80089ce:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 80089d4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 80089da:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089e0:	3b01      	subs	r3, #1
 80089e2:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80089e4:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	430a      	orrs	r2, r1
 80089ec:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	68d9      	ldr	r1, [r3, #12]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	f24f 0320 	movw	r3, #61472	; 0xf020
 80089fc:	400b      	ands	r3, r1
 80089fe:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68d9      	ldr	r1, [r3, #12]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a0e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a14:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008a16:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	021b      	lsls	r3, r3, #8
 8008a20:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	430a      	orrs	r2, r1
 8008a28:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2201      	movs	r2, #1
 8008a36:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3720      	adds	r7, #32
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	40015404 	.word	0x40015404
 8008a50:	40015424 	.word	0x40015424
 8008a54:	40015400 	.word	0x40015400
 8008a58:	40015800 	.word	0x40015800
 8008a5c:	cccccccd 	.word	0xcccccccd
 8008a60:	ff05c010 	.word	0xff05c010
 8008a64:	fff88000 	.word	0xfff88000

08008a68 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008a68:	b490      	push	{r4, r7}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008a70:	4b15      	ldr	r3, [pc, #84]	; (8008ac8 <SAI_Disable+0x60>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a15      	ldr	r2, [pc, #84]	; (8008acc <SAI_Disable+0x64>)
 8008a76:	fba2 2303 	umull	r2, r3, r2, r3
 8008a7a:	0b1b      	lsrs	r3, r3, #12
 8008a7c:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008a90:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008a92:	2c00      	cmp	r4, #0
 8008a94:	d10a      	bne.n	8008aac <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a9c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8008aa6:	2303      	movs	r3, #3
 8008aa8:	73fb      	strb	r3, [r7, #15]
      break;
 8008aaa:	e007      	b.n	8008abc <SAI_Disable+0x54>
    }
    count--;
 8008aac:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d1ea      	bne.n	8008a92 <SAI_Disable+0x2a>

  return status;
 8008abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3710      	adds	r7, #16
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bc90      	pop	{r4, r7}
 8008ac6:	4770      	bx	lr
 8008ac8:	20000014 	.word	0x20000014
 8008acc:	95cbec1b 	.word	0x95cbec1b

08008ad0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b084      	sub	sp, #16
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d101      	bne.n	8008ae2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e07c      	b.n	8008bdc <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d106      	bne.n	8008b02 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2200      	movs	r2, #0
 8008af8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f7f9 fb65 	bl	80021cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2202      	movs	r2, #2
 8008b06:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b18:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	68db      	ldr	r3, [r3, #12]
 8008b1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b22:	d902      	bls.n	8008b2a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008b24:	2300      	movs	r3, #0
 8008b26:	60fb      	str	r3, [r7, #12]
 8008b28:	e002      	b.n	8008b30 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b2e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008b38:	d007      	beq.n	8008b4a <HAL_SPI_Init+0x7a>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	68db      	ldr	r3, [r3, #12]
 8008b3e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b42:	d002      	beq.n	8008b4a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d10b      	bne.n	8008b6a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b5a:	d903      	bls.n	8008b64 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2202      	movs	r2, #2
 8008b60:	631a      	str	r2, [r3, #48]	; 0x30
 8008b62:	e002      	b.n	8008b6a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	685a      	ldr	r2, [r3, #4]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	689b      	ldr	r3, [r3, #8]
 8008b72:	431a      	orrs	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	691b      	ldr	r3, [r3, #16]
 8008b78:	431a      	orrs	r2, r3
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	695b      	ldr	r3, [r3, #20]
 8008b7e:	431a      	orrs	r2, r3
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	699b      	ldr	r3, [r3, #24]
 8008b84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008b88:	431a      	orrs	r2, r3
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	69db      	ldr	r3, [r3, #28]
 8008b8e:	431a      	orrs	r2, r3
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6a1b      	ldr	r3, [r3, #32]
 8008b94:	ea42 0103 	orr.w	r1, r2, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	430a      	orrs	r2, r1
 8008ba2:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	699b      	ldr	r3, [r3, #24]
 8008ba8:	0c1b      	lsrs	r3, r3, #16
 8008baa:	f003 0204 	and.w	r2, r3, #4
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb2:	431a      	orrs	r2, r3
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bb8:	431a      	orrs	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	68db      	ldr	r3, [r3, #12]
 8008bbe:	ea42 0103 	orr.w	r1, r2, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	430a      	orrs	r2, r1
 8008bca:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b082      	sub	sp, #8
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d101      	bne.n	8008bf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e01d      	b.n	8008c32 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d106      	bne.n	8008c10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f7f9 fb22 	bl	8002254 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2202      	movs	r2, #2
 8008c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	3304      	adds	r3, #4
 8008c20:	4619      	mov	r1, r3
 8008c22:	4610      	mov	r0, r2
 8008c24:	f000 f8ee 	bl	8008e04 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3708      	adds	r7, #8
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
	...

08008c3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b085      	sub	sp, #20
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68da      	ldr	r2, [r3, #12]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f042 0201 	orr.w	r2, r2, #1
 8008c52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	689a      	ldr	r2, [r3, #8]
 8008c5a:	4b0c      	ldr	r3, [pc, #48]	; (8008c8c <HAL_TIM_Base_Start_IT+0x50>)
 8008c5c:	4013      	ands	r3, r2
 8008c5e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2b06      	cmp	r3, #6
 8008c64:	d00b      	beq.n	8008c7e <HAL_TIM_Base_Start_IT+0x42>
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c6c:	d007      	beq.n	8008c7e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	681a      	ldr	r2, [r3, #0]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f042 0201 	orr.w	r2, r2, #1
 8008c7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3714      	adds	r7, #20
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr
 8008c8c:	00010007 	.word	0x00010007

08008c90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b084      	sub	sp, #16
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d101      	bne.n	8008ca8 <HAL_TIM_ConfigClockSource+0x18>
 8008ca4:	2302      	movs	r3, #2
 8008ca6:	e0a8      	b.n	8008dfa <HAL_TIM_ConfigClockSource+0x16a>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2202      	movs	r2, #2
 8008cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	689b      	ldr	r3, [r3, #8]
 8008cbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008cc6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008cca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008cd2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b40      	cmp	r3, #64	; 0x40
 8008ce2:	d067      	beq.n	8008db4 <HAL_TIM_ConfigClockSource+0x124>
 8008ce4:	2b40      	cmp	r3, #64	; 0x40
 8008ce6:	d80b      	bhi.n	8008d00 <HAL_TIM_ConfigClockSource+0x70>
 8008ce8:	2b10      	cmp	r3, #16
 8008cea:	d073      	beq.n	8008dd4 <HAL_TIM_ConfigClockSource+0x144>
 8008cec:	2b10      	cmp	r3, #16
 8008cee:	d802      	bhi.n	8008cf6 <HAL_TIM_ConfigClockSource+0x66>
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d06f      	beq.n	8008dd4 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008cf4:	e078      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008cf6:	2b20      	cmp	r3, #32
 8008cf8:	d06c      	beq.n	8008dd4 <HAL_TIM_ConfigClockSource+0x144>
 8008cfa:	2b30      	cmp	r3, #48	; 0x30
 8008cfc:	d06a      	beq.n	8008dd4 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8008cfe:	e073      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008d00:	2b70      	cmp	r3, #112	; 0x70
 8008d02:	d00d      	beq.n	8008d20 <HAL_TIM_ConfigClockSource+0x90>
 8008d04:	2b70      	cmp	r3, #112	; 0x70
 8008d06:	d804      	bhi.n	8008d12 <HAL_TIM_ConfigClockSource+0x82>
 8008d08:	2b50      	cmp	r3, #80	; 0x50
 8008d0a:	d033      	beq.n	8008d74 <HAL_TIM_ConfigClockSource+0xe4>
 8008d0c:	2b60      	cmp	r3, #96	; 0x60
 8008d0e:	d041      	beq.n	8008d94 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8008d10:	e06a      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008d12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d16:	d066      	beq.n	8008de6 <HAL_TIM_ConfigClockSource+0x156>
 8008d18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d1c:	d017      	beq.n	8008d4e <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8008d1e:	e063      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6818      	ldr	r0, [r3, #0]
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	6899      	ldr	r1, [r3, #8]
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	f000 f97c 	bl	800902c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	689b      	ldr	r3, [r3, #8]
 8008d3a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008d42:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	609a      	str	r2, [r3, #8]
      break;
 8008d4c:	e04c      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6818      	ldr	r0, [r3, #0]
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	6899      	ldr	r1, [r3, #8]
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	68db      	ldr	r3, [r3, #12]
 8008d5e:	f000 f965 	bl	800902c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	689a      	ldr	r2, [r3, #8]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d70:	609a      	str	r2, [r3, #8]
      break;
 8008d72:	e039      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6818      	ldr	r0, [r3, #0]
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	6859      	ldr	r1, [r3, #4]
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	461a      	mov	r2, r3
 8008d82:	f000 f8d9 	bl	8008f38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	2150      	movs	r1, #80	; 0x50
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f000 f932 	bl	8008ff6 <TIM_ITRx_SetConfig>
      break;
 8008d92:	e029      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6818      	ldr	r0, [r3, #0]
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	6859      	ldr	r1, [r3, #4]
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	461a      	mov	r2, r3
 8008da2:	f000 f8f8 	bl	8008f96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	2160      	movs	r1, #96	; 0x60
 8008dac:	4618      	mov	r0, r3
 8008dae:	f000 f922 	bl	8008ff6 <TIM_ITRx_SetConfig>
      break;
 8008db2:	e019      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6818      	ldr	r0, [r3, #0]
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	6859      	ldr	r1, [r3, #4]
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	68db      	ldr	r3, [r3, #12]
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	f000 f8b9 	bl	8008f38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	2140      	movs	r1, #64	; 0x40
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f000 f912 	bl	8008ff6 <TIM_ITRx_SetConfig>
      break;
 8008dd2:	e009      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4619      	mov	r1, r3
 8008dde:	4610      	mov	r0, r2
 8008de0:	f000 f909 	bl	8008ff6 <TIM_ITRx_SetConfig>
      break;
 8008de4:	e000      	b.n	8008de8 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8008de6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008df8:	2300      	movs	r3, #0
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3710      	adds	r7, #16
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
	...

08008e04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b085      	sub	sp, #20
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	4a40      	ldr	r2, [pc, #256]	; (8008f18 <TIM_Base_SetConfig+0x114>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d013      	beq.n	8008e44 <TIM_Base_SetConfig+0x40>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e22:	d00f      	beq.n	8008e44 <TIM_Base_SetConfig+0x40>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4a3d      	ldr	r2, [pc, #244]	; (8008f1c <TIM_Base_SetConfig+0x118>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d00b      	beq.n	8008e44 <TIM_Base_SetConfig+0x40>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4a3c      	ldr	r2, [pc, #240]	; (8008f20 <TIM_Base_SetConfig+0x11c>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d007      	beq.n	8008e44 <TIM_Base_SetConfig+0x40>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a3b      	ldr	r2, [pc, #236]	; (8008f24 <TIM_Base_SetConfig+0x120>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d003      	beq.n	8008e44 <TIM_Base_SetConfig+0x40>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	4a3a      	ldr	r2, [pc, #232]	; (8008f28 <TIM_Base_SetConfig+0x124>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d108      	bne.n	8008e56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	68fa      	ldr	r2, [r7, #12]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a2f      	ldr	r2, [pc, #188]	; (8008f18 <TIM_Base_SetConfig+0x114>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d01f      	beq.n	8008e9e <TIM_Base_SetConfig+0x9a>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e64:	d01b      	beq.n	8008e9e <TIM_Base_SetConfig+0x9a>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a2c      	ldr	r2, [pc, #176]	; (8008f1c <TIM_Base_SetConfig+0x118>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d017      	beq.n	8008e9e <TIM_Base_SetConfig+0x9a>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a2b      	ldr	r2, [pc, #172]	; (8008f20 <TIM_Base_SetConfig+0x11c>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d013      	beq.n	8008e9e <TIM_Base_SetConfig+0x9a>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a2a      	ldr	r2, [pc, #168]	; (8008f24 <TIM_Base_SetConfig+0x120>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d00f      	beq.n	8008e9e <TIM_Base_SetConfig+0x9a>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4a29      	ldr	r2, [pc, #164]	; (8008f28 <TIM_Base_SetConfig+0x124>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d00b      	beq.n	8008e9e <TIM_Base_SetConfig+0x9a>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a28      	ldr	r2, [pc, #160]	; (8008f2c <TIM_Base_SetConfig+0x128>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d007      	beq.n	8008e9e <TIM_Base_SetConfig+0x9a>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a27      	ldr	r2, [pc, #156]	; (8008f30 <TIM_Base_SetConfig+0x12c>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d003      	beq.n	8008e9e <TIM_Base_SetConfig+0x9a>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a26      	ldr	r2, [pc, #152]	; (8008f34 <TIM_Base_SetConfig+0x130>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d108      	bne.n	8008eb0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ea4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	68db      	ldr	r3, [r3, #12]
 8008eaa:	68fa      	ldr	r2, [r7, #12]
 8008eac:	4313      	orrs	r3, r2
 8008eae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	695b      	ldr	r3, [r3, #20]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	68fa      	ldr	r2, [r7, #12]
 8008ec2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	689a      	ldr	r2, [r3, #8]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a10      	ldr	r2, [pc, #64]	; (8008f18 <TIM_Base_SetConfig+0x114>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d00f      	beq.n	8008efc <TIM_Base_SetConfig+0xf8>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a12      	ldr	r2, [pc, #72]	; (8008f28 <TIM_Base_SetConfig+0x124>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d00b      	beq.n	8008efc <TIM_Base_SetConfig+0xf8>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	4a11      	ldr	r2, [pc, #68]	; (8008f2c <TIM_Base_SetConfig+0x128>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d007      	beq.n	8008efc <TIM_Base_SetConfig+0xf8>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	4a10      	ldr	r2, [pc, #64]	; (8008f30 <TIM_Base_SetConfig+0x12c>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d003      	beq.n	8008efc <TIM_Base_SetConfig+0xf8>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	4a0f      	ldr	r2, [pc, #60]	; (8008f34 <TIM_Base_SetConfig+0x130>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d103      	bne.n	8008f04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	691a      	ldr	r2, [r3, #16]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2201      	movs	r2, #1
 8008f08:	615a      	str	r2, [r3, #20]
}
 8008f0a:	bf00      	nop
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr
 8008f16:	bf00      	nop
 8008f18:	40012c00 	.word	0x40012c00
 8008f1c:	40000400 	.word	0x40000400
 8008f20:	40000800 	.word	0x40000800
 8008f24:	40000c00 	.word	0x40000c00
 8008f28:	40013400 	.word	0x40013400
 8008f2c:	40014000 	.word	0x40014000
 8008f30:	40014400 	.word	0x40014400
 8008f34:	40014800 	.word	0x40014800

08008f38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b087      	sub	sp, #28
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	60f8      	str	r0, [r7, #12]
 8008f40:	60b9      	str	r1, [r7, #8]
 8008f42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6a1b      	ldr	r3, [r3, #32]
 8008f48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6a1b      	ldr	r3, [r3, #32]
 8008f4e:	f023 0201 	bic.w	r2, r3, #1
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	699b      	ldr	r3, [r3, #24]
 8008f5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	011b      	lsls	r3, r3, #4
 8008f68:	693a      	ldr	r2, [r7, #16]
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	f023 030a 	bic.w	r3, r3, #10
 8008f74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f76:	697a      	ldr	r2, [r7, #20]
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	693a      	ldr	r2, [r7, #16]
 8008f82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	621a      	str	r2, [r3, #32]
}
 8008f8a:	bf00      	nop
 8008f8c:	371c      	adds	r7, #28
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f94:	4770      	bx	lr

08008f96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f96:	b480      	push	{r7}
 8008f98:	b087      	sub	sp, #28
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	60f8      	str	r0, [r7, #12]
 8008f9e:	60b9      	str	r1, [r7, #8]
 8008fa0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6a1b      	ldr	r3, [r3, #32]
 8008fa6:	f023 0210 	bic.w	r2, r3, #16
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	699b      	ldr	r3, [r3, #24]
 8008fb2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6a1b      	ldr	r3, [r3, #32]
 8008fb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008fc0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	031b      	lsls	r3, r3, #12
 8008fc6:	697a      	ldr	r2, [r7, #20]
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008fd2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	011b      	lsls	r3, r3, #4
 8008fd8:	693a      	ldr	r2, [r7, #16]
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	697a      	ldr	r2, [r7, #20]
 8008fe2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	693a      	ldr	r2, [r7, #16]
 8008fe8:	621a      	str	r2, [r3, #32]
}
 8008fea:	bf00      	nop
 8008fec:	371c      	adds	r7, #28
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr

08008ff6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ff6:	b480      	push	{r7}
 8008ff8:	b085      	sub	sp, #20
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800900c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800900e:	683a      	ldr	r2, [r7, #0]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	4313      	orrs	r3, r2
 8009014:	f043 0307 	orr.w	r3, r3, #7
 8009018:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	68fa      	ldr	r2, [r7, #12]
 800901e:	609a      	str	r2, [r3, #8]
}
 8009020:	bf00      	nop
 8009022:	3714      	adds	r7, #20
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr

0800902c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800902c:	b480      	push	{r7}
 800902e:	b087      	sub	sp, #28
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	607a      	str	r2, [r7, #4]
 8009038:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009046:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	021a      	lsls	r2, r3, #8
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	431a      	orrs	r2, r3
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	4313      	orrs	r3, r2
 8009054:	697a      	ldr	r2, [r7, #20]
 8009056:	4313      	orrs	r3, r2
 8009058:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	697a      	ldr	r2, [r7, #20]
 800905e:	609a      	str	r2, [r3, #8]
}
 8009060:	bf00      	nop
 8009062:	371c      	adds	r7, #28
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800907c:	2b01      	cmp	r3, #1
 800907e:	d101      	bne.n	8009084 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009080:	2302      	movs	r3, #2
 8009082:	e045      	b.n	8009110 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2201      	movs	r2, #1
 8009088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2202      	movs	r2, #2
 8009090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a1c      	ldr	r2, [pc, #112]	; (800911c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d004      	beq.n	80090b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a1b      	ldr	r2, [pc, #108]	; (8009120 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d108      	bne.n	80090ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80090be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	68fa      	ldr	r2, [r7, #12]
 80090d8:	4313      	orrs	r3, r2
 80090da:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090e2:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	689b      	ldr	r3, [r3, #8]
 80090e8:	68ba      	ldr	r2, [r7, #8]
 80090ea:	4313      	orrs	r3, r2
 80090ec:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	68ba      	ldr	r2, [r7, #8]
 80090fc:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2201      	movs	r2, #1
 8009102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800910e:	2300      	movs	r3, #0
}
 8009110:	4618      	mov	r0, r3
 8009112:	3714      	adds	r7, #20
 8009114:	46bd      	mov	sp, r7
 8009116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911a:	4770      	bx	lr
 800911c:	40012c00 	.word	0x40012c00
 8009120:	40013400 	.word	0x40013400

08009124 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b082      	sub	sp, #8
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d101      	bne.n	8009136 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009132:	2301      	movs	r3, #1
 8009134:	e040      	b.n	80091b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800913a:	2b00      	cmp	r3, #0
 800913c:	d106      	bne.n	800914c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2200      	movs	r2, #0
 8009142:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f7f9 f8a4 	bl	8002294 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2224      	movs	r2, #36	; 0x24
 8009150:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f022 0201 	bic.w	r2, r2, #1
 8009160:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 f82c 	bl	80091c0 <UART_SetConfig>
 8009168:	4603      	mov	r3, r0
 800916a:	2b01      	cmp	r3, #1
 800916c:	d101      	bne.n	8009172 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e022      	b.n	80091b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009176:	2b00      	cmp	r3, #0
 8009178:	d002      	beq.n	8009180 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 fb68 	bl	8009850 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	685a      	ldr	r2, [r3, #4]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800918e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	689a      	ldr	r2, [r3, #8]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800919e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f042 0201 	orr.w	r2, r2, #1
 80091ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 fbef 	bl	8009994 <UART_CheckIdleState>
 80091b6:	4603      	mov	r3, r0
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3708      	adds	r7, #8
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091c0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80091c4:	b088      	sub	sp, #32
 80091c6:	af00      	add	r7, sp, #0
 80091c8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80091ca:	2300      	movs	r3, #0
 80091cc:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80091ce:	2300      	movs	r3, #0
 80091d0:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80091d2:	2300      	movs	r3, #0
 80091d4:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	689a      	ldr	r2, [r3, #8]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	691b      	ldr	r3, [r3, #16]
 80091de:	431a      	orrs	r2, r3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	695b      	ldr	r3, [r3, #20]
 80091e4:	431a      	orrs	r2, r3
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	69db      	ldr	r3, [r3, #28]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	681a      	ldr	r2, [r3, #0]
 80091f4:	4bac      	ldr	r3, [pc, #688]	; (80094a8 <UART_SetConfig+0x2e8>)
 80091f6:	4013      	ands	r3, r2
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	6812      	ldr	r2, [r2, #0]
 80091fc:	69f9      	ldr	r1, [r7, #28]
 80091fe:	430b      	orrs	r3, r1
 8009200:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68da      	ldr	r2, [r3, #12]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	430a      	orrs	r2, r1
 8009216:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	699b      	ldr	r3, [r3, #24]
 800921c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4aa2      	ldr	r2, [pc, #648]	; (80094ac <UART_SetConfig+0x2ec>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d004      	beq.n	8009232 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6a1b      	ldr	r3, [r3, #32]
 800922c:	69fa      	ldr	r2, [r7, #28]
 800922e:	4313      	orrs	r3, r2
 8009230:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	69fa      	ldr	r2, [r7, #28]
 8009242:	430a      	orrs	r2, r1
 8009244:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a99      	ldr	r2, [pc, #612]	; (80094b0 <UART_SetConfig+0x2f0>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d121      	bne.n	8009294 <UART_SetConfig+0xd4>
 8009250:	4b98      	ldr	r3, [pc, #608]	; (80094b4 <UART_SetConfig+0x2f4>)
 8009252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009256:	f003 0303 	and.w	r3, r3, #3
 800925a:	2b03      	cmp	r3, #3
 800925c:	d816      	bhi.n	800928c <UART_SetConfig+0xcc>
 800925e:	a201      	add	r2, pc, #4	; (adr r2, 8009264 <UART_SetConfig+0xa4>)
 8009260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009264:	08009275 	.word	0x08009275
 8009268:	08009281 	.word	0x08009281
 800926c:	0800927b 	.word	0x0800927b
 8009270:	08009287 	.word	0x08009287
 8009274:	2301      	movs	r3, #1
 8009276:	76fb      	strb	r3, [r7, #27]
 8009278:	e0e8      	b.n	800944c <UART_SetConfig+0x28c>
 800927a:	2302      	movs	r3, #2
 800927c:	76fb      	strb	r3, [r7, #27]
 800927e:	e0e5      	b.n	800944c <UART_SetConfig+0x28c>
 8009280:	2304      	movs	r3, #4
 8009282:	76fb      	strb	r3, [r7, #27]
 8009284:	e0e2      	b.n	800944c <UART_SetConfig+0x28c>
 8009286:	2308      	movs	r3, #8
 8009288:	76fb      	strb	r3, [r7, #27]
 800928a:	e0df      	b.n	800944c <UART_SetConfig+0x28c>
 800928c:	2310      	movs	r3, #16
 800928e:	76fb      	strb	r3, [r7, #27]
 8009290:	bf00      	nop
 8009292:	e0db      	b.n	800944c <UART_SetConfig+0x28c>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a87      	ldr	r2, [pc, #540]	; (80094b8 <UART_SetConfig+0x2f8>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d134      	bne.n	8009308 <UART_SetConfig+0x148>
 800929e:	4b85      	ldr	r3, [pc, #532]	; (80094b4 <UART_SetConfig+0x2f4>)
 80092a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092a4:	f003 030c 	and.w	r3, r3, #12
 80092a8:	2b0c      	cmp	r3, #12
 80092aa:	d829      	bhi.n	8009300 <UART_SetConfig+0x140>
 80092ac:	a201      	add	r2, pc, #4	; (adr r2, 80092b4 <UART_SetConfig+0xf4>)
 80092ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092b2:	bf00      	nop
 80092b4:	080092e9 	.word	0x080092e9
 80092b8:	08009301 	.word	0x08009301
 80092bc:	08009301 	.word	0x08009301
 80092c0:	08009301 	.word	0x08009301
 80092c4:	080092f5 	.word	0x080092f5
 80092c8:	08009301 	.word	0x08009301
 80092cc:	08009301 	.word	0x08009301
 80092d0:	08009301 	.word	0x08009301
 80092d4:	080092ef 	.word	0x080092ef
 80092d8:	08009301 	.word	0x08009301
 80092dc:	08009301 	.word	0x08009301
 80092e0:	08009301 	.word	0x08009301
 80092e4:	080092fb 	.word	0x080092fb
 80092e8:	2300      	movs	r3, #0
 80092ea:	76fb      	strb	r3, [r7, #27]
 80092ec:	e0ae      	b.n	800944c <UART_SetConfig+0x28c>
 80092ee:	2302      	movs	r3, #2
 80092f0:	76fb      	strb	r3, [r7, #27]
 80092f2:	e0ab      	b.n	800944c <UART_SetConfig+0x28c>
 80092f4:	2304      	movs	r3, #4
 80092f6:	76fb      	strb	r3, [r7, #27]
 80092f8:	e0a8      	b.n	800944c <UART_SetConfig+0x28c>
 80092fa:	2308      	movs	r3, #8
 80092fc:	76fb      	strb	r3, [r7, #27]
 80092fe:	e0a5      	b.n	800944c <UART_SetConfig+0x28c>
 8009300:	2310      	movs	r3, #16
 8009302:	76fb      	strb	r3, [r7, #27]
 8009304:	bf00      	nop
 8009306:	e0a1      	b.n	800944c <UART_SetConfig+0x28c>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a6b      	ldr	r2, [pc, #428]	; (80094bc <UART_SetConfig+0x2fc>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d120      	bne.n	8009354 <UART_SetConfig+0x194>
 8009312:	4b68      	ldr	r3, [pc, #416]	; (80094b4 <UART_SetConfig+0x2f4>)
 8009314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009318:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800931c:	2b10      	cmp	r3, #16
 800931e:	d00f      	beq.n	8009340 <UART_SetConfig+0x180>
 8009320:	2b10      	cmp	r3, #16
 8009322:	d802      	bhi.n	800932a <UART_SetConfig+0x16a>
 8009324:	2b00      	cmp	r3, #0
 8009326:	d005      	beq.n	8009334 <UART_SetConfig+0x174>
 8009328:	e010      	b.n	800934c <UART_SetConfig+0x18c>
 800932a:	2b20      	cmp	r3, #32
 800932c:	d005      	beq.n	800933a <UART_SetConfig+0x17a>
 800932e:	2b30      	cmp	r3, #48	; 0x30
 8009330:	d009      	beq.n	8009346 <UART_SetConfig+0x186>
 8009332:	e00b      	b.n	800934c <UART_SetConfig+0x18c>
 8009334:	2300      	movs	r3, #0
 8009336:	76fb      	strb	r3, [r7, #27]
 8009338:	e088      	b.n	800944c <UART_SetConfig+0x28c>
 800933a:	2302      	movs	r3, #2
 800933c:	76fb      	strb	r3, [r7, #27]
 800933e:	e085      	b.n	800944c <UART_SetConfig+0x28c>
 8009340:	2304      	movs	r3, #4
 8009342:	76fb      	strb	r3, [r7, #27]
 8009344:	e082      	b.n	800944c <UART_SetConfig+0x28c>
 8009346:	2308      	movs	r3, #8
 8009348:	76fb      	strb	r3, [r7, #27]
 800934a:	e07f      	b.n	800944c <UART_SetConfig+0x28c>
 800934c:	2310      	movs	r3, #16
 800934e:	76fb      	strb	r3, [r7, #27]
 8009350:	bf00      	nop
 8009352:	e07b      	b.n	800944c <UART_SetConfig+0x28c>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a59      	ldr	r2, [pc, #356]	; (80094c0 <UART_SetConfig+0x300>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d120      	bne.n	80093a0 <UART_SetConfig+0x1e0>
 800935e:	4b55      	ldr	r3, [pc, #340]	; (80094b4 <UART_SetConfig+0x2f4>)
 8009360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009364:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009368:	2b40      	cmp	r3, #64	; 0x40
 800936a:	d00f      	beq.n	800938c <UART_SetConfig+0x1cc>
 800936c:	2b40      	cmp	r3, #64	; 0x40
 800936e:	d802      	bhi.n	8009376 <UART_SetConfig+0x1b6>
 8009370:	2b00      	cmp	r3, #0
 8009372:	d005      	beq.n	8009380 <UART_SetConfig+0x1c0>
 8009374:	e010      	b.n	8009398 <UART_SetConfig+0x1d8>
 8009376:	2b80      	cmp	r3, #128	; 0x80
 8009378:	d005      	beq.n	8009386 <UART_SetConfig+0x1c6>
 800937a:	2bc0      	cmp	r3, #192	; 0xc0
 800937c:	d009      	beq.n	8009392 <UART_SetConfig+0x1d2>
 800937e:	e00b      	b.n	8009398 <UART_SetConfig+0x1d8>
 8009380:	2300      	movs	r3, #0
 8009382:	76fb      	strb	r3, [r7, #27]
 8009384:	e062      	b.n	800944c <UART_SetConfig+0x28c>
 8009386:	2302      	movs	r3, #2
 8009388:	76fb      	strb	r3, [r7, #27]
 800938a:	e05f      	b.n	800944c <UART_SetConfig+0x28c>
 800938c:	2304      	movs	r3, #4
 800938e:	76fb      	strb	r3, [r7, #27]
 8009390:	e05c      	b.n	800944c <UART_SetConfig+0x28c>
 8009392:	2308      	movs	r3, #8
 8009394:	76fb      	strb	r3, [r7, #27]
 8009396:	e059      	b.n	800944c <UART_SetConfig+0x28c>
 8009398:	2310      	movs	r3, #16
 800939a:	76fb      	strb	r3, [r7, #27]
 800939c:	bf00      	nop
 800939e:	e055      	b.n	800944c <UART_SetConfig+0x28c>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a47      	ldr	r2, [pc, #284]	; (80094c4 <UART_SetConfig+0x304>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d124      	bne.n	80093f4 <UART_SetConfig+0x234>
 80093aa:	4b42      	ldr	r3, [pc, #264]	; (80094b4 <UART_SetConfig+0x2f4>)
 80093ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80093b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093b8:	d012      	beq.n	80093e0 <UART_SetConfig+0x220>
 80093ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093be:	d802      	bhi.n	80093c6 <UART_SetConfig+0x206>
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d007      	beq.n	80093d4 <UART_SetConfig+0x214>
 80093c4:	e012      	b.n	80093ec <UART_SetConfig+0x22c>
 80093c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093ca:	d006      	beq.n	80093da <UART_SetConfig+0x21a>
 80093cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80093d0:	d009      	beq.n	80093e6 <UART_SetConfig+0x226>
 80093d2:	e00b      	b.n	80093ec <UART_SetConfig+0x22c>
 80093d4:	2300      	movs	r3, #0
 80093d6:	76fb      	strb	r3, [r7, #27]
 80093d8:	e038      	b.n	800944c <UART_SetConfig+0x28c>
 80093da:	2302      	movs	r3, #2
 80093dc:	76fb      	strb	r3, [r7, #27]
 80093de:	e035      	b.n	800944c <UART_SetConfig+0x28c>
 80093e0:	2304      	movs	r3, #4
 80093e2:	76fb      	strb	r3, [r7, #27]
 80093e4:	e032      	b.n	800944c <UART_SetConfig+0x28c>
 80093e6:	2308      	movs	r3, #8
 80093e8:	76fb      	strb	r3, [r7, #27]
 80093ea:	e02f      	b.n	800944c <UART_SetConfig+0x28c>
 80093ec:	2310      	movs	r3, #16
 80093ee:	76fb      	strb	r3, [r7, #27]
 80093f0:	bf00      	nop
 80093f2:	e02b      	b.n	800944c <UART_SetConfig+0x28c>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a2c      	ldr	r2, [pc, #176]	; (80094ac <UART_SetConfig+0x2ec>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d124      	bne.n	8009448 <UART_SetConfig+0x288>
 80093fe:	4b2d      	ldr	r3, [pc, #180]	; (80094b4 <UART_SetConfig+0x2f4>)
 8009400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009404:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009408:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800940c:	d012      	beq.n	8009434 <UART_SetConfig+0x274>
 800940e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009412:	d802      	bhi.n	800941a <UART_SetConfig+0x25a>
 8009414:	2b00      	cmp	r3, #0
 8009416:	d007      	beq.n	8009428 <UART_SetConfig+0x268>
 8009418:	e012      	b.n	8009440 <UART_SetConfig+0x280>
 800941a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800941e:	d006      	beq.n	800942e <UART_SetConfig+0x26e>
 8009420:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009424:	d009      	beq.n	800943a <UART_SetConfig+0x27a>
 8009426:	e00b      	b.n	8009440 <UART_SetConfig+0x280>
 8009428:	2300      	movs	r3, #0
 800942a:	76fb      	strb	r3, [r7, #27]
 800942c:	e00e      	b.n	800944c <UART_SetConfig+0x28c>
 800942e:	2302      	movs	r3, #2
 8009430:	76fb      	strb	r3, [r7, #27]
 8009432:	e00b      	b.n	800944c <UART_SetConfig+0x28c>
 8009434:	2304      	movs	r3, #4
 8009436:	76fb      	strb	r3, [r7, #27]
 8009438:	e008      	b.n	800944c <UART_SetConfig+0x28c>
 800943a:	2308      	movs	r3, #8
 800943c:	76fb      	strb	r3, [r7, #27]
 800943e:	e005      	b.n	800944c <UART_SetConfig+0x28c>
 8009440:	2310      	movs	r3, #16
 8009442:	76fb      	strb	r3, [r7, #27]
 8009444:	bf00      	nop
 8009446:	e001      	b.n	800944c <UART_SetConfig+0x28c>
 8009448:	2310      	movs	r3, #16
 800944a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4a16      	ldr	r2, [pc, #88]	; (80094ac <UART_SetConfig+0x2ec>)
 8009452:	4293      	cmp	r3, r2
 8009454:	f040 80fa 	bne.w	800964c <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009458:	7efb      	ldrb	r3, [r7, #27]
 800945a:	2b08      	cmp	r3, #8
 800945c:	d836      	bhi.n	80094cc <UART_SetConfig+0x30c>
 800945e:	a201      	add	r2, pc, #4	; (adr r2, 8009464 <UART_SetConfig+0x2a4>)
 8009460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009464:	08009489 	.word	0x08009489
 8009468:	080094cd 	.word	0x080094cd
 800946c:	08009491 	.word	0x08009491
 8009470:	080094cd 	.word	0x080094cd
 8009474:	08009497 	.word	0x08009497
 8009478:	080094cd 	.word	0x080094cd
 800947c:	080094cd 	.word	0x080094cd
 8009480:	080094cd 	.word	0x080094cd
 8009484:	0800949f 	.word	0x0800949f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8009488:	f7fd feec 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 800948c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800948e:	e020      	b.n	80094d2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8009490:	4b0d      	ldr	r3, [pc, #52]	; (80094c8 <UART_SetConfig+0x308>)
 8009492:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009494:	e01d      	b.n	80094d2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8009496:	f7fd fe4f 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 800949a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800949c:	e019      	b.n	80094d2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800949e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094a2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80094a4:	e015      	b.n	80094d2 <UART_SetConfig+0x312>
 80094a6:	bf00      	nop
 80094a8:	efff69f3 	.word	0xefff69f3
 80094ac:	40008000 	.word	0x40008000
 80094b0:	40013800 	.word	0x40013800
 80094b4:	40021000 	.word	0x40021000
 80094b8:	40004400 	.word	0x40004400
 80094bc:	40004800 	.word	0x40004800
 80094c0:	40004c00 	.word	0x40004c00
 80094c4:	40005000 	.word	0x40005000
 80094c8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80094cc:	2301      	movs	r3, #1
 80094ce:	74fb      	strb	r3, [r7, #19]
        break;
 80094d0:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f000 81ac 	beq.w	8009832 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	685a      	ldr	r2, [r3, #4]
 80094de:	4613      	mov	r3, r2
 80094e0:	005b      	lsls	r3, r3, #1
 80094e2:	4413      	add	r3, r2
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d305      	bcc.n	80094f6 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094f0:	68fa      	ldr	r2, [r7, #12]
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d902      	bls.n	80094fc <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	74fb      	strb	r3, [r7, #19]
 80094fa:	e19a      	b.n	8009832 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 80094fc:	7efb      	ldrb	r3, [r7, #27]
 80094fe:	2b08      	cmp	r3, #8
 8009500:	f200 8091 	bhi.w	8009626 <UART_SetConfig+0x466>
 8009504:	a201      	add	r2, pc, #4	; (adr r2, 800950c <UART_SetConfig+0x34c>)
 8009506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800950a:	bf00      	nop
 800950c:	08009531 	.word	0x08009531
 8009510:	08009627 	.word	0x08009627
 8009514:	0800957d 	.word	0x0800957d
 8009518:	08009627 	.word	0x08009627
 800951c:	080095b1 	.word	0x080095b1
 8009520:	08009627 	.word	0x08009627
 8009524:	08009627 	.word	0x08009627
 8009528:	08009627 	.word	0x08009627
 800952c:	080095fd 	.word	0x080095fd
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009530:	f7fd fe98 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8009534:	4603      	mov	r3, r0
 8009536:	4619      	mov	r1, r3
 8009538:	f04f 0200 	mov.w	r2, #0
 800953c:	f04f 0300 	mov.w	r3, #0
 8009540:	f04f 0400 	mov.w	r4, #0
 8009544:	0214      	lsls	r4, r2, #8
 8009546:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800954a:	020b      	lsls	r3, r1, #8
 800954c:	687a      	ldr	r2, [r7, #4]
 800954e:	6852      	ldr	r2, [r2, #4]
 8009550:	0852      	lsrs	r2, r2, #1
 8009552:	4611      	mov	r1, r2
 8009554:	f04f 0200 	mov.w	r2, #0
 8009558:	eb13 0b01 	adds.w	fp, r3, r1
 800955c:	eb44 0c02 	adc.w	ip, r4, r2
 8009560:	4658      	mov	r0, fp
 8009562:	4661      	mov	r1, ip
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	f04f 0400 	mov.w	r4, #0
 800956c:	461a      	mov	r2, r3
 800956e:	4623      	mov	r3, r4
 8009570:	f7f7 faa8 	bl	8000ac4 <__aeabi_uldivmod>
 8009574:	4603      	mov	r3, r0
 8009576:	460c      	mov	r4, r1
 8009578:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800957a:	e057      	b.n	800962c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	085b      	lsrs	r3, r3, #1
 8009582:	f04f 0400 	mov.w	r4, #0
 8009586:	49b1      	ldr	r1, [pc, #708]	; (800984c <UART_SetConfig+0x68c>)
 8009588:	f04f 0200 	mov.w	r2, #0
 800958c:	eb13 0b01 	adds.w	fp, r3, r1
 8009590:	eb44 0c02 	adc.w	ip, r4, r2
 8009594:	4658      	mov	r0, fp
 8009596:	4661      	mov	r1, ip
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	f04f 0400 	mov.w	r4, #0
 80095a0:	461a      	mov	r2, r3
 80095a2:	4623      	mov	r3, r4
 80095a4:	f7f7 fa8e 	bl	8000ac4 <__aeabi_uldivmod>
 80095a8:	4603      	mov	r3, r0
 80095aa:	460c      	mov	r4, r1
 80095ac:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80095ae:	e03d      	b.n	800962c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80095b0:	f7fd fdc2 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 80095b4:	4603      	mov	r3, r0
 80095b6:	4619      	mov	r1, r3
 80095b8:	f04f 0200 	mov.w	r2, #0
 80095bc:	f04f 0300 	mov.w	r3, #0
 80095c0:	f04f 0400 	mov.w	r4, #0
 80095c4:	0214      	lsls	r4, r2, #8
 80095c6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80095ca:	020b      	lsls	r3, r1, #8
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	6852      	ldr	r2, [r2, #4]
 80095d0:	0852      	lsrs	r2, r2, #1
 80095d2:	4611      	mov	r1, r2
 80095d4:	f04f 0200 	mov.w	r2, #0
 80095d8:	eb13 0b01 	adds.w	fp, r3, r1
 80095dc:	eb44 0c02 	adc.w	ip, r4, r2
 80095e0:	4658      	mov	r0, fp
 80095e2:	4661      	mov	r1, ip
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	f04f 0400 	mov.w	r4, #0
 80095ec:	461a      	mov	r2, r3
 80095ee:	4623      	mov	r3, r4
 80095f0:	f7f7 fa68 	bl	8000ac4 <__aeabi_uldivmod>
 80095f4:	4603      	mov	r3, r0
 80095f6:	460c      	mov	r4, r1
 80095f8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80095fa:	e017      	b.n	800962c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	085b      	lsrs	r3, r3, #1
 8009602:	f04f 0400 	mov.w	r4, #0
 8009606:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800960a:	f144 0100 	adc.w	r1, r4, #0
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	f04f 0400 	mov.w	r4, #0
 8009616:	461a      	mov	r2, r3
 8009618:	4623      	mov	r3, r4
 800961a:	f7f7 fa53 	bl	8000ac4 <__aeabi_uldivmod>
 800961e:	4603      	mov	r3, r0
 8009620:	460c      	mov	r4, r1
 8009622:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009624:	e002      	b.n	800962c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	74fb      	strb	r3, [r7, #19]
            break;
 800962a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009632:	d308      	bcc.n	8009646 <UART_SetConfig+0x486>
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800963a:	d204      	bcs.n	8009646 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	697a      	ldr	r2, [r7, #20]
 8009642:	60da      	str	r2, [r3, #12]
 8009644:	e0f5      	b.n	8009832 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	74fb      	strb	r3, [r7, #19]
 800964a:	e0f2      	b.n	8009832 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	69db      	ldr	r3, [r3, #28]
 8009650:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009654:	d17f      	bne.n	8009756 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8009656:	7efb      	ldrb	r3, [r7, #27]
 8009658:	2b08      	cmp	r3, #8
 800965a:	d85c      	bhi.n	8009716 <UART_SetConfig+0x556>
 800965c:	a201      	add	r2, pc, #4	; (adr r2, 8009664 <UART_SetConfig+0x4a4>)
 800965e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009662:	bf00      	nop
 8009664:	08009689 	.word	0x08009689
 8009668:	080096a7 	.word	0x080096a7
 800966c:	080096c5 	.word	0x080096c5
 8009670:	08009717 	.word	0x08009717
 8009674:	080096e1 	.word	0x080096e1
 8009678:	08009717 	.word	0x08009717
 800967c:	08009717 	.word	0x08009717
 8009680:	08009717 	.word	0x08009717
 8009684:	080096ff 	.word	0x080096ff
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009688:	f7fd fdec 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 800968c:	4603      	mov	r3, r0
 800968e:	005a      	lsls	r2, r3, #1
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	085b      	lsrs	r3, r3, #1
 8009696:	441a      	add	r2, r3
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	fbb2 f3f3 	udiv	r3, r2, r3
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80096a4:	e03a      	b.n	800971c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80096a6:	f7fd fdf3 	bl	8007290 <HAL_RCC_GetPCLK2Freq>
 80096aa:	4603      	mov	r3, r0
 80096ac:	005a      	lsls	r2, r3, #1
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	085b      	lsrs	r3, r3, #1
 80096b4:	441a      	add	r2, r3
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80096be:	b29b      	uxth	r3, r3
 80096c0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80096c2:	e02b      	b.n	800971c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	085b      	lsrs	r3, r3, #1
 80096ca:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80096ce:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	6852      	ldr	r2, [r2, #4]
 80096d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80096da:	b29b      	uxth	r3, r3
 80096dc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80096de:	e01d      	b.n	800971c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80096e0:	f7fd fd2a 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 80096e4:	4603      	mov	r3, r0
 80096e6:	005a      	lsls	r2, r3, #1
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	085b      	lsrs	r3, r3, #1
 80096ee:	441a      	add	r2, r3
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80096fc:	e00e      	b.n	800971c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	085b      	lsrs	r3, r3, #1
 8009704:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009710:	b29b      	uxth	r3, r3
 8009712:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009714:	e002      	b.n	800971c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	74fb      	strb	r3, [r7, #19]
        break;
 800971a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	2b0f      	cmp	r3, #15
 8009720:	d916      	bls.n	8009750 <UART_SetConfig+0x590>
 8009722:	697b      	ldr	r3, [r7, #20]
 8009724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009728:	d212      	bcs.n	8009750 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	b29b      	uxth	r3, r3
 800972e:	f023 030f 	bic.w	r3, r3, #15
 8009732:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	085b      	lsrs	r3, r3, #1
 8009738:	b29b      	uxth	r3, r3
 800973a:	f003 0307 	and.w	r3, r3, #7
 800973e:	b29a      	uxth	r2, r3
 8009740:	897b      	ldrh	r3, [r7, #10]
 8009742:	4313      	orrs	r3, r2
 8009744:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	897a      	ldrh	r2, [r7, #10]
 800974c:	60da      	str	r2, [r3, #12]
 800974e:	e070      	b.n	8009832 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	74fb      	strb	r3, [r7, #19]
 8009754:	e06d      	b.n	8009832 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8009756:	7efb      	ldrb	r3, [r7, #27]
 8009758:	2b08      	cmp	r3, #8
 800975a:	d859      	bhi.n	8009810 <UART_SetConfig+0x650>
 800975c:	a201      	add	r2, pc, #4	; (adr r2, 8009764 <UART_SetConfig+0x5a4>)
 800975e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009762:	bf00      	nop
 8009764:	08009789 	.word	0x08009789
 8009768:	080097a5 	.word	0x080097a5
 800976c:	080097c1 	.word	0x080097c1
 8009770:	08009811 	.word	0x08009811
 8009774:	080097dd 	.word	0x080097dd
 8009778:	08009811 	.word	0x08009811
 800977c:	08009811 	.word	0x08009811
 8009780:	08009811 	.word	0x08009811
 8009784:	080097f9 	.word	0x080097f9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009788:	f7fd fd6c 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 800978c:	4602      	mov	r2, r0
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	085b      	lsrs	r3, r3, #1
 8009794:	441a      	add	r2, r3
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	685b      	ldr	r3, [r3, #4]
 800979a:	fbb2 f3f3 	udiv	r3, r2, r3
 800979e:	b29b      	uxth	r3, r3
 80097a0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80097a2:	e038      	b.n	8009816 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80097a4:	f7fd fd74 	bl	8007290 <HAL_RCC_GetPCLK2Freq>
 80097a8:	4602      	mov	r2, r0
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	085b      	lsrs	r3, r3, #1
 80097b0:	441a      	add	r2, r3
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80097be:	e02a      	b.n	8009816 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	085b      	lsrs	r3, r3, #1
 80097c6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80097ca:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	6852      	ldr	r2, [r2, #4]
 80097d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80097da:	e01c      	b.n	8009816 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80097dc:	f7fd fcac 	bl	8007138 <HAL_RCC_GetSysClockFreq>
 80097e0:	4602      	mov	r2, r0
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	085b      	lsrs	r3, r3, #1
 80097e8:	441a      	add	r2, r3
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80097f6:	e00e      	b.n	8009816 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	085b      	lsrs	r3, r3, #1
 80097fe:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	fbb2 f3f3 	udiv	r3, r2, r3
 800980a:	b29b      	uxth	r3, r3
 800980c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800980e:	e002      	b.n	8009816 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009810:	2301      	movs	r3, #1
 8009812:	74fb      	strb	r3, [r7, #19]
        break;
 8009814:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	2b0f      	cmp	r3, #15
 800981a:	d908      	bls.n	800982e <UART_SetConfig+0x66e>
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009822:	d204      	bcs.n	800982e <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	697a      	ldr	r2, [r7, #20]
 800982a:	60da      	str	r2, [r3, #12]
 800982c:	e001      	b.n	8009832 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800982e:	2301      	movs	r3, #1
 8009830:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2200      	movs	r2, #0
 800983c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800983e:	7cfb      	ldrb	r3, [r7, #19]
}
 8009840:	4618      	mov	r0, r3
 8009842:	3720      	adds	r7, #32
 8009844:	46bd      	mov	sp, r7
 8009846:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800984a:	bf00      	nop
 800984c:	f4240000 	.word	0xf4240000

08009850 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800985c:	f003 0301 	and.w	r3, r3, #1
 8009860:	2b00      	cmp	r3, #0
 8009862:	d00a      	beq.n	800987a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	430a      	orrs	r2, r1
 8009878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800987e:	f003 0302 	and.w	r3, r3, #2
 8009882:	2b00      	cmp	r3, #0
 8009884:	d00a      	beq.n	800989c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	430a      	orrs	r2, r1
 800989a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098a0:	f003 0304 	and.w	r3, r3, #4
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d00a      	beq.n	80098be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	430a      	orrs	r2, r1
 80098bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c2:	f003 0308 	and.w	r3, r3, #8
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d00a      	beq.n	80098e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	430a      	orrs	r2, r1
 80098de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098e4:	f003 0310 	and.w	r3, r3, #16
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d00a      	beq.n	8009902 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	430a      	orrs	r2, r1
 8009900:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009906:	f003 0320 	and.w	r3, r3, #32
 800990a:	2b00      	cmp	r3, #0
 800990c:	d00a      	beq.n	8009924 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	430a      	orrs	r2, r1
 8009922:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800992c:	2b00      	cmp	r3, #0
 800992e:	d01a      	beq.n	8009966 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	430a      	orrs	r2, r1
 8009944:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800994a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800994e:	d10a      	bne.n	8009966 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	430a      	orrs	r2, r1
 8009964:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800996a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800996e:	2b00      	cmp	r3, #0
 8009970:	d00a      	beq.n	8009988 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	430a      	orrs	r2, r1
 8009986:	605a      	str	r2, [r3, #4]
  }
}
 8009988:	bf00      	nop
 800998a:	370c      	adds	r7, #12
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b086      	sub	sp, #24
 8009998:	af02      	add	r7, sp, #8
 800999a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80099a2:	f7f9 fc9d 	bl	80032e0 <HAL_GetTick>
 80099a6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f003 0308 	and.w	r3, r3, #8
 80099b2:	2b08      	cmp	r3, #8
 80099b4:	d10e      	bne.n	80099d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099b6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80099ba:	9300      	str	r3, [sp, #0]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2200      	movs	r2, #0
 80099c0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 f82a 	bl	8009a1e <UART_WaitOnFlagUntilTimeout>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d001      	beq.n	80099d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099d0:	2303      	movs	r3, #3
 80099d2:	e020      	b.n	8009a16 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f003 0304 	and.w	r3, r3, #4
 80099de:	2b04      	cmp	r3, #4
 80099e0:	d10e      	bne.n	8009a00 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099e2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 f814 	bl	8009a1e <UART_WaitOnFlagUntilTimeout>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d001      	beq.n	8009a00 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099fc:	2303      	movs	r3, #3
 80099fe:	e00a      	b.n	8009a16 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2220      	movs	r2, #32
 8009a04:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2220      	movs	r2, #32
 8009a0a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8009a14:	2300      	movs	r3, #0
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3710      	adds	r7, #16
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}

08009a1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a1e:	b580      	push	{r7, lr}
 8009a20:	b084      	sub	sp, #16
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	60f8      	str	r0, [r7, #12]
 8009a26:	60b9      	str	r1, [r7, #8]
 8009a28:	603b      	str	r3, [r7, #0]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a2e:	e02a      	b.n	8009a86 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a30:	69bb      	ldr	r3, [r7, #24]
 8009a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a36:	d026      	beq.n	8009a86 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a38:	f7f9 fc52 	bl	80032e0 <HAL_GetTick>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	1ad3      	subs	r3, r2, r3
 8009a42:	69ba      	ldr	r2, [r7, #24]
 8009a44:	429a      	cmp	r2, r3
 8009a46:	d302      	bcc.n	8009a4e <UART_WaitOnFlagUntilTimeout+0x30>
 8009a48:	69bb      	ldr	r3, [r7, #24]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d11b      	bne.n	8009a86 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009a5c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	689a      	ldr	r2, [r3, #8]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f022 0201 	bic.w	r2, r2, #1
 8009a6c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2220      	movs	r2, #32
 8009a72:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	2220      	movs	r2, #32
 8009a78:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009a82:	2303      	movs	r3, #3
 8009a84:	e00f      	b.n	8009aa6 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	69da      	ldr	r2, [r3, #28]
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	4013      	ands	r3, r2
 8009a90:	68ba      	ldr	r2, [r7, #8]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	bf0c      	ite	eq
 8009a96:	2301      	moveq	r3, #1
 8009a98:	2300      	movne	r3, #0
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	79fb      	ldrb	r3, [r7, #7]
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	d0c5      	beq.n	8009a30 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009aa4:	2300      	movs	r3, #0
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}

08009aae <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009aae:	b084      	sub	sp, #16
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b084      	sub	sp, #16
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	f107 001c 	add.w	r0, r7, #28
 8009abc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d122      	bne.n	8009b0c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	68db      	ldr	r3, [r3, #12]
 8009ad6:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009ada:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	68db      	ldr	r3, [r3, #12]
 8009ae6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009aee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d105      	bne.n	8009b00 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 f937 	bl	8009d74 <USB_CoreReset>
 8009b06:	4603      	mov	r3, r0
 8009b08:	73fb      	strb	r3, [r7, #15]
 8009b0a:	e01a      	b.n	8009b42 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	68db      	ldr	r3, [r3, #12]
 8009b10:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 f92b 	bl	8009d74 <USB_CoreReset>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009b22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d106      	bne.n	8009b36 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b2c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	639a      	str	r2, [r3, #56]	; 0x38
 8009b34:	e005      	b.n	8009b42 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b3a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8009b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3710      	adds	r7, #16
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009b4e:	b004      	add	sp, #16
 8009b50:	4770      	bx	lr

08009b52 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009b52:	b480      	push	{r7}
 8009b54:	b083      	sub	sp, #12
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	f043 0201 	orr.w	r2, r3, #1
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009b66:	2300      	movs	r3, #0
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	689b      	ldr	r3, [r3, #8]
 8009b80:	f023 0201 	bic.w	r2, r3, #1
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	370c      	adds	r7, #12
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr

08009b96 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009b96:	b580      	push	{r7, lr}
 8009b98:	b082      	sub	sp, #8
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	6078      	str	r0, [r7, #4]
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009bae:	78fb      	ldrb	r3, [r7, #3]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d106      	bne.n	8009bc2 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	68db      	ldr	r3, [r3, #12]
 8009bb8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	60da      	str	r2, [r3, #12]
 8009bc0:	e00b      	b.n	8009bda <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009bc2:	78fb      	ldrb	r3, [r7, #3]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d106      	bne.n	8009bd6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	60da      	str	r2, [r3, #12]
 8009bd4:	e001      	b.n	8009bda <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	e003      	b.n	8009be2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009bda:	2032      	movs	r0, #50	; 0x32
 8009bdc:	f7f9 fb8c 	bl	80032f8 <HAL_Delay>

  return HAL_OK;
 8009be0:	2300      	movs	r3, #0
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	3708      	adds	r7, #8
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}
	...

08009bec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	019b      	lsls	r3, r3, #6
 8009bfe:	f043 0220 	orr.w	r2, r3, #32
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	3301      	adds	r3, #1
 8009c0a:	60fb      	str	r3, [r7, #12]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	4a09      	ldr	r2, [pc, #36]	; (8009c34 <USB_FlushTxFifo+0x48>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d901      	bls.n	8009c18 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009c14:	2303      	movs	r3, #3
 8009c16:	e006      	b.n	8009c26 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	691b      	ldr	r3, [r3, #16]
 8009c1c:	f003 0320 	and.w	r3, r3, #32
 8009c20:	2b20      	cmp	r3, #32
 8009c22:	d0f0      	beq.n	8009c06 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3714      	adds	r7, #20
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	00030d40 	.word	0x00030d40

08009c38 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009c40:	2300      	movs	r3, #0
 8009c42:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2210      	movs	r2, #16
 8009c48:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	60fb      	str	r3, [r7, #12]
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	4a09      	ldr	r2, [pc, #36]	; (8009c78 <USB_FlushRxFifo+0x40>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d901      	bls.n	8009c5c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009c58:	2303      	movs	r3, #3
 8009c5a:	e006      	b.n	8009c6a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	691b      	ldr	r3, [r3, #16]
 8009c60:	f003 0310 	and.w	r3, r3, #16
 8009c64:	2b10      	cmp	r3, #16
 8009c66:	d0f0      	beq.n	8009c4a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009c68:	2300      	movs	r3, #0
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3714      	adds	r7, #20
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c74:	4770      	bx	lr
 8009c76:	bf00      	nop
 8009c78:	00030d40 	.word	0x00030d40

08009c7c <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b089      	sub	sp, #36	; 0x24
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	4611      	mov	r1, r2
 8009c88:	461a      	mov	r2, r3
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	71fb      	strb	r3, [r7, #7]
 8009c8e:	4613      	mov	r3, r2
 8009c90:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8009c9a:	88bb      	ldrh	r3, [r7, #4]
 8009c9c:	3303      	adds	r3, #3
 8009c9e:	089b      	lsrs	r3, r3, #2
 8009ca0:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	61bb      	str	r3, [r7, #24]
 8009ca6:	e00f      	b.n	8009cc8 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009ca8:	79fb      	ldrb	r3, [r7, #7]
 8009caa:	031a      	lsls	r2, r3, #12
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	4413      	add	r3, r2
 8009cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	69fb      	ldr	r3, [r7, #28]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	6013      	str	r3, [r2, #0]
    pSrc++;
 8009cbc:	69fb      	ldr	r3, [r7, #28]
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009cc2:	69bb      	ldr	r3, [r7, #24]
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	61bb      	str	r3, [r7, #24]
 8009cc8:	69ba      	ldr	r2, [r7, #24]
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d3eb      	bcc.n	8009ca8 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3724      	adds	r7, #36	; 0x24
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr

08009cde <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009cde:	b480      	push	{r7}
 8009ce0:	b089      	sub	sp, #36	; 0x24
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	60f8      	str	r0, [r7, #12]
 8009ce6:	60b9      	str	r1, [r7, #8]
 8009ce8:	4613      	mov	r3, r2
 8009cea:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009cf4:	88fb      	ldrh	r3, [r7, #6]
 8009cf6:	3303      	adds	r3, #3
 8009cf8:	089b      	lsrs	r3, r3, #2
 8009cfa:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	61bb      	str	r3, [r7, #24]
 8009d00:	e00b      	b.n	8009d1a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d08:	681a      	ldr	r2, [r3, #0]
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	601a      	str	r2, [r3, #0]
    pDest++;
 8009d0e:	69fb      	ldr	r3, [r7, #28]
 8009d10:	3304      	adds	r3, #4
 8009d12:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009d14:	69bb      	ldr	r3, [r7, #24]
 8009d16:	3301      	adds	r3, #1
 8009d18:	61bb      	str	r3, [r7, #24]
 8009d1a:	69ba      	ldr	r2, [r7, #24]
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d3ef      	bcc.n	8009d02 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009d22:	69fb      	ldr	r3, [r7, #28]
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3724      	adds	r7, #36	; 0x24
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b085      	sub	sp, #20
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	695b      	ldr	r3, [r3, #20]
 8009d3c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	699b      	ldr	r3, [r3, #24]
 8009d42:	68fa      	ldr	r2, [r7, #12]
 8009d44:	4013      	ands	r3, r2
 8009d46:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009d48:	68fb      	ldr	r3, [r7, #12]
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3714      	adds	r7, #20
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d54:	4770      	bx	lr

08009d56 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009d56:	b480      	push	{r7}
 8009d58:	b083      	sub	sp, #12
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	695b      	ldr	r3, [r3, #20]
 8009d62:	f003 0301 	and.w	r3, r3, #1
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	370c      	adds	r7, #12
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
	...

08009d74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b085      	sub	sp, #20
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	3301      	adds	r3, #1
 8009d84:	60fb      	str	r3, [r7, #12]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	4a13      	ldr	r2, [pc, #76]	; (8009dd8 <USB_CoreReset+0x64>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d901      	bls.n	8009d92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009d8e:	2303      	movs	r3, #3
 8009d90:	e01b      	b.n	8009dca <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	691b      	ldr	r3, [r3, #16]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	daf2      	bge.n	8009d80 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	691b      	ldr	r3, [r3, #16]
 8009da2:	f043 0201 	orr.w	r2, r3, #1
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	3301      	adds	r3, #1
 8009dae:	60fb      	str	r3, [r7, #12]
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	4a09      	ldr	r2, [pc, #36]	; (8009dd8 <USB_CoreReset+0x64>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d901      	bls.n	8009dbc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009db8:	2303      	movs	r3, #3
 8009dba:	e006      	b.n	8009dca <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	691b      	ldr	r3, [r3, #16]
 8009dc0:	f003 0301 	and.w	r3, r3, #1
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d0f0      	beq.n	8009daa <USB_CoreReset+0x36>

  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3714      	adds	r7, #20
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
 8009dd6:	bf00      	nop
 8009dd8:	00030d40 	.word	0x00030d40

08009ddc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009ddc:	b084      	sub	sp, #16
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b084      	sub	sp, #16
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
 8009de6:	f107 001c 	add.w	r0, r7, #28
 8009dea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009df8:	461a      	mov	r2, r3
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e02:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e0e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	68ba      	ldr	r2, [r7, #8]
 8009e20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009e24:	f023 0304 	bic.w	r3, r3, #4
 8009e28:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8009e2a:	2110      	movs	r1, #16
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f7ff fedd 	bl	8009bec <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f7ff ff00 	bl	8009c38 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009e38:	2300      	movs	r3, #0
 8009e3a:	60fb      	str	r3, [r7, #12]
 8009e3c:	e015      	b.n	8009e6a <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	015a      	lsls	r2, r3, #5
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	4413      	add	r3, r2
 8009e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e4a:	461a      	mov	r2, r3
 8009e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8009e50:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	015a      	lsls	r2, r3, #5
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	4413      	add	r3, r2
 8009e5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e5e:	461a      	mov	r2, r3
 8009e60:	2300      	movs	r3, #0
 8009e62:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	3301      	adds	r3, #1
 8009e68:	60fb      	str	r3, [r7, #12]
 8009e6a:	6a3b      	ldr	r3, [r7, #32]
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	d3e5      	bcc.n	8009e3e <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8009e72:	2101      	movs	r1, #1
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f000 f893 	bl	8009fa0 <USB_DriveVbus>

  HAL_Delay(200U);
 8009e7a:	20c8      	movs	r0, #200	; 0xc8
 8009e7c:	f7f9 fa3c 	bl	80032f8 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2200      	movs	r2, #0
 8009e84:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f04f 32ff 	mov.w	r2, #4294967295
 8009e8c:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2280      	movs	r2, #128	; 0x80
 8009e92:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	4a0d      	ldr	r2, [pc, #52]	; (8009ecc <USB_HostInit+0xf0>)
 8009e98:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4a0c      	ldr	r2, [pc, #48]	; (8009ed0 <USB_HostInit+0xf4>)
 8009e9e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	699b      	ldr	r3, [r3, #24]
 8009ea6:	f043 0210 	orr.w	r2, r3, #16
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	699a      	ldr	r2, [r3, #24]
 8009eb2:	4b08      	ldr	r3, [pc, #32]	; (8009ed4 <USB_HostInit+0xf8>)
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	687a      	ldr	r2, [r7, #4]
 8009eb8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8009eba:	2300      	movs	r3, #0
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3710      	adds	r7, #16
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009ec6:	b004      	add	sp, #16
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	00600080 	.word	0x00600080
 8009ed0:	004000e0 	.word	0x004000e0
 8009ed4:	a3200008 	.word	0xa3200008

08009ed8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b085      	sub	sp, #20
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	460b      	mov	r3, r1
 8009ee2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009ef6:	f023 0303 	bic.w	r3, r3, #3
 8009efa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f02:	681a      	ldr	r2, [r3, #0]
 8009f04:	78fb      	ldrb	r3, [r7, #3]
 8009f06:	f003 0303 	and.w	r3, r3, #3
 8009f0a:	68f9      	ldr	r1, [r7, #12]
 8009f0c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009f10:	4313      	orrs	r3, r2
 8009f12:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009f14:	78fb      	ldrb	r3, [r7, #3]
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d107      	bne.n	8009f2a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f20:	461a      	mov	r2, r3
 8009f22:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8009f26:	6053      	str	r3, [r2, #4]
 8009f28:	e009      	b.n	8009f3e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8009f2a:	78fb      	ldrb	r3, [r7, #3]
 8009f2c:	2b02      	cmp	r3, #2
 8009f2e:	d106      	bne.n	8009f3e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f36:	461a      	mov	r2, r3
 8009f38:	f241 7370 	movw	r3, #6000	; 0x1770
 8009f3c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8009f3e:	2300      	movs	r3, #0
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3714      	adds	r7, #20
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr

08009f4c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b084      	sub	sp, #16
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009f6c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	68fa      	ldr	r2, [r7, #12]
 8009f72:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009f76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f7a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009f7c:	2064      	movs	r0, #100	; 0x64
 8009f7e:	f7f9 f9bb 	bl	80032f8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	68fa      	ldr	r2, [r7, #12]
 8009f86:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009f8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f8e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009f90:	200a      	movs	r0, #10
 8009f92:	f7f9 f9b1 	bl	80032f8 <HAL_Delay>

  return HAL_OK;
 8009f96:	2300      	movs	r3, #0
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3710      	adds	r7, #16
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b085      	sub	sp, #20
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	460b      	mov	r3, r1
 8009faa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009fc4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d109      	bne.n	8009fe4 <USB_DriveVbus+0x44>
 8009fd0:	78fb      	ldrb	r3, [r7, #3]
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d106      	bne.n	8009fe4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009fde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009fe2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fee:	d109      	bne.n	800a004 <USB_DriveVbus+0x64>
 8009ff0:	78fb      	ldrb	r3, [r7, #3]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d106      	bne.n	800a004 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	68fa      	ldr	r2, [r7, #12]
 8009ffa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009ffe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a002:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3714      	adds	r7, #20
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr

0800a012 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a012:	b480      	push	{r7}
 800a014:	b085      	sub	sp, #20
 800a016:	af00      	add	r7, sp, #0
 800a018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a01e:	2300      	movs	r3, #0
 800a020:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	0c5b      	lsrs	r3, r3, #17
 800a030:	f003 0303 	and.w	r3, r3, #3
}
 800a034:	4618      	mov	r0, r3
 800a036:	3714      	adds	r7, #20
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a040:	b480      	push	{r7}
 800a042:	b085      	sub	sp, #20
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	b29b      	uxth	r3, r3
}
 800a056:	4618      	mov	r0, r3
 800a058:	3714      	adds	r7, #20
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr
	...

0800a064 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a064:	b480      	push	{r7}
 800a066:	b087      	sub	sp, #28
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	4608      	mov	r0, r1
 800a06e:	4611      	mov	r1, r2
 800a070:	461a      	mov	r2, r3
 800a072:	4603      	mov	r3, r0
 800a074:	70fb      	strb	r3, [r7, #3]
 800a076:	460b      	mov	r3, r1
 800a078:	70bb      	strb	r3, [r7, #2]
 800a07a:	4613      	mov	r3, r2
 800a07c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a07e:	2300      	movs	r3, #0
 800a080:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a086:	78fb      	ldrb	r3, [r7, #3]
 800a088:	015a      	lsls	r2, r3, #5
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	4413      	add	r3, r2
 800a08e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a092:	461a      	mov	r2, r3
 800a094:	f04f 33ff 	mov.w	r3, #4294967295
 800a098:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a09a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a09e:	2b03      	cmp	r3, #3
 800a0a0:	d867      	bhi.n	800a172 <USB_HC_Init+0x10e>
 800a0a2:	a201      	add	r2, pc, #4	; (adr r2, 800a0a8 <USB_HC_Init+0x44>)
 800a0a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0a8:	0800a0b9 	.word	0x0800a0b9
 800a0ac:	0800a135 	.word	0x0800a135
 800a0b0:	0800a0b9 	.word	0x0800a0b9
 800a0b4:	0800a0f7 	.word	0x0800a0f7
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a0b8:	78fb      	ldrb	r3, [r7, #3]
 800a0ba:	015a      	lsls	r2, r3, #5
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	4413      	add	r3, r2
 800a0c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	f240 439d 	movw	r3, #1181	; 0x49d
 800a0ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a0cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	da51      	bge.n	800a178 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a0d4:	78fb      	ldrb	r3, [r7, #3]
 800a0d6:	015a      	lsls	r2, r3, #5
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	4413      	add	r3, r2
 800a0dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	78fa      	ldrb	r2, [r7, #3]
 800a0e4:	0151      	lsls	r1, r2, #5
 800a0e6:	68ba      	ldr	r2, [r7, #8]
 800a0e8:	440a      	add	r2, r1
 800a0ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a0ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0f2:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a0f4:	e040      	b.n	800a178 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a0f6:	78fb      	ldrb	r3, [r7, #3]
 800a0f8:	015a      	lsls	r2, r3, #5
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a102:	461a      	mov	r2, r3
 800a104:	f240 639d 	movw	r3, #1693	; 0x69d
 800a108:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a10a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	da34      	bge.n	800a17c <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a112:	78fb      	ldrb	r3, [r7, #3]
 800a114:	015a      	lsls	r2, r3, #5
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	4413      	add	r3, r2
 800a11a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	78fa      	ldrb	r2, [r7, #3]
 800a122:	0151      	lsls	r1, r2, #5
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	440a      	add	r2, r1
 800a128:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a12c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a130:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a132:	e023      	b.n	800a17c <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a134:	78fb      	ldrb	r3, [r7, #3]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a140:	461a      	mov	r2, r3
 800a142:	f240 2325 	movw	r3, #549	; 0x225
 800a146:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a148:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	da17      	bge.n	800a180 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a150:	78fb      	ldrb	r3, [r7, #3]
 800a152:	015a      	lsls	r2, r3, #5
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	4413      	add	r3, r2
 800a158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a15c:	68db      	ldr	r3, [r3, #12]
 800a15e:	78fa      	ldrb	r2, [r7, #3]
 800a160:	0151      	lsls	r1, r2, #5
 800a162:	68ba      	ldr	r2, [r7, #8]
 800a164:	440a      	add	r2, r1
 800a166:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a16a:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a16e:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a170:	e006      	b.n	800a180 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800a172:	2301      	movs	r3, #1
 800a174:	75fb      	strb	r3, [r7, #23]
      break;
 800a176:	e004      	b.n	800a182 <USB_HC_Init+0x11e>
      break;
 800a178:	bf00      	nop
 800a17a:	e002      	b.n	800a182 <USB_HC_Init+0x11e>
      break;
 800a17c:	bf00      	nop
 800a17e:	e000      	b.n	800a182 <USB_HC_Init+0x11e>
      break;
 800a180:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a188:	699a      	ldr	r2, [r3, #24]
 800a18a:	78fb      	ldrb	r3, [r7, #3]
 800a18c:	f003 030f 	and.w	r3, r3, #15
 800a190:	2101      	movs	r1, #1
 800a192:	fa01 f303 	lsl.w	r3, r1, r3
 800a196:	68b9      	ldr	r1, [r7, #8]
 800a198:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a19c:	4313      	orrs	r3, r2
 800a19e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	699b      	ldr	r3, [r3, #24]
 800a1a4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a1ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	da03      	bge.n	800a1bc <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a1b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a1b8:	613b      	str	r3, [r7, #16]
 800a1ba:	e001      	b.n	800a1c0 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a1c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a1c4:	2b02      	cmp	r3, #2
 800a1c6:	d103      	bne.n	800a1d0 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a1c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a1cc:	60fb      	str	r3, [r7, #12]
 800a1ce:	e001      	b.n	800a1d4 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a1d4:	787b      	ldrb	r3, [r7, #1]
 800a1d6:	059b      	lsls	r3, r3, #22
 800a1d8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a1dc:	78bb      	ldrb	r3, [r7, #2]
 800a1de:	02db      	lsls	r3, r3, #11
 800a1e0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a1e4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a1e6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a1ea:	049b      	lsls	r3, r3, #18
 800a1ec:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a1f0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a1f2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a1f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a1f8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a1fe:	78fb      	ldrb	r3, [r7, #3]
 800a200:	0159      	lsls	r1, r3, #5
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	440b      	add	r3, r1
 800a206:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a20a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a210:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a212:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a216:	2b03      	cmp	r3, #3
 800a218:	d10f      	bne.n	800a23a <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a21a:	78fb      	ldrb	r3, [r7, #3]
 800a21c:	015a      	lsls	r2, r3, #5
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	4413      	add	r3, r2
 800a222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	78fa      	ldrb	r2, [r7, #3]
 800a22a:	0151      	lsls	r1, r2, #5
 800a22c:	68ba      	ldr	r2, [r7, #8]
 800a22e:	440a      	add	r2, r1
 800a230:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a234:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a238:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a23a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	371c      	adds	r7, #28
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr

0800a248 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b088      	sub	sp, #32
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	785b      	ldrb	r3, [r3, #1]
 800a25a:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a25c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a260:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	691b      	ldr	r3, [r3, #16]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d018      	beq.n	800a29c <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	691b      	ldr	r3, [r3, #16]
 800a26e:	683a      	ldr	r2, [r7, #0]
 800a270:	8912      	ldrh	r2, [r2, #8]
 800a272:	4413      	add	r3, r2
 800a274:	3b01      	subs	r3, #1
 800a276:	683a      	ldr	r2, [r7, #0]
 800a278:	8912      	ldrh	r2, [r2, #8]
 800a27a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a27e:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800a280:	8bfa      	ldrh	r2, [r7, #30]
 800a282:	8a7b      	ldrh	r3, [r7, #18]
 800a284:	429a      	cmp	r2, r3
 800a286:	d90b      	bls.n	800a2a0 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800a288:	8a7b      	ldrh	r3, [r7, #18]
 800a28a:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a28c:	8bfb      	ldrh	r3, [r7, #30]
 800a28e:	683a      	ldr	r2, [r7, #0]
 800a290:	8912      	ldrh	r2, [r2, #8]
 800a292:	fb02 f203 	mul.w	r2, r2, r3
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	611a      	str	r2, [r3, #16]
 800a29a:	e001      	b.n	800a2a0 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800a29c:	2301      	movs	r3, #1
 800a29e:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	78db      	ldrb	r3, [r3, #3]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d006      	beq.n	800a2b6 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a2a8:	8bfb      	ldrh	r3, [r7, #30]
 800a2aa:	683a      	ldr	r2, [r7, #0]
 800a2ac:	8912      	ldrh	r2, [r2, #8]
 800a2ae:	fb02 f203 	mul.w	r2, r2, r3
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	691b      	ldr	r3, [r3, #16]
 800a2ba:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a2be:	8bfb      	ldrh	r3, [r7, #30]
 800a2c0:	04d9      	lsls	r1, r3, #19
 800a2c2:	4b5f      	ldr	r3, [pc, #380]	; (800a440 <USB_HC_StartXfer+0x1f8>)
 800a2c4:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a2c6:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	7a9b      	ldrb	r3, [r3, #10]
 800a2cc:	075b      	lsls	r3, r3, #29
 800a2ce:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a2d2:	6979      	ldr	r1, [r7, #20]
 800a2d4:	0148      	lsls	r0, r1, #5
 800a2d6:	69b9      	ldr	r1, [r7, #24]
 800a2d8:	4401      	add	r1, r0
 800a2da:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a2de:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a2e0:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a2e2:	69bb      	ldr	r3, [r7, #24]
 800a2e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	f003 0301 	and.w	r3, r3, #1
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	bf0c      	ite	eq
 800a2f2:	2301      	moveq	r3, #1
 800a2f4:	2300      	movne	r3, #0
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	015a      	lsls	r2, r3, #5
 800a2fe:	69bb      	ldr	r3, [r7, #24]
 800a300:	4413      	add	r3, r2
 800a302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	697a      	ldr	r2, [r7, #20]
 800a30a:	0151      	lsls	r1, r2, #5
 800a30c:	69ba      	ldr	r2, [r7, #24]
 800a30e:	440a      	add	r2, r1
 800a310:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a314:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a318:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	015a      	lsls	r2, r3, #5
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	4413      	add	r3, r2
 800a322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a326:	681a      	ldr	r2, [r3, #0]
 800a328:	7c7b      	ldrb	r3, [r7, #17]
 800a32a:	075b      	lsls	r3, r3, #29
 800a32c:	6979      	ldr	r1, [r7, #20]
 800a32e:	0148      	lsls	r0, r1, #5
 800a330:	69b9      	ldr	r1, [r7, #24]
 800a332:	4401      	add	r1, r0
 800a334:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a338:	4313      	orrs	r3, r2
 800a33a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	015a      	lsls	r2, r3, #5
 800a340:	69bb      	ldr	r3, [r7, #24]
 800a342:	4413      	add	r3, r2
 800a344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a3e      	ldr	r2, [pc, #248]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a34c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a34e:	4b3d      	ldr	r3, [pc, #244]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a356:	4a3b      	ldr	r2, [pc, #236]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a358:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	78db      	ldrb	r3, [r3, #3]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d006      	beq.n	800a370 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a362:	4b38      	ldr	r3, [pc, #224]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a36a:	4a36      	ldr	r2, [pc, #216]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a36c:	6013      	str	r3, [r2, #0]
 800a36e:	e005      	b.n	800a37c <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a370:	4b34      	ldr	r3, [pc, #208]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a378:	4a32      	ldr	r2, [pc, #200]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a37a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a37c:	4b31      	ldr	r3, [pc, #196]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a384:	4a2f      	ldr	r2, [pc, #188]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a386:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	015a      	lsls	r2, r3, #5
 800a38c:	69bb      	ldr	r3, [r7, #24]
 800a38e:	4413      	add	r3, r2
 800a390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a394:	461a      	mov	r2, r3
 800a396:	4b2b      	ldr	r3, [pc, #172]	; (800a444 <USB_HC_StartXfer+0x1fc>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	78db      	ldrb	r3, [r3, #3]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d148      	bne.n	800a436 <USB_HC_StartXfer+0x1ee>
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	691b      	ldr	r3, [r3, #16]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d044      	beq.n	800a436 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	79db      	ldrb	r3, [r3, #7]
 800a3b0:	2b03      	cmp	r3, #3
 800a3b2:	d831      	bhi.n	800a418 <USB_HC_StartXfer+0x1d0>
 800a3b4:	a201      	add	r2, pc, #4	; (adr r2, 800a3bc <USB_HC_StartXfer+0x174>)
 800a3b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ba:	bf00      	nop
 800a3bc:	0800a3cd 	.word	0x0800a3cd
 800a3c0:	0800a3f1 	.word	0x0800a3f1
 800a3c4:	0800a3cd 	.word	0x0800a3cd
 800a3c8:	0800a3f1 	.word	0x0800a3f1
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	691b      	ldr	r3, [r3, #16]
 800a3d0:	3303      	adds	r3, #3
 800a3d2:	089b      	lsrs	r3, r3, #2
 800a3d4:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a3d6:	89fa      	ldrh	r2, [r7, #14]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3dc:	b29b      	uxth	r3, r3
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d91c      	bls.n	800a41c <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	699b      	ldr	r3, [r3, #24]
 800a3e6:	f043 0220 	orr.w	r2, r3, #32
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	619a      	str	r2, [r3, #24]
          }
          break;
 800a3ee:	e015      	b.n	800a41c <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	691b      	ldr	r3, [r3, #16]
 800a3f4:	3303      	adds	r3, #3
 800a3f6:	089b      	lsrs	r3, r3, #2
 800a3f8:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a3fa:	89fa      	ldrh	r2, [r7, #14]
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a402:	691b      	ldr	r3, [r3, #16]
 800a404:	b29b      	uxth	r3, r3
 800a406:	429a      	cmp	r2, r3
 800a408:	d90a      	bls.n	800a420 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	619a      	str	r2, [r3, #24]
          }
          break;
 800a416:	e003      	b.n	800a420 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800a418:	bf00      	nop
 800a41a:	e002      	b.n	800a422 <USB_HC_StartXfer+0x1da>
          break;
 800a41c:	bf00      	nop
 800a41e:	e000      	b.n	800a422 <USB_HC_StartXfer+0x1da>
          break;
 800a420:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	68d9      	ldr	r1, [r3, #12]
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	785a      	ldrb	r2, [r3, #1]
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	691b      	ldr	r3, [r3, #16]
 800a42e:	b29b      	uxth	r3, r3
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f7ff fc23 	bl	8009c7c <USB_WritePacket>
    }

  return HAL_OK;
 800a436:	2300      	movs	r3, #0
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3720      	adds	r7, #32
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}
 800a440:	1ff80000 	.word	0x1ff80000
 800a444:	200000e0 	.word	0x200000e0

0800a448 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a448:	b480      	push	{r7}
 800a44a:	b085      	sub	sp, #20
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a45a:	695b      	ldr	r3, [r3, #20]
 800a45c:	b29b      	uxth	r3, r3
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3714      	adds	r7, #20
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr

0800a46a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a46a:	b480      	push	{r7}
 800a46c:	b087      	sub	sp, #28
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
 800a472:	460b      	mov	r3, r1
 800a474:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a47a:	78fb      	ldrb	r3, [r7, #3]
 800a47c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a47e:	2300      	movs	r3, #0
 800a480:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	015a      	lsls	r2, r3, #5
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	4413      	add	r3, r2
 800a48a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	0c9b      	lsrs	r3, r3, #18
 800a492:	f003 0303 	and.w	r3, r3, #3
 800a496:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d002      	beq.n	800a4a4 <USB_HC_Halt+0x3a>
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	2b02      	cmp	r3, #2
 800a4a2:	d16c      	bne.n	800a57e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	015a      	lsls	r2, r3, #5
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	68fa      	ldr	r2, [r7, #12]
 800a4b4:	0151      	lsls	r1, r2, #5
 800a4b6:	693a      	ldr	r2, [r7, #16]
 800a4b8:	440a      	add	r2, r1
 800a4ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a4c2:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d143      	bne.n	800a558 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	015a      	lsls	r2, r3, #5
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68fa      	ldr	r2, [r7, #12]
 800a4e0:	0151      	lsls	r1, r2, #5
 800a4e2:	693a      	ldr	r2, [r7, #16]
 800a4e4:	440a      	add	r2, r1
 800a4e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a4ee:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	015a      	lsls	r2, r3, #5
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	4413      	add	r3, r2
 800a4f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	68fa      	ldr	r2, [r7, #12]
 800a500:	0151      	lsls	r1, r2, #5
 800a502:	693a      	ldr	r2, [r7, #16]
 800a504:	440a      	add	r2, r1
 800a506:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a50a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a50e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	015a      	lsls	r2, r3, #5
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	4413      	add	r3, r2
 800a518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	68fa      	ldr	r2, [r7, #12]
 800a520:	0151      	lsls	r1, r2, #5
 800a522:	693a      	ldr	r2, [r7, #16]
 800a524:	440a      	add	r2, r1
 800a526:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a52a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a52e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	3301      	adds	r3, #1
 800a534:	617b      	str	r3, [r7, #20]
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a53c:	d81d      	bhi.n	800a57a <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	015a      	lsls	r2, r3, #5
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	4413      	add	r3, r2
 800a546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a550:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a554:	d0ec      	beq.n	800a530 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a556:	e080      	b.n	800a65a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	015a      	lsls	r2, r3, #5
 800a55c:	693b      	ldr	r3, [r7, #16]
 800a55e:	4413      	add	r3, r2
 800a560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	68fa      	ldr	r2, [r7, #12]
 800a568:	0151      	lsls	r1, r2, #5
 800a56a:	693a      	ldr	r2, [r7, #16]
 800a56c:	440a      	add	r2, r1
 800a56e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a572:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a576:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a578:	e06f      	b.n	800a65a <USB_HC_Halt+0x1f0>
          break;
 800a57a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a57c:	e06d      	b.n	800a65a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	015a      	lsls	r2, r3, #5
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	4413      	add	r3, r2
 800a586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	68fa      	ldr	r2, [r7, #12]
 800a58e:	0151      	lsls	r1, r2, #5
 800a590:	693a      	ldr	r2, [r7, #16]
 800a592:	440a      	add	r2, r1
 800a594:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a598:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a59c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5a4:	691b      	ldr	r3, [r3, #16]
 800a5a6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d143      	bne.n	800a636 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	015a      	lsls	r2, r3, #5
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	4413      	add	r3, r2
 800a5b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	68fa      	ldr	r2, [r7, #12]
 800a5be:	0151      	lsls	r1, r2, #5
 800a5c0:	693a      	ldr	r2, [r7, #16]
 800a5c2:	440a      	add	r2, r1
 800a5c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a5cc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	015a      	lsls	r2, r3, #5
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	4413      	add	r3, r2
 800a5d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	0151      	lsls	r1, r2, #5
 800a5e0:	693a      	ldr	r2, [r7, #16]
 800a5e2:	440a      	add	r2, r1
 800a5e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a5ec:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	015a      	lsls	r2, r3, #5
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	4413      	add	r3, r2
 800a5f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	68fa      	ldr	r2, [r7, #12]
 800a5fe:	0151      	lsls	r1, r2, #5
 800a600:	693a      	ldr	r2, [r7, #16]
 800a602:	440a      	add	r2, r1
 800a604:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a608:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a60c:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	3301      	adds	r3, #1
 800a612:	617b      	str	r3, [r7, #20]
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a61a:	d81d      	bhi.n	800a658 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	015a      	lsls	r2, r3, #5
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	4413      	add	r3, r2
 800a624:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a62e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a632:	d0ec      	beq.n	800a60e <USB_HC_Halt+0x1a4>
 800a634:	e011      	b.n	800a65a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	015a      	lsls	r2, r3, #5
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	4413      	add	r3, r2
 800a63e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	68fa      	ldr	r2, [r7, #12]
 800a646:	0151      	lsls	r1, r2, #5
 800a648:	693a      	ldr	r2, [r7, #16]
 800a64a:	440a      	add	r2, r1
 800a64c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a650:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a654:	6013      	str	r3, [r2, #0]
 800a656:	e000      	b.n	800a65a <USB_HC_Halt+0x1f0>
          break;
 800a658:	bf00      	nop
    }
  }

  return HAL_OK;
 800a65a:	2300      	movs	r3, #0
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	371c      	adds	r7, #28
 800a660:	46bd      	mov	sp, r7
 800a662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a666:	4770      	bx	lr

0800a668 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b086      	sub	sp, #24
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a674:	2300      	movs	r3, #0
 800a676:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f7ff fa7b 	bl	8009b74 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800a67e:	2110      	movs	r1, #16
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f7ff fab3 	bl	8009bec <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f7ff fad6 	bl	8009c38 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a68c:	2300      	movs	r3, #0
 800a68e:	613b      	str	r3, [r7, #16]
 800a690:	e01f      	b.n	800a6d2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	015a      	lsls	r2, r3, #5
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	4413      	add	r3, r2
 800a69a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a6a8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a6b0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a6b2:	68bb      	ldr	r3, [r7, #8]
 800a6b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a6b8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	015a      	lsls	r2, r3, #5
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	613b      	str	r3, [r7, #16]
 800a6d2:	693b      	ldr	r3, [r7, #16]
 800a6d4:	2b0f      	cmp	r3, #15
 800a6d6:	d9dc      	bls.n	800a692 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a6d8:	2300      	movs	r3, #0
 800a6da:	613b      	str	r3, [r7, #16]
 800a6dc:	e034      	b.n	800a748 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800a6de:	693b      	ldr	r3, [r7, #16]
 800a6e0:	015a      	lsls	r2, r3, #5
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	4413      	add	r3, r2
 800a6e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a6f4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a6fc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a704:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	015a      	lsls	r2, r3, #5
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	4413      	add	r3, r2
 800a70e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a712:	461a      	mov	r2, r3
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	3301      	adds	r3, #1
 800a71c:	617b      	str	r3, [r7, #20]
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a724:	d80c      	bhi.n	800a740 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	015a      	lsls	r2, r3, #5
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	4413      	add	r3, r2
 800a72e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a738:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a73c:	d0ec      	beq.n	800a718 <USB_StopHost+0xb0>
 800a73e:	e000      	b.n	800a742 <USB_StopHost+0xda>
        break;
 800a740:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	3301      	adds	r3, #1
 800a746:	613b      	str	r3, [r7, #16]
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	2b0f      	cmp	r3, #15
 800a74c:	d9c7      	bls.n	800a6de <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a754:	461a      	mov	r2, r3
 800a756:	f04f 33ff 	mov.w	r3, #4294967295
 800a75a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f04f 32ff 	mov.w	r2, #4294967295
 800a762:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f7ff f9f4 	bl	8009b52 <USB_EnableGlobalInt>

  return HAL_OK;
 800a76a:	2300      	movs	r3, #0
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3718      	adds	r7, #24
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800a774:	b590      	push	{r4, r7, lr}
 800a776:	b089      	sub	sp, #36	; 0x24
 800a778:	af04      	add	r7, sp, #16
 800a77a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800a77c:	2302      	movs	r3, #2
 800a77e:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800a780:	2301      	movs	r3, #1
 800a782:	2202      	movs	r2, #2
 800a784:	2102      	movs	r1, #2
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f000 fc3a 	bl	800b000 <USBH_FindInterface>
 800a78c:	4603      	mov	r3, r0
 800a78e:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 800a790:	7bbb      	ldrb	r3, [r7, #14]
 800a792:	2bff      	cmp	r3, #255	; 0xff
 800a794:	f000 812a 	beq.w	800a9ec <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800a798:	7bbb      	ldrb	r3, [r7, #14]
 800a79a:	4619      	mov	r1, r3
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 fc13 	bl	800afc8 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800a7a8:	2050      	movs	r0, #80	; 0x50
 800a7aa:	f002 f8e3 	bl	800c974 <malloc>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a7b8:	69db      	ldr	r3, [r3, #28]
 800a7ba:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a7bc:	7bbb      	ldrb	r3, [r7, #14]
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	211a      	movs	r1, #26
 800a7c2:	fb01 f303 	mul.w	r3, r1, r3
 800a7c6:	4413      	add	r3, r2
 800a7c8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	b25b      	sxtb	r3, r3
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	da15      	bge.n	800a800 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a7d4:	7bbb      	ldrb	r3, [r7, #14]
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	211a      	movs	r1, #26
 800a7da:	fb01 f303 	mul.w	r3, r1, r3
 800a7de:	4413      	add	r3, r2
 800a7e0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a7e4:	781a      	ldrb	r2, [r3, #0]
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a7ea:	7bbb      	ldrb	r3, [r7, #14]
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	211a      	movs	r1, #26
 800a7f0:	fb01 f303 	mul.w	r3, r1, r3
 800a7f4:	4413      	add	r3, r2
 800a7f6:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a7fa:	881a      	ldrh	r2, [r3, #0]
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	785b      	ldrb	r3, [r3, #1]
 800a804:	4619      	mov	r1, r3
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f001 fd21 	bl	800c24e <USBH_AllocPipe>
 800a80c:	4603      	mov	r3, r0
 800a80e:	461a      	mov	r2, r3
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	7819      	ldrb	r1, [r3, #0]
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	7858      	ldrb	r0, [r3, #1]
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a828:	68ba      	ldr	r2, [r7, #8]
 800a82a:	8952      	ldrh	r2, [r2, #10]
 800a82c:	9202      	str	r2, [sp, #8]
 800a82e:	2203      	movs	r2, #3
 800a830:	9201      	str	r2, [sp, #4]
 800a832:	9300      	str	r3, [sp, #0]
 800a834:	4623      	mov	r3, r4
 800a836:	4602      	mov	r2, r0
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f001 fcd9 	bl	800c1f0 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	2200      	movs	r2, #0
 800a844:	4619      	mov	r1, r3
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f001 ffe4 	bl	800c814 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800a84c:	2300      	movs	r3, #0
 800a84e:	2200      	movs	r2, #0
 800a850:	210a      	movs	r1, #10
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	f000 fbd4 	bl	800b000 <USBH_FindInterface>
 800a858:	4603      	mov	r3, r0
 800a85a:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800a85c:	7bbb      	ldrb	r3, [r7, #14]
 800a85e:	2bff      	cmp	r3, #255	; 0xff
 800a860:	f000 80c4 	beq.w	800a9ec <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a864:	7bbb      	ldrb	r3, [r7, #14]
 800a866:	687a      	ldr	r2, [r7, #4]
 800a868:	211a      	movs	r1, #26
 800a86a:	fb01 f303 	mul.w	r3, r1, r3
 800a86e:	4413      	add	r3, r2
 800a870:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a874:	781b      	ldrb	r3, [r3, #0]
 800a876:	b25b      	sxtb	r3, r3
 800a878:	2b00      	cmp	r3, #0
 800a87a:	da16      	bge.n	800a8aa <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a87c:	7bbb      	ldrb	r3, [r7, #14]
 800a87e:	687a      	ldr	r2, [r7, #4]
 800a880:	211a      	movs	r1, #26
 800a882:	fb01 f303 	mul.w	r3, r1, r3
 800a886:	4413      	add	r3, r2
 800a888:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a88c:	781a      	ldrb	r2, [r3, #0]
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a892:	7bbb      	ldrb	r3, [r7, #14]
 800a894:	687a      	ldr	r2, [r7, #4]
 800a896:	211a      	movs	r1, #26
 800a898:	fb01 f303 	mul.w	r3, r1, r3
 800a89c:	4413      	add	r3, r2
 800a89e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a8a2:	881a      	ldrh	r2, [r3, #0]
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	835a      	strh	r2, [r3, #26]
 800a8a8:	e015      	b.n	800a8d6 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a8aa:	7bbb      	ldrb	r3, [r7, #14]
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	211a      	movs	r1, #26
 800a8b0:	fb01 f303 	mul.w	r3, r1, r3
 800a8b4:	4413      	add	r3, r2
 800a8b6:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a8ba:	781a      	ldrb	r2, [r3, #0]
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a8c0:	7bbb      	ldrb	r3, [r7, #14]
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	211a      	movs	r1, #26
 800a8c6:	fb01 f303 	mul.w	r3, r1, r3
 800a8ca:	4413      	add	r3, r2
 800a8cc:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a8d0:	881a      	ldrh	r2, [r3, #0]
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800a8d6:	7bbb      	ldrb	r3, [r7, #14]
 800a8d8:	687a      	ldr	r2, [r7, #4]
 800a8da:	211a      	movs	r1, #26
 800a8dc:	fb01 f303 	mul.w	r3, r1, r3
 800a8e0:	4413      	add	r3, r2
 800a8e2:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	b25b      	sxtb	r3, r3
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	da16      	bge.n	800a91c <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a8ee:	7bbb      	ldrb	r3, [r7, #14]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	211a      	movs	r1, #26
 800a8f4:	fb01 f303 	mul.w	r3, r1, r3
 800a8f8:	4413      	add	r3, r2
 800a8fa:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a8fe:	781a      	ldrb	r2, [r3, #0]
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a904:	7bbb      	ldrb	r3, [r7, #14]
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	211a      	movs	r1, #26
 800a90a:	fb01 f303 	mul.w	r3, r1, r3
 800a90e:	4413      	add	r3, r2
 800a910:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800a914:	881a      	ldrh	r2, [r3, #0]
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	835a      	strh	r2, [r3, #26]
 800a91a:	e015      	b.n	800a948 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a91c:	7bbb      	ldrb	r3, [r7, #14]
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	211a      	movs	r1, #26
 800a922:	fb01 f303 	mul.w	r3, r1, r3
 800a926:	4413      	add	r3, r2
 800a928:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a92c:	781a      	ldrb	r2, [r3, #0]
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a932:	7bbb      	ldrb	r3, [r7, #14]
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	211a      	movs	r1, #26
 800a938:	fb01 f303 	mul.w	r3, r1, r3
 800a93c:	4413      	add	r3, r2
 800a93e:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800a942:	881a      	ldrh	r2, [r3, #0]
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	7b9b      	ldrb	r3, [r3, #14]
 800a94c:	4619      	mov	r1, r3
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f001 fc7d 	bl	800c24e <USBH_AllocPipe>
 800a954:	4603      	mov	r3, r0
 800a956:	461a      	mov	r2, r3
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	7bdb      	ldrb	r3, [r3, #15]
 800a960:	4619      	mov	r1, r3
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f001 fc73 	bl	800c24e <USBH_AllocPipe>
 800a968:	4603      	mov	r3, r0
 800a96a:	461a      	mov	r2, r3
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	7b59      	ldrb	r1, [r3, #13]
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	7b98      	ldrb	r0, [r3, #14]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a984:	68ba      	ldr	r2, [r7, #8]
 800a986:	8b12      	ldrh	r2, [r2, #24]
 800a988:	9202      	str	r2, [sp, #8]
 800a98a:	2202      	movs	r2, #2
 800a98c:	9201      	str	r2, [sp, #4]
 800a98e:	9300      	str	r3, [sp, #0]
 800a990:	4623      	mov	r3, r4
 800a992:	4602      	mov	r2, r0
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f001 fc2b 	bl	800c1f0 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	7b19      	ldrb	r1, [r3, #12]
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	7bd8      	ldrb	r0, [r3, #15]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a9ae:	68ba      	ldr	r2, [r7, #8]
 800a9b0:	8b52      	ldrh	r2, [r2, #26]
 800a9b2:	9202      	str	r2, [sp, #8]
 800a9b4:	2202      	movs	r2, #2
 800a9b6:	9201      	str	r2, [sp, #4]
 800a9b8:	9300      	str	r3, [sp, #0]
 800a9ba:	4623      	mov	r3, r4
 800a9bc:	4602      	mov	r2, r0
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f001 fc16 	bl	800c1f0 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	7b5b      	ldrb	r3, [r3, #13]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	4619      	mov	r1, r3
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f001 ff1d 	bl	800c814 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	7b1b      	ldrb	r3, [r3, #12]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f001 ff16 	bl	800c814 <USBH_LL_SetToggle>
      status = USBH_OK;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800a9ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3714      	adds	r7, #20
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd90      	pop	{r4, r7, pc}

0800a9f6 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800a9f6:	b580      	push	{r7, lr}
 800a9f8:	b084      	sub	sp, #16
 800a9fa:	af00      	add	r7, sp, #0
 800a9fc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa04:	69db      	ldr	r3, [r3, #28]
 800aa06:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	781b      	ldrb	r3, [r3, #0]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d00e      	beq.n	800aa2e <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	4619      	mov	r1, r3
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f001 fc09 	bl	800c22e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	4619      	mov	r1, r3
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f001 fc31 	bl	800c28a <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	7b1b      	ldrb	r3, [r3, #12]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d00e      	beq.n	800aa54 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	7b1b      	ldrb	r3, [r3, #12]
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f001 fbf6 	bl	800c22e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	7b1b      	ldrb	r3, [r3, #12]
 800aa46:	4619      	mov	r1, r3
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f001 fc1e 	bl	800c28a <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	2200      	movs	r2, #0
 800aa52:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	7b5b      	ldrb	r3, [r3, #13]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d00e      	beq.n	800aa7a <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	7b5b      	ldrb	r3, [r3, #13]
 800aa60:	4619      	mov	r1, r3
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f001 fbe3 	bl	800c22e <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	7b5b      	ldrb	r3, [r3, #13]
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f001 fc0b 	bl	800c28a <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2200      	movs	r2, #0
 800aa78:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa80:	69db      	ldr	r3, [r3, #28]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d00b      	beq.n	800aa9e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa8c:	69db      	ldr	r3, [r3, #28]
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f001 ff78 	bl	800c984 <free>
    phost->pActiveClass->pData = 0U;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800aa9e:	2300      	movs	r3, #0
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3710      	adds	r7, #16
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 800aab0:	2302      	movs	r3, #2
 800aab2:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aaba:	69db      	ldr	r3, [r3, #28]
 800aabc:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	3340      	adds	r3, #64	; 0x40
 800aac2:	4619      	mov	r1, r3
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f000 f8b2 	bl	800ac2e <GetLineCoding>
 800aaca:	4603      	mov	r3, r0
 800aacc:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800aace:	7bfb      	ldrb	r3, [r7, #15]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d105      	bne.n	800aae0 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800aada:	2102      	movs	r1, #2
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	4798      	blx	r3
  }
  return status;
 800aae0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aae2:	4618      	mov	r0, r3
 800aae4:	3710      	adds	r7, #16
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
	...

0800aaec <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b084      	sub	sp, #16
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ab02:	69db      	ldr	r3, [r3, #28]
 800ab04:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800ab0c:	2b04      	cmp	r3, #4
 800ab0e:	d877      	bhi.n	800ac00 <USBH_CDC_Process+0x114>
 800ab10:	a201      	add	r2, pc, #4	; (adr r2, 800ab18 <USBH_CDC_Process+0x2c>)
 800ab12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab16:	bf00      	nop
 800ab18:	0800ab2d 	.word	0x0800ab2d
 800ab1c:	0800ab33 	.word	0x0800ab33
 800ab20:	0800ab63 	.word	0x0800ab63
 800ab24:	0800abd7 	.word	0x0800abd7
 800ab28:	0800abe5 	.word	0x0800abe5
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	73fb      	strb	r3, [r7, #15]
    break;
 800ab30:	e06d      	b.n	800ac0e <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800ab32:	68bb      	ldr	r3, [r7, #8]
 800ab34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab36:	4619      	mov	r1, r3
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f000 f897 	bl	800ac6c <SetLineCoding>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800ab42:	7bbb      	ldrb	r3, [r7, #14]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d104      	bne.n	800ab52 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	2202      	movs	r2, #2
 800ab4c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800ab50:	e058      	b.n	800ac04 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800ab52:	7bbb      	ldrb	r3, [r7, #14]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d055      	beq.n	800ac04 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	2204      	movs	r2, #4
 800ab5c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800ab60:	e050      	b.n	800ac04 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	3340      	adds	r3, #64	; 0x40
 800ab66:	4619      	mov	r1, r3
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f000 f860 	bl	800ac2e <GetLineCoding>
 800ab6e:	4603      	mov	r3, r0
 800ab70:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800ab72:	7bbb      	ldrb	r3, [r7, #14]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d126      	bne.n	800abc6 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab8a:	791b      	ldrb	r3, [r3, #4]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d13b      	bne.n	800ac08 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab9a:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d133      	bne.n	800ac08 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abaa:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800abac:	429a      	cmp	r2, r3
 800abae:	d12b      	bne.n	800ac08 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abb8:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800abba:	429a      	cmp	r2, r3
 800abbc:	d124      	bne.n	800ac08 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f000 f95a 	bl	800ae78 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800abc4:	e020      	b.n	800ac08 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800abc6:	7bbb      	ldrb	r3, [r7, #14]
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d01d      	beq.n	800ac08 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	2204      	movs	r2, #4
 800abd0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800abd4:	e018      	b.n	800ac08 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f000 f867 	bl	800acaa <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f000 f8dc 	bl	800ad9a <CDC_ProcessReception>
    break;
 800abe2:	e014      	b.n	800ac0e <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800abe4:	2100      	movs	r1, #0
 800abe6:	6878      	ldr	r0, [r7, #4]
 800abe8:	f000 fece 	bl	800b988 <USBH_ClrFeature>
 800abec:	4603      	mov	r3, r0
 800abee:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 800abf0:	7bbb      	ldrb	r3, [r7, #14]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d10a      	bne.n	800ac0c <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	2200      	movs	r2, #0
 800abfa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800abfe:	e005      	b.n	800ac0c <USBH_CDC_Process+0x120>

  default:
    break;
 800ac00:	bf00      	nop
 800ac02:	e004      	b.n	800ac0e <USBH_CDC_Process+0x122>
    break;
 800ac04:	bf00      	nop
 800ac06:	e002      	b.n	800ac0e <USBH_CDC_Process+0x122>
    break;
 800ac08:	bf00      	nop
 800ac0a:	e000      	b.n	800ac0e <USBH_CDC_Process+0x122>
    break;
 800ac0c:	bf00      	nop

  }

  return status;
 800ac0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	3710      	adds	r7, #16
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}

0800ac18 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800ac18:	b480      	push	{r7}
 800ac1a:	b083      	sub	sp, #12
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 800ac20:	2300      	movs	r3, #0
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	370c      	adds	r7, #12
 800ac26:	46bd      	mov	sp, r7
 800ac28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2c:	4770      	bx	lr

0800ac2e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800ac2e:	b580      	push	{r7, lr}
 800ac30:	b082      	sub	sp, #8
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	6078      	str	r0, [r7, #4]
 800ac36:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	22a1      	movs	r2, #161	; 0xa1
 800ac3c:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2221      	movs	r2, #33	; 0x21
 800ac42:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2200      	movs	r2, #0
 800ac48:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2207      	movs	r2, #7
 800ac54:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	2207      	movs	r2, #7
 800ac5a:	4619      	mov	r1, r3
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f001 f873 	bl	800bd48 <USBH_CtlReq>
 800ac62:	4603      	mov	r3, r0
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3708      	adds	r7, #8
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b082      	sub	sp, #8
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
 800ac74:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2221      	movs	r2, #33	; 0x21
 800ac7a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2220      	movs	r2, #32
 800ac80:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2207      	movs	r2, #7
 800ac92:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	2207      	movs	r2, #7
 800ac98:	4619      	mov	r1, r3
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f001 f854 	bl	800bd48 <USBH_CtlReq>
 800aca0:	4603      	mov	r3, r0
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3708      	adds	r7, #8
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800acaa:	b580      	push	{r7, lr}
 800acac:	b086      	sub	sp, #24
 800acae:	af02      	add	r7, sp, #8
 800acb0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800acb8:	69db      	ldr	r3, [r3, #28]
 800acba:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800acbc:	2300      	movs	r3, #0
 800acbe:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d002      	beq.n	800acd0 <CDC_ProcessTransmission+0x26>
 800acca:	2b02      	cmp	r3, #2
 800accc:	d025      	beq.n	800ad1a <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800acce:	e060      	b.n	800ad92 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acd4:	68fa      	ldr	r2, [r7, #12]
 800acd6:	8b12      	ldrh	r2, [r2, #24]
 800acd8:	4293      	cmp	r3, r2
 800acda:	d90c      	bls.n	800acf6 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	69d9      	ldr	r1, [r3, #28]
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	8b1a      	ldrh	r2, [r3, #24]
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	7b58      	ldrb	r0, [r3, #13]
 800ace8:	2301      	movs	r3, #1
 800acea:	9300      	str	r3, [sp, #0]
 800acec:	4603      	mov	r3, r0
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f001 fa3b 	bl	800c16a <USBH_BulkSendData>
 800acf4:	e00c      	b.n	800ad10 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800acfe:	b29a      	uxth	r2, r3
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	7b58      	ldrb	r0, [r3, #13]
 800ad04:	2301      	movs	r3, #1
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	4603      	mov	r3, r0
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f001 fa2d 	bl	800c16a <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2202      	movs	r2, #2
 800ad14:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800ad18:	e03b      	b.n	800ad92 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	7b5b      	ldrb	r3, [r3, #13]
 800ad1e:	4619      	mov	r1, r3
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f001 fd4d 	bl	800c7c0 <USBH_LL_GetURBState>
 800ad26:	4603      	mov	r3, r0
 800ad28:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800ad2a:	7afb      	ldrb	r3, [r7, #11]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d128      	bne.n	800ad82 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad34:	68fa      	ldr	r2, [r7, #12]
 800ad36:	8b12      	ldrh	r2, [r2, #24]
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	d90e      	bls.n	800ad5a <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad40:	68fa      	ldr	r2, [r7, #12]
 800ad42:	8b12      	ldrh	r2, [r2, #24]
 800ad44:	1a9a      	subs	r2, r3, r2
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	69db      	ldr	r3, [r3, #28]
 800ad4e:	68fa      	ldr	r2, [r7, #12]
 800ad50:	8b12      	ldrh	r2, [r2, #24]
 800ad52:	441a      	add	r2, r3
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	61da      	str	r2, [r3, #28]
 800ad58:	e002      	b.n	800ad60 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d004      	beq.n	800ad72 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	2201      	movs	r2, #1
 800ad6c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800ad70:	e00e      	b.n	800ad90 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	2200      	movs	r2, #0
 800ad76:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 f868 	bl	800ae50 <USBH_CDC_TransmitCallback>
    break;
 800ad80:	e006      	b.n	800ad90 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 800ad82:	7afb      	ldrb	r3, [r7, #11]
 800ad84:	2b02      	cmp	r3, #2
 800ad86:	d103      	bne.n	800ad90 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800ad90:	bf00      	nop
  }
}
 800ad92:	bf00      	nop
 800ad94:	3710      	adds	r7, #16
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}

0800ad9a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b086      	sub	sp, #24
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ada8:	69db      	ldr	r3, [r3, #28]
 800adaa:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800adac:	2300      	movs	r3, #0
 800adae:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800adb6:	2b03      	cmp	r3, #3
 800adb8:	d002      	beq.n	800adc0 <CDC_ProcessReception+0x26>
 800adba:	2b04      	cmp	r3, #4
 800adbc:	d00e      	beq.n	800addc <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800adbe:	e043      	b.n	800ae48 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	6a19      	ldr	r1, [r3, #32]
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	8b5a      	ldrh	r2, [r3, #26]
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	7b1b      	ldrb	r3, [r3, #12]
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f001 f9f1 	bl	800c1b4 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	2204      	movs	r2, #4
 800add6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800adda:	e035      	b.n	800ae48 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	7b1b      	ldrb	r3, [r3, #12]
 800ade0:	4619      	mov	r1, r3
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f001 fcec 	bl	800c7c0 <USBH_LL_GetURBState>
 800ade8:	4603      	mov	r3, r0
 800adea:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800adec:	7cfb      	ldrb	r3, [r7, #19]
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d129      	bne.n	800ae46 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	7b1b      	ldrb	r3, [r3, #12]
 800adf6:	4619      	mov	r1, r3
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f001 fc4f 	bl	800c69c <USBH_LL_GetLastXferSize>
 800adfe:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800ae00:	697b      	ldr	r3, [r7, #20]
 800ae02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae04:	68fa      	ldr	r2, [r7, #12]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d016      	beq.n	800ae38 <CDC_ProcessReception+0x9e>
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	8b5b      	ldrh	r3, [r3, #26]
 800ae0e:	461a      	mov	r2, r3
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	4293      	cmp	r3, r2
 800ae14:	d910      	bls.n	800ae38 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	1ad2      	subs	r2, r2, r3
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	6a1a      	ldr	r2, [r3, #32]
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	441a      	add	r2, r3
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	2203      	movs	r2, #3
 800ae32:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800ae36:	e006      	b.n	800ae46 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 f80f 	bl	800ae64 <USBH_CDC_ReceiveCallback>
    break;
 800ae46:	bf00      	nop
  }
}
 800ae48:	bf00      	nop
 800ae4a:	3718      	adds	r7, #24
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b083      	sub	sp, #12
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]

}
 800ae58:	bf00      	nop
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]

}
 800ae6c:	bf00      	nop
 800ae6e:	370c      	adds	r7, #12
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr

0800ae78 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]

}
 800ae80:	bf00      	nop
 800ae82:	370c      	adds	r7, #12
 800ae84:	46bd      	mov	sp, r7
 800ae86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8a:	4770      	bx	lr

0800ae8c <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b084      	sub	sp, #16
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	60f8      	str	r0, [r7, #12]
 800ae94:	60b9      	str	r1, [r7, #8]
 800ae96:	4613      	mov	r3, r2
 800ae98:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d101      	bne.n	800aea4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800aea0:	2302      	movs	r3, #2
 800aea2:	e019      	b.n	800aed8 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	79fa      	ldrb	r2, [r7, #7]
 800aea8:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800aebc:	68f8      	ldr	r0, [r7, #12]
 800aebe:	f000 f80f 	bl	800aee0 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800aec2:	68bb      	ldr	r3, [r7, #8]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d003      	beq.n	800aed0 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	68ba      	ldr	r2, [r7, #8]
 800aecc:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800aed0:	68f8      	ldr	r0, [r7, #12]
 800aed2:	f001 fb31 	bl	800c538 <USBH_LL_Init>

  return USBH_OK;
 800aed6:	2300      	movs	r3, #0
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3710      	adds	r7, #16
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b085      	sub	sp, #20
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800aee8:	2300      	movs	r3, #0
 800aeea:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800aeec:	e008      	b.n	800af00 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	68fa      	ldr	r2, [r7, #12]
 800aef2:	32e0      	adds	r2, #224	; 0xe0
 800aef4:	2100      	movs	r1, #0
 800aef6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	3301      	adds	r3, #1
 800aefe:	60fb      	str	r3, [r7, #12]
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2b0e      	cmp	r3, #14
 800af04:	d9f3      	bls.n	800aeee <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800af06:	2300      	movs	r3, #0
 800af08:	60fb      	str	r3, [r7, #12]
 800af0a:	e009      	b.n	800af20 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	4413      	add	r3, r2
 800af12:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800af16:	2200      	movs	r2, #0
 800af18:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	3301      	adds	r3, #1
 800af1e:	60fb      	str	r3, [r7, #12]
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af26:	d3f1      	bcc.n	800af0c <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2200      	movs	r2, #0
 800af2c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2200      	movs	r2, #0
 800af32:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2201      	movs	r2, #1
 800af38:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2200      	movs	r2, #0
 800af3e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2201      	movs	r2, #1
 800af46:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2240      	movs	r2, #64	; 0x40
 800af4c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2200      	movs	r2, #0
 800af52:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2200      	movs	r2, #0
 800af58:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2201      	movs	r2, #1
 800af60:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800af64:	2300      	movs	r3, #0
}
 800af66:	4618      	mov	r0, r3
 800af68:	3714      	adds	r7, #20
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr

0800af72 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800af72:	b480      	push	{r7}
 800af74:	b085      	sub	sp, #20
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800af7c:	2300      	movs	r3, #0
 800af7e:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d017      	beq.n	800afb6 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d10f      	bne.n	800afb0 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af96:	1c59      	adds	r1, r3, #1
 800af98:	687a      	ldr	r2, [r7, #4]
 800af9a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	33dc      	adds	r3, #220	; 0xdc
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	4413      	add	r3, r2
 800afa6:	683a      	ldr	r2, [r7, #0]
 800afa8:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800afaa:	2300      	movs	r3, #0
 800afac:	73fb      	strb	r3, [r7, #15]
 800afae:	e004      	b.n	800afba <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800afb0:	2302      	movs	r3, #2
 800afb2:	73fb      	strb	r3, [r7, #15]
 800afb4:	e001      	b.n	800afba <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800afb6:	2302      	movs	r3, #2
 800afb8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800afba:	7bfb      	ldrb	r3, [r7, #15]
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3714      	adds	r7, #20
 800afc0:	46bd      	mov	sp, r7
 800afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc6:	4770      	bx	lr

0800afc8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800afc8:	b480      	push	{r7}
 800afca:	b085      	sub	sp, #20
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	460b      	mov	r3, r1
 800afd2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800afd4:	2300      	movs	r3, #0
 800afd6:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800afde:	78fa      	ldrb	r2, [r7, #3]
 800afe0:	429a      	cmp	r2, r3
 800afe2:	d204      	bcs.n	800afee <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	78fa      	ldrb	r2, [r7, #3]
 800afe8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800afec:	e001      	b.n	800aff2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800afee:	2302      	movs	r3, #2
 800aff0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800aff2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3714      	adds	r7, #20
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr

0800b000 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b000:	b480      	push	{r7}
 800b002:	b087      	sub	sp, #28
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
 800b008:	4608      	mov	r0, r1
 800b00a:	4611      	mov	r1, r2
 800b00c:	461a      	mov	r2, r3
 800b00e:	4603      	mov	r3, r0
 800b010:	70fb      	strb	r3, [r7, #3]
 800b012:	460b      	mov	r3, r1
 800b014:	70bb      	strb	r3, [r7, #2]
 800b016:	4613      	mov	r3, r2
 800b018:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800b01a:	2300      	movs	r3, #0
 800b01c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800b01e:	2300      	movs	r3, #0
 800b020:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b028:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b02a:	e025      	b.n	800b078 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b02c:	7dfb      	ldrb	r3, [r7, #23]
 800b02e:	221a      	movs	r2, #26
 800b030:	fb02 f303 	mul.w	r3, r2, r3
 800b034:	3308      	adds	r3, #8
 800b036:	68fa      	ldr	r2, [r7, #12]
 800b038:	4413      	add	r3, r2
 800b03a:	3302      	adds	r3, #2
 800b03c:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	795b      	ldrb	r3, [r3, #5]
 800b042:	78fa      	ldrb	r2, [r7, #3]
 800b044:	429a      	cmp	r2, r3
 800b046:	d002      	beq.n	800b04e <USBH_FindInterface+0x4e>
 800b048:	78fb      	ldrb	r3, [r7, #3]
 800b04a:	2bff      	cmp	r3, #255	; 0xff
 800b04c:	d111      	bne.n	800b072 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b052:	78ba      	ldrb	r2, [r7, #2]
 800b054:	429a      	cmp	r2, r3
 800b056:	d002      	beq.n	800b05e <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b058:	78bb      	ldrb	r3, [r7, #2]
 800b05a:	2bff      	cmp	r3, #255	; 0xff
 800b05c:	d109      	bne.n	800b072 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b062:	787a      	ldrb	r2, [r7, #1]
 800b064:	429a      	cmp	r2, r3
 800b066:	d002      	beq.n	800b06e <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b068:	787b      	ldrb	r3, [r7, #1]
 800b06a:	2bff      	cmp	r3, #255	; 0xff
 800b06c:	d101      	bne.n	800b072 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b06e:	7dfb      	ldrb	r3, [r7, #23]
 800b070:	e006      	b.n	800b080 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b072:	7dfb      	ldrb	r3, [r7, #23]
 800b074:	3301      	adds	r3, #1
 800b076:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b078:	7dfb      	ldrb	r3, [r7, #23]
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d9d6      	bls.n	800b02c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b07e:	23ff      	movs	r3, #255	; 0xff
}
 800b080:	4618      	mov	r0, r3
 800b082:	371c      	adds	r7, #28
 800b084:	46bd      	mov	sp, r7
 800b086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08a:	4770      	bx	lr

0800b08c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b082      	sub	sp, #8
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f001 fa8b 	bl	800c5b0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800b09a:	2101      	movs	r1, #1
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f001 fba2 	bl	800c7e6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b0a2:	2300      	movs	r3, #0
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	3708      	adds	r7, #8
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}

0800b0ac <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b088      	sub	sp, #32
 800b0b0:	af04      	add	r7, sp, #16
 800b0b2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b0b4:	2302      	movs	r3, #2
 800b0b6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f000 faec 	bl	800b69a <USBH_IsPortEnabled>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d10c      	bne.n	800b0e2 <USBH_Process+0x36>
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	b2db      	uxtb	r3, r3
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d007      	beq.n	800b0e2 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	2b03      	cmp	r3, #3
 800b0da:	d002      	beq.n	800b0e2 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2203      	movs	r2, #3
 800b0e0:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	b2db      	uxtb	r3, r3
 800b0e8:	2b0b      	cmp	r3, #11
 800b0ea:	f200 814c 	bhi.w	800b386 <USBH_Process+0x2da>
 800b0ee:	a201      	add	r2, pc, #4	; (adr r2, 800b0f4 <USBH_Process+0x48>)
 800b0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0f4:	0800b125 	.word	0x0800b125
 800b0f8:	0800b147 	.word	0x0800b147
 800b0fc:	0800b15b 	.word	0x0800b15b
 800b100:	0800b361 	.word	0x0800b361
 800b104:	0800b387 	.word	0x0800b387
 800b108:	0800b1e9 	.word	0x0800b1e9
 800b10c:	0800b317 	.word	0x0800b317
 800b110:	0800b219 	.word	0x0800b219
 800b114:	0800b239 	.word	0x0800b239
 800b118:	0800b259 	.word	0x0800b259
 800b11c:	0800b287 	.word	0x0800b287
 800b120:	0800b349 	.word	0x0800b349
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b12a:	b2db      	uxtb	r3, r3
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	f000 812c 	beq.w	800b38a <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2201      	movs	r2, #1
 800b136:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 800b138:	20c8      	movs	r0, #200	; 0xc8
 800b13a:	f001 fb9e 	bl	800c87a <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f001 fa91 	bl	800c666 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b144:	e121      	b.n	800b38a <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b14c:	2b01      	cmp	r3, #1
 800b14e:	f040 811e 	bne.w	800b38e <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2202      	movs	r2, #2
 800b156:	701a      	strb	r2, [r3, #0]
    }
    break;
 800b158:	e119      	b.n	800b38e <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 800b15a:	2064      	movs	r0, #100	; 0x64
 800b15c:	f001 fb8d 	bl	800c87a <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f001 fa5b 	bl	800c61c <USBH_LL_GetSpeed>
 800b166:	4603      	mov	r3, r0
 800b168:	461a      	mov	r2, r3
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2205      	movs	r2, #5
 800b174:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800b176:	2100      	movs	r1, #0
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f001 f868 	bl	800c24e <USBH_AllocPipe>
 800b17e:	4603      	mov	r3, r0
 800b180:	461a      	mov	r2, r3
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800b186:	2180      	movs	r1, #128	; 0x80
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f001 f860 	bl	800c24e <USBH_AllocPipe>
 800b18e:	4603      	mov	r3, r0
 800b190:	461a      	mov	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	7919      	ldrb	r1, [r3, #4]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800b1aa:	b292      	uxth	r2, r2
 800b1ac:	9202      	str	r2, [sp, #8]
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	9201      	str	r2, [sp, #4]
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	2280      	movs	r2, #128	; 0x80
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f001 f819 	bl	800c1f0 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	7959      	ldrb	r1, [r3, #5]
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800b1d2:	b292      	uxth	r2, r2
 800b1d4:	9202      	str	r2, [sp, #8]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	9201      	str	r2, [sp, #4]
 800b1da:	9300      	str	r3, [sp, #0]
 800b1dc:	4603      	mov	r3, r0
 800b1de:	2200      	movs	r2, #0
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f001 f805 	bl	800c1f0 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b1e6:	e0e3      	b.n	800b3b0 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 f8e7 	bl	800b3bc <USBH_HandleEnum>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	f040 80ce 	bne.w	800b392 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800b204:	2b01      	cmp	r3, #1
 800b206:	d103      	bne.n	800b210 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2208      	movs	r2, #8
 800b20c:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 800b20e:	e0c0      	b.n	800b392 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2207      	movs	r2, #7
 800b214:	701a      	strb	r2, [r3, #0]
    break;
 800b216:	e0bc      	b.n	800b392 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b21e:	2b00      	cmp	r3, #0
 800b220:	f000 80b9 	beq.w	800b396 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b22a:	2101      	movs	r1, #1
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2208      	movs	r2, #8
 800b234:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b236:	e0ae      	b.n	800b396 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800b23e:	b29b      	uxth	r3, r3
 800b240:	4619      	mov	r1, r3
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f000 fb59 	bl	800b8fa <USBH_SetCfg>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	f040 80a5 	bne.w	800b39a <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2209      	movs	r2, #9
 800b254:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b256:	e0a0      	b.n	800b39a <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800b25e:	f003 0320 	and.w	r3, r3, #32
 800b262:	2b00      	cmp	r3, #0
 800b264:	d00b      	beq.n	800b27e <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800b266:	2101      	movs	r1, #1
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 fb69 	bl	800b940 <USBH_SetFeature>
 800b26e:	4603      	mov	r3, r0
 800b270:	2b00      	cmp	r3, #0
 800b272:	f040 8094 	bne.w	800b39e <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	220a      	movs	r2, #10
 800b27a:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b27c:	e08f      	b.n	800b39e <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	220a      	movs	r2, #10
 800b282:	701a      	strb	r2, [r3, #0]
    break;
 800b284:	e08b      	b.n	800b39e <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	f000 8088 	beq.w	800b3a2 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2200      	movs	r2, #0
 800b296:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b29a:	2300      	movs	r3, #0
 800b29c:	73fb      	strb	r3, [r7, #15]
 800b29e:	e017      	b.n	800b2d0 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b2a0:	7bfb      	ldrb	r3, [r7, #15]
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	33dc      	adds	r3, #220	; 0xdc
 800b2a6:	009b      	lsls	r3, r3, #2
 800b2a8:	4413      	add	r3, r2
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	791a      	ldrb	r2, [r3, #4]
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d108      	bne.n	800b2ca <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 800b2b8:	7bfb      	ldrb	r3, [r7, #15]
 800b2ba:	687a      	ldr	r2, [r7, #4]
 800b2bc:	33dc      	adds	r3, #220	; 0xdc
 800b2be:	009b      	lsls	r3, r3, #2
 800b2c0:	4413      	add	r3, r2
 800b2c2:	685a      	ldr	r2, [r3, #4]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b2ca:	7bfb      	ldrb	r3, [r7, #15]
 800b2cc:	3301      	adds	r3, #1
 800b2ce:	73fb      	strb	r3, [r7, #15]
 800b2d0:	7bfb      	ldrb	r3, [r7, #15]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d0e4      	beq.n	800b2a0 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d016      	beq.n	800b30e <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	4798      	blx	r3
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d109      	bne.n	800b306 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2206      	movs	r2, #6
 800b2f6:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b2fe:	2103      	movs	r1, #3
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b304:	e04d      	b.n	800b3a2 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	220d      	movs	r2, #13
 800b30a:	701a      	strb	r2, [r3, #0]
    break;
 800b30c:	e049      	b.n	800b3a2 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	220d      	movs	r2, #13
 800b312:	701a      	strb	r2, [r3, #0]
    break;
 800b314:	e045      	b.n	800b3a2 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d00f      	beq.n	800b340 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b326:	691b      	ldr	r3, [r3, #16]
 800b328:	6878      	ldr	r0, [r7, #4]
 800b32a:	4798      	blx	r3
 800b32c:	4603      	mov	r3, r0
 800b32e:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 800b330:	7bbb      	ldrb	r3, [r7, #14]
 800b332:	b2db      	uxtb	r3, r3
 800b334:	2b00      	cmp	r3, #0
 800b336:	d136      	bne.n	800b3a6 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	220b      	movs	r2, #11
 800b33c:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 800b33e:	e032      	b.n	800b3a6 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	220d      	movs	r2, #13
 800b344:	701a      	strb	r2, [r3, #0]
    break;
 800b346:	e02e      	b.n	800b3a6 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d02b      	beq.n	800b3aa <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b358:	695b      	ldr	r3, [r3, #20]
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	4798      	blx	r3
    }
    break;
 800b35e:	e024      	b.n	800b3aa <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f7ff fdbd 	bl	800aee0 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d01e      	beq.n	800b3ae <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b376:	68db      	ldr	r3, [r3, #12]
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2200      	movs	r2, #0
 800b380:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 800b384:	e013      	b.n	800b3ae <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 800b386:	bf00      	nop
 800b388:	e012      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b38a:	bf00      	nop
 800b38c:	e010      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b38e:	bf00      	nop
 800b390:	e00e      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b392:	bf00      	nop
 800b394:	e00c      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b396:	bf00      	nop
 800b398:	e00a      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b39a:	bf00      	nop
 800b39c:	e008      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b39e:	bf00      	nop
 800b3a0:	e006      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b3a2:	bf00      	nop
 800b3a4:	e004      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b3a6:	bf00      	nop
 800b3a8:	e002      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b3aa:	bf00      	nop
 800b3ac:	e000      	b.n	800b3b0 <USBH_Process+0x304>
    break;
 800b3ae:	bf00      	nop
  }
 return USBH_OK;
 800b3b0:	2300      	movs	r3, #0
}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	3710      	adds	r7, #16
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop

0800b3bc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b088      	sub	sp, #32
 800b3c0:	af04      	add	r7, sp, #16
 800b3c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	785b      	ldrb	r3, [r3, #1]
 800b3cc:	2b07      	cmp	r3, #7
 800b3ce:	f200 80f8 	bhi.w	800b5c2 <USBH_HandleEnum+0x206>
 800b3d2:	a201      	add	r2, pc, #4	; (adr r2, 800b3d8 <USBH_HandleEnum+0x1c>)
 800b3d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3d8:	0800b3f9 	.word	0x0800b3f9
 800b3dc:	0800b46b 	.word	0x0800b46b
 800b3e0:	0800b483 	.word	0x0800b483
 800b3e4:	0800b4f9 	.word	0x0800b4f9
 800b3e8:	0800b50f 	.word	0x0800b50f
 800b3ec:	0800b52b 	.word	0x0800b52b
 800b3f0:	0800b55f 	.word	0x0800b55f
 800b3f4:	0800b593 	.word	0x0800b593
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800b3f8:	2108      	movs	r1, #8
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 f9ad 	bl	800b75a <USBH_Get_DevDesc>
 800b400:	4603      	mov	r3, r0
 800b402:	2b00      	cmp	r3, #0
 800b404:	f040 80df 	bne.w	800b5c6 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2201      	movs	r2, #1
 800b416:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	7919      	ldrb	r1, [r3, #4]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b42c:	b292      	uxth	r2, r2
 800b42e:	9202      	str	r2, [sp, #8]
 800b430:	2200      	movs	r2, #0
 800b432:	9201      	str	r2, [sp, #4]
 800b434:	9300      	str	r3, [sp, #0]
 800b436:	4603      	mov	r3, r0
 800b438:	2280      	movs	r2, #128	; 0x80
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f000 fed8 	bl	800c1f0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	7959      	ldrb	r1, [r3, #5]
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b454:	b292      	uxth	r2, r2
 800b456:	9202      	str	r2, [sp, #8]
 800b458:	2200      	movs	r2, #0
 800b45a:	9201      	str	r2, [sp, #4]
 800b45c:	9300      	str	r3, [sp, #0]
 800b45e:	4603      	mov	r3, r0
 800b460:	2200      	movs	r2, #0
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 fec4 	bl	800c1f0 <USBH_OpenPipe>

    }
    break;
 800b468:	e0ad      	b.n	800b5c6 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800b46a:	2112      	movs	r1, #18
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f000 f974 	bl	800b75a <USBH_Get_DevDesc>
 800b472:	4603      	mov	r3, r0
 800b474:	2b00      	cmp	r3, #0
 800b476:	f040 80a8 	bne.w	800b5ca <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2202      	movs	r2, #2
 800b47e:	705a      	strb	r2, [r3, #1]

    }
    break;
 800b480:	e0a3      	b.n	800b5ca <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800b482:	2101      	movs	r1, #1
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 fa14 	bl	800b8b2 <USBH_SetAddress>
 800b48a:	4603      	mov	r3, r0
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	f040 809e 	bne.w	800b5ce <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 800b492:	2002      	movs	r0, #2
 800b494:	f001 f9f1 	bl	800c87a <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2201      	movs	r2, #1
 800b49c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2203      	movs	r2, #3
 800b4a4:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	7919      	ldrb	r1, [r3, #4]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b4b6:	687a      	ldr	r2, [r7, #4]
 800b4b8:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b4ba:	b292      	uxth	r2, r2
 800b4bc:	9202      	str	r2, [sp, #8]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	9201      	str	r2, [sp, #4]
 800b4c2:	9300      	str	r3, [sp, #0]
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	2280      	movs	r2, #128	; 0x80
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 fe91 	bl	800c1f0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	7959      	ldrb	r1, [r3, #5]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b4de:	687a      	ldr	r2, [r7, #4]
 800b4e0:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b4e2:	b292      	uxth	r2, r2
 800b4e4:	9202      	str	r2, [sp, #8]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	9201      	str	r2, [sp, #4]
 800b4ea:	9300      	str	r3, [sp, #0]
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f000 fe7d 	bl	800c1f0 <USBH_OpenPipe>
    }
    break;
 800b4f6:	e06a      	b.n	800b5ce <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 800b4f8:	2109      	movs	r1, #9
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f000 f955 	bl	800b7aa <USBH_Get_CfgDesc>
 800b500:	4603      	mov	r3, r0
 800b502:	2b00      	cmp	r3, #0
 800b504:	d165      	bne.n	800b5d2 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	2204      	movs	r2, #4
 800b50a:	705a      	strb	r2, [r3, #1]
    }
    break;
 800b50c:	e061      	b.n	800b5d2 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800b514:	4619      	mov	r1, r3
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f000 f947 	bl	800b7aa <USBH_Get_CfgDesc>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d159      	bne.n	800b5d6 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2205      	movs	r2, #5
 800b526:	705a      	strb	r2, [r3, #1]
    }
    break;
 800b528:	e055      	b.n	800b5d6 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800b530:	2b00      	cmp	r3, #0
 800b532:	d010      	beq.n	800b556 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b540:	23ff      	movs	r3, #255	; 0xff
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f000 f955 	bl	800b7f2 <USBH_Get_StringDesc>
 800b548:	4603      	mov	r3, r0
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d145      	bne.n	800b5da <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2206      	movs	r2, #6
 800b552:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b554:	e041      	b.n	800b5da <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2206      	movs	r2, #6
 800b55a:	705a      	strb	r2, [r3, #1]
    break;
 800b55c:	e03d      	b.n	800b5da <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800b564:	2b00      	cmp	r3, #0
 800b566:	d010      	beq.n	800b58a <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b574:	23ff      	movs	r3, #255	; 0xff
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f000 f93b 	bl	800b7f2 <USBH_Get_StringDesc>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d12d      	bne.n	800b5de <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2207      	movs	r2, #7
 800b586:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b588:	e029      	b.n	800b5de <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2207      	movs	r2, #7
 800b58e:	705a      	strb	r2, [r3, #1]
    break;
 800b590:	e025      	b.n	800b5de <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d00f      	beq.n	800b5bc <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b5a8:	23ff      	movs	r3, #255	; 0xff
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 f921 	bl	800b7f2 <USBH_Get_StringDesc>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d115      	bne.n	800b5e2 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b5ba:	e012      	b.n	800b5e2 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 800b5bc:	2300      	movs	r3, #0
 800b5be:	73fb      	strb	r3, [r7, #15]
    break;
 800b5c0:	e00f      	b.n	800b5e2 <USBH_HandleEnum+0x226>

  default:
    break;
 800b5c2:	bf00      	nop
 800b5c4:	e00e      	b.n	800b5e4 <USBH_HandleEnum+0x228>
    break;
 800b5c6:	bf00      	nop
 800b5c8:	e00c      	b.n	800b5e4 <USBH_HandleEnum+0x228>
    break;
 800b5ca:	bf00      	nop
 800b5cc:	e00a      	b.n	800b5e4 <USBH_HandleEnum+0x228>
    break;
 800b5ce:	bf00      	nop
 800b5d0:	e008      	b.n	800b5e4 <USBH_HandleEnum+0x228>
    break;
 800b5d2:	bf00      	nop
 800b5d4:	e006      	b.n	800b5e4 <USBH_HandleEnum+0x228>
    break;
 800b5d6:	bf00      	nop
 800b5d8:	e004      	b.n	800b5e4 <USBH_HandleEnum+0x228>
    break;
 800b5da:	bf00      	nop
 800b5dc:	e002      	b.n	800b5e4 <USBH_HandleEnum+0x228>
    break;
 800b5de:	bf00      	nop
 800b5e0:	e000      	b.n	800b5e4 <USBH_HandleEnum+0x228>
    break;
 800b5e2:	bf00      	nop
  }
  return Status;
 800b5e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3710      	adds	r7, #16
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}
 800b5ee:	bf00      	nop

0800b5f0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b083      	sub	sp, #12
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	683a      	ldr	r2, [r7, #0]
 800b5fe:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800b602:	bf00      	nop
 800b604:	370c      	adds	r7, #12
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr

0800b60e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800b60e:	b580      	push	{r7, lr}
 800b610:	b082      	sub	sp, #8
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b61c:	1c5a      	adds	r2, r3, #1
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f000 f804 	bl	800b632 <USBH_HandleSof>
}
 800b62a:	bf00      	nop
 800b62c:	3708      	adds	r7, #8
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}

0800b632 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b082      	sub	sp, #8
 800b636:	af00      	add	r7, sp, #0
 800b638:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	781b      	ldrb	r3, [r3, #0]
 800b63e:	b2db      	uxtb	r3, r3
 800b640:	2b0b      	cmp	r3, #11
 800b642:	d10a      	bne.n	800b65a <USBH_HandleSof+0x28>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d005      	beq.n	800b65a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b654:	699b      	ldr	r3, [r3, #24]
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	4798      	blx	r3
  }
}
 800b65a:	bf00      	nop
 800b65c:	3708      	adds	r7, #8
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800b662:	b480      	push	{r7}
 800b664:	b083      	sub	sp, #12
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2201      	movs	r2, #1
 800b66e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b672:	bf00      	nop
}
 800b674:	370c      	adds	r7, #12
 800b676:	46bd      	mov	sp, r7
 800b678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67c:	4770      	bx	lr

0800b67e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800b67e:	b480      	push	{r7}
 800b680:	b083      	sub	sp, #12
 800b682:	af00      	add	r7, sp, #0
 800b684:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2200      	movs	r2, #0
 800b68a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b68e:	bf00      	nop
}
 800b690:	370c      	adds	r7, #12
 800b692:	46bd      	mov	sp, r7
 800b694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b698:	4770      	bx	lr

0800b69a <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800b69a:	b480      	push	{r7}
 800b69c:	b083      	sub	sp, #12
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	370c      	adds	r7, #12
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b2:	4770      	bx	lr

0800b6b4 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b082      	sub	sp, #8
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	b2db      	uxtb	r3, r3
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d10f      	bne.n	800b6e6 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d00e      	beq.n	800b6f6 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6de:	2104      	movs	r1, #4
 800b6e0:	6878      	ldr	r0, [r7, #4]
 800b6e2:	4798      	blx	r3
 800b6e4:	e007      	b.n	800b6f6 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b6ec:	2b01      	cmp	r3, #1
 800b6ee:	d102      	bne.n	800b6f6 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2202      	movs	r2, #2
 800b6f4:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b6f6:	2300      	movs	r3, #0
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3708      	adds	r7, #8
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f000 ff6c 	bl	800c5e6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	791b      	ldrb	r3, [r3, #4]
 800b712:	4619      	mov	r1, r3
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 fdb8 	bl	800c28a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	795b      	ldrb	r3, [r3, #5]
 800b71e:	4619      	mov	r1, r3
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f000 fdb2 	bl	800c28a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2200      	movs	r2, #0
 800b72a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b734:	2b00      	cmp	r3, #0
 800b736:	d005      	beq.n	800b744 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b73e:	2105      	movs	r1, #5
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b744:	6878      	ldr	r0, [r7, #4]
 800b746:	f000 ff33 	bl	800c5b0 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2203      	movs	r2, #3
 800b74e:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b750:	2300      	movs	r3, #0
}
 800b752:	4618      	mov	r0, r3
 800b754:	3708      	adds	r7, #8
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}

0800b75a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800b75a:	b580      	push	{r7, lr}
 800b75c:	b086      	sub	sp, #24
 800b75e:	af02      	add	r7, sp, #8
 800b760:	6078      	str	r0, [r7, #4]
 800b762:	460b      	mov	r3, r1
 800b764:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800b76c:	78fb      	ldrb	r3, [r7, #3]
 800b76e:	b29b      	uxth	r3, r3
 800b770:	9300      	str	r3, [sp, #0]
 800b772:	4613      	mov	r3, r2
 800b774:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b778:	2100      	movs	r1, #0
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f000 f864 	bl	800b848 <USBH_GetDescriptor>
 800b780:	4603      	mov	r3, r0
 800b782:	73fb      	strb	r3, [r7, #15]
 800b784:	7bfb      	ldrb	r3, [r7, #15]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d10a      	bne.n	800b7a0 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	f203 3022 	addw	r0, r3, #802	; 0x322
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b796:	78fa      	ldrb	r2, [r7, #3]
 800b798:	b292      	uxth	r2, r2
 800b79a:	4619      	mov	r1, r3
 800b79c:	f000 f918 	bl	800b9d0 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 800b7a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3710      	adds	r7, #16
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}

0800b7aa <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800b7aa:	b580      	push	{r7, lr}
 800b7ac:	b086      	sub	sp, #24
 800b7ae:	af02      	add	r7, sp, #8
 800b7b0:	6078      	str	r0, [r7, #4]
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	331c      	adds	r3, #28
 800b7ba:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 800b7bc:	887b      	ldrh	r3, [r7, #2]
 800b7be:	9300      	str	r3, [sp, #0]
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b7c6:	2100      	movs	r1, #0
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	f000 f83d 	bl	800b848 <USBH_GetDescriptor>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	72fb      	strb	r3, [r7, #11]
 800b7d2:	7afb      	ldrb	r3, [r7, #11]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d107      	bne.n	800b7e8 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b7de:	887a      	ldrh	r2, [r7, #2]
 800b7e0:	68f9      	ldr	r1, [r7, #12]
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f000 f964 	bl	800bab0 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 800b7e8:	7afb      	ldrb	r3, [r7, #11]
}
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	3710      	adds	r7, #16
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd80      	pop	{r7, pc}

0800b7f2 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 800b7f2:	b580      	push	{r7, lr}
 800b7f4:	b088      	sub	sp, #32
 800b7f6:	af02      	add	r7, sp, #8
 800b7f8:	60f8      	str	r0, [r7, #12]
 800b7fa:	607a      	str	r2, [r7, #4]
 800b7fc:	461a      	mov	r2, r3
 800b7fe:	460b      	mov	r3, r1
 800b800:	72fb      	strb	r3, [r7, #11]
 800b802:	4613      	mov	r3, r2
 800b804:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800b806:	7afb      	ldrb	r3, [r7, #11]
 800b808:	b29b      	uxth	r3, r3
 800b80a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800b80e:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800b816:	893b      	ldrh	r3, [r7, #8]
 800b818:	9300      	str	r3, [sp, #0]
 800b81a:	460b      	mov	r3, r1
 800b81c:	2100      	movs	r1, #0
 800b81e:	68f8      	ldr	r0, [r7, #12]
 800b820:	f000 f812 	bl	800b848 <USBH_GetDescriptor>
 800b824:	4603      	mov	r3, r0
 800b826:	75fb      	strb	r3, [r7, #23]
 800b828:	7dfb      	ldrb	r3, [r7, #23]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d107      	bne.n	800b83e <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b834:	893a      	ldrh	r2, [r7, #8]
 800b836:	6879      	ldr	r1, [r7, #4]
 800b838:	4618      	mov	r0, r3
 800b83a:	f000 fa37 	bl	800bcac <USBH_ParseStringDesc>
  }
  return status;
 800b83e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b840:	4618      	mov	r0, r3
 800b842:	3718      	adds	r7, #24
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}

0800b848 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b084      	sub	sp, #16
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	60f8      	str	r0, [r7, #12]
 800b850:	607b      	str	r3, [r7, #4]
 800b852:	460b      	mov	r3, r1
 800b854:	72fb      	strb	r3, [r7, #11]
 800b856:	4613      	mov	r3, r2
 800b858:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	789b      	ldrb	r3, [r3, #2]
 800b85e:	2b01      	cmp	r3, #1
 800b860:	d11c      	bne.n	800b89c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b862:	7afb      	ldrb	r3, [r7, #11]
 800b864:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b868:	b2da      	uxtb	r2, r3
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	2206      	movs	r2, #6
 800b872:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	893a      	ldrh	r2, [r7, #8]
 800b878:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b87a:	893b      	ldrh	r3, [r7, #8]
 800b87c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b880:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b884:	d104      	bne.n	800b890 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f240 4209 	movw	r2, #1033	; 0x409
 800b88c:	829a      	strh	r2, [r3, #20]
 800b88e:	e002      	b.n	800b896 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	2200      	movs	r2, #0
 800b894:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	8b3a      	ldrh	r2, [r7, #24]
 800b89a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800b89c:	8b3b      	ldrh	r3, [r7, #24]
 800b89e:	461a      	mov	r2, r3
 800b8a0:	6879      	ldr	r1, [r7, #4]
 800b8a2:	68f8      	ldr	r0, [r7, #12]
 800b8a4:	f000 fa50 	bl	800bd48 <USBH_CtlReq>
 800b8a8:	4603      	mov	r3, r0
}
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	3710      	adds	r7, #16
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bd80      	pop	{r7, pc}

0800b8b2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b8b2:	b580      	push	{r7, lr}
 800b8b4:	b082      	sub	sp, #8
 800b8b6:	af00      	add	r7, sp, #0
 800b8b8:	6078      	str	r0, [r7, #4]
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	789b      	ldrb	r3, [r3, #2]
 800b8c2:	2b01      	cmp	r3, #1
 800b8c4:	d10f      	bne.n	800b8e6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2205      	movs	r2, #5
 800b8d0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b8d2:	78fb      	ldrb	r3, [r7, #3]
 800b8d4:	b29a      	uxth	r2, r3
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2200      	movs	r2, #0
 800b8de:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	2100      	movs	r1, #0
 800b8ea:	6878      	ldr	r0, [r7, #4]
 800b8ec:	f000 fa2c 	bl	800bd48 <USBH_CtlReq>
 800b8f0:	4603      	mov	r3, r0
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3708      	adds	r7, #8
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}

0800b8fa <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b8fa:	b580      	push	{r7, lr}
 800b8fc:	b082      	sub	sp, #8
 800b8fe:	af00      	add	r7, sp, #0
 800b900:	6078      	str	r0, [r7, #4]
 800b902:	460b      	mov	r3, r1
 800b904:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	789b      	ldrb	r3, [r3, #2]
 800b90a:	2b01      	cmp	r3, #1
 800b90c:	d10e      	bne.n	800b92c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2200      	movs	r2, #0
 800b912:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2209      	movs	r2, #9
 800b918:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	887a      	ldrh	r2, [r7, #2]
 800b91e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2200      	movs	r2, #0
 800b924:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2200      	movs	r2, #0
 800b92a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800b92c:	2200      	movs	r2, #0
 800b92e:	2100      	movs	r1, #0
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f000 fa09 	bl	800bd48 <USBH_CtlReq>
 800b936:	4603      	mov	r3, r0
}
 800b938:	4618      	mov	r0, r3
 800b93a:	3708      	adds	r7, #8
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b082      	sub	sp, #8
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
 800b948:	460b      	mov	r3, r1
 800b94a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	789b      	ldrb	r3, [r3, #2]
 800b950:	2b01      	cmp	r3, #1
 800b952:	d10f      	bne.n	800b974 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2203      	movs	r2, #3
 800b95e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b960:	78fb      	ldrb	r3, [r7, #3]
 800b962:	b29a      	uxth	r2, r3
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2200      	movs	r2, #0
 800b96c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2200      	movs	r2, #0
 800b972:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b974:	2200      	movs	r2, #0
 800b976:	2100      	movs	r1, #0
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f000 f9e5 	bl	800bd48 <USBH_CtlReq>
 800b97e:	4603      	mov	r3, r0
}
 800b980:	4618      	mov	r0, r3
 800b982:	3708      	adds	r7, #8
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b082      	sub	sp, #8
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	460b      	mov	r3, r1
 800b992:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	789b      	ldrb	r3, [r3, #2]
 800b998:	2b01      	cmp	r3, #1
 800b99a:	d10f      	bne.n	800b9bc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2202      	movs	r2, #2
 800b9a0:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b9ae:	78fb      	ldrb	r3, [r7, #3]
 800b9b0:	b29a      	uxth	r2, r3
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800b9bc:	2200      	movs	r2, #0
 800b9be:	2100      	movs	r1, #0
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 f9c1 	bl	800bd48 <USBH_CtlReq>
 800b9c6:	4603      	mov	r3, r0
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	3708      	adds	r7, #8
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	b085      	sub	sp, #20
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	60f8      	str	r0, [r7, #12]
 800b9d8:	60b9      	str	r1, [r7, #8]
 800b9da:	4613      	mov	r3, r2
 800b9dc:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	781a      	ldrb	r2, [r3, #0]
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800b9e6:	68bb      	ldr	r3, [r7, #8]
 800b9e8:	785a      	ldrb	r2, [r3, #1]
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800b9ee:	68bb      	ldr	r3, [r7, #8]
 800b9f0:	3302      	adds	r3, #2
 800b9f2:	781b      	ldrb	r3, [r3, #0]
 800b9f4:	b29a      	uxth	r2, r3
 800b9f6:	68bb      	ldr	r3, [r7, #8]
 800b9f8:	3303      	adds	r3, #3
 800b9fa:	781b      	ldrb	r3, [r3, #0]
 800b9fc:	b29b      	uxth	r3, r3
 800b9fe:	021b      	lsls	r3, r3, #8
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	4313      	orrs	r3, r2
 800ba04:	b29a      	uxth	r2, r3
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	791a      	ldrb	r2, [r3, #4]
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	795a      	ldrb	r2, [r3, #5]
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	799a      	ldrb	r2, [r3, #6]
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	79da      	ldrb	r2, [r3, #7]
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800ba2a:	88fb      	ldrh	r3, [r7, #6]
 800ba2c:	2b08      	cmp	r3, #8
 800ba2e:	d939      	bls.n	800baa4 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	3308      	adds	r3, #8
 800ba34:	781b      	ldrb	r3, [r3, #0]
 800ba36:	b29a      	uxth	r2, r3
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	3309      	adds	r3, #9
 800ba3c:	781b      	ldrb	r3, [r3, #0]
 800ba3e:	b29b      	uxth	r3, r3
 800ba40:	021b      	lsls	r3, r3, #8
 800ba42:	b29b      	uxth	r3, r3
 800ba44:	4313      	orrs	r3, r2
 800ba46:	b29a      	uxth	r2, r3
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	330a      	adds	r3, #10
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	b29a      	uxth	r2, r3
 800ba54:	68bb      	ldr	r3, [r7, #8]
 800ba56:	330b      	adds	r3, #11
 800ba58:	781b      	ldrb	r3, [r3, #0]
 800ba5a:	b29b      	uxth	r3, r3
 800ba5c:	021b      	lsls	r3, r3, #8
 800ba5e:	b29b      	uxth	r3, r3
 800ba60:	4313      	orrs	r3, r2
 800ba62:	b29a      	uxth	r2, r3
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800ba68:	68bb      	ldr	r3, [r7, #8]
 800ba6a:	330c      	adds	r3, #12
 800ba6c:	781b      	ldrb	r3, [r3, #0]
 800ba6e:	b29a      	uxth	r2, r3
 800ba70:	68bb      	ldr	r3, [r7, #8]
 800ba72:	330d      	adds	r3, #13
 800ba74:	781b      	ldrb	r3, [r3, #0]
 800ba76:	b29b      	uxth	r3, r3
 800ba78:	021b      	lsls	r3, r3, #8
 800ba7a:	b29b      	uxth	r3, r3
 800ba7c:	4313      	orrs	r3, r2
 800ba7e:	b29a      	uxth	r2, r3
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	7b9a      	ldrb	r2, [r3, #14]
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	7bda      	ldrb	r2, [r3, #15]
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	7c1a      	ldrb	r2, [r3, #16]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	7c5a      	ldrb	r2, [r3, #17]
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	745a      	strb	r2, [r3, #17]
  }
}
 800baa4:	bf00      	nop
 800baa6:	3714      	adds	r7, #20
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr

0800bab0 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b08a      	sub	sp, #40	; 0x28
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	60f8      	str	r0, [r7, #12]
 800bab8:	60b9      	str	r1, [r7, #8]
 800baba:	4613      	mov	r3, r2
 800babc:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800bac2:	2300      	movs	r3, #0
 800bac4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800bac8:	2300      	movs	r3, #0
 800baca:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	781a      	ldrb	r2, [r3, #0]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	785a      	ldrb	r2, [r3, #1]
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	3302      	adds	r3, #2
 800bae6:	781b      	ldrb	r3, [r3, #0]
 800bae8:	b29a      	uxth	r2, r3
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	3303      	adds	r3, #3
 800baee:	781b      	ldrb	r3, [r3, #0]
 800baf0:	b29b      	uxth	r3, r3
 800baf2:	021b      	lsls	r3, r3, #8
 800baf4:	b29b      	uxth	r3, r3
 800baf6:	4313      	orrs	r3, r2
 800baf8:	b29a      	uxth	r2, r3
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800bafe:	68bb      	ldr	r3, [r7, #8]
 800bb00:	791a      	ldrb	r2, [r3, #4]
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	795a      	ldrb	r2, [r3, #5]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800bb0e:	68bb      	ldr	r3, [r7, #8]
 800bb10:	799a      	ldrb	r2, [r3, #6]
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	79da      	ldrb	r2, [r3, #7]
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	7a1a      	ldrb	r2, [r3, #8]
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800bb26:	88fb      	ldrh	r3, [r7, #6]
 800bb28:	2b09      	cmp	r3, #9
 800bb2a:	d95f      	bls.n	800bbec <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800bb2c:	2309      	movs	r3, #9
 800bb2e:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800bb30:	2300      	movs	r3, #0
 800bb32:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bb34:	e051      	b.n	800bbda <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bb36:	f107 0316 	add.w	r3, r7, #22
 800bb3a:	4619      	mov	r1, r3
 800bb3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bb3e:	f000 f8e8 	bl	800bd12 <USBH_GetNextDesc>
 800bb42:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800bb44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb46:	785b      	ldrb	r3, [r3, #1]
 800bb48:	2b04      	cmp	r3, #4
 800bb4a:	d146      	bne.n	800bbda <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800bb4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bb50:	221a      	movs	r2, #26
 800bb52:	fb02 f303 	mul.w	r3, r2, r3
 800bb56:	3308      	adds	r3, #8
 800bb58:	68fa      	ldr	r2, [r7, #12]
 800bb5a:	4413      	add	r3, r2
 800bb5c:	3302      	adds	r3, #2
 800bb5e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800bb60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bb62:	69f8      	ldr	r0, [r7, #28]
 800bb64:	f000 f846 	bl	800bbf4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800bb68:	2300      	movs	r3, #0
 800bb6a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800bb6e:	2300      	movs	r3, #0
 800bb70:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bb72:	e022      	b.n	800bbba <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800bb74:	f107 0316 	add.w	r3, r7, #22
 800bb78:	4619      	mov	r1, r3
 800bb7a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bb7c:	f000 f8c9 	bl	800bd12 <USBH_GetNextDesc>
 800bb80:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800bb82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb84:	785b      	ldrb	r3, [r3, #1]
 800bb86:	2b05      	cmp	r3, #5
 800bb88:	d117      	bne.n	800bbba <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800bb8a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bb8e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800bb92:	3201      	adds	r2, #1
 800bb94:	00d2      	lsls	r2, r2, #3
 800bb96:	211a      	movs	r1, #26
 800bb98:	fb01 f303 	mul.w	r3, r1, r3
 800bb9c:	4413      	add	r3, r2
 800bb9e:	3308      	adds	r3, #8
 800bba0:	68fa      	ldr	r2, [r7, #12]
 800bba2:	4413      	add	r3, r2
 800bba4:	3304      	adds	r3, #4
 800bba6:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800bba8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bbaa:	69b8      	ldr	r0, [r7, #24]
 800bbac:	f000 f851 	bl	800bc52 <USBH_ParseEPDesc>
            ep_ix++;
 800bbb0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800bbb4:	3301      	adds	r3, #1
 800bbb6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bbba:	69fb      	ldr	r3, [r7, #28]
 800bbbc:	791b      	ldrb	r3, [r3, #4]
 800bbbe:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	d204      	bcs.n	800bbd0 <USBH_ParseCfgDesc+0x120>
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	885a      	ldrh	r2, [r3, #2]
 800bbca:	8afb      	ldrh	r3, [r7, #22]
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	d8d1      	bhi.n	800bb74 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800bbd0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bbd4:	3301      	adds	r3, #1
 800bbd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bbda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bbde:	2b01      	cmp	r3, #1
 800bbe0:	d804      	bhi.n	800bbec <USBH_ParseCfgDesc+0x13c>
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	885a      	ldrh	r2, [r3, #2]
 800bbe6:	8afb      	ldrh	r3, [r7, #22]
 800bbe8:	429a      	cmp	r2, r3
 800bbea:	d8a4      	bhi.n	800bb36 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800bbec:	bf00      	nop
 800bbee:	3728      	adds	r7, #40	; 0x28
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}

0800bbf4 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b083      	sub	sp, #12
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	781a      	ldrb	r2, [r3, #0]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	785a      	ldrb	r2, [r3, #1]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	789a      	ldrb	r2, [r3, #2]
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	78da      	ldrb	r2, [r3, #3]
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	791a      	ldrb	r2, [r3, #4]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	795a      	ldrb	r2, [r3, #5]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	799a      	ldrb	r2, [r3, #6]
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	79da      	ldrb	r2, [r3, #7]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	7a1a      	ldrb	r2, [r3, #8]
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	721a      	strb	r2, [r3, #8]
}
 800bc46:	bf00      	nop
 800bc48:	370c      	adds	r7, #12
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc50:	4770      	bx	lr

0800bc52 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 800bc52:	b480      	push	{r7}
 800bc54:	b083      	sub	sp, #12
 800bc56:	af00      	add	r7, sp, #0
 800bc58:	6078      	str	r0, [r7, #4]
 800bc5a:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	781a      	ldrb	r2, [r3, #0]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	785a      	ldrb	r2, [r3, #1]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	789a      	ldrb	r2, [r3, #2]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	78da      	ldrb	r2, [r3, #3]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	3304      	adds	r3, #4
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	b29a      	uxth	r2, r3
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	3305      	adds	r3, #5
 800bc88:	781b      	ldrb	r3, [r3, #0]
 800bc8a:	b29b      	uxth	r3, r3
 800bc8c:	021b      	lsls	r3, r3, #8
 800bc8e:	b29b      	uxth	r3, r3
 800bc90:	4313      	orrs	r3, r2
 800bc92:	b29a      	uxth	r2, r3
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	799a      	ldrb	r2, [r3, #6]
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	719a      	strb	r2, [r3, #6]
}
 800bca0:	bf00      	nop
 800bca2:	370c      	adds	r7, #12
 800bca4:	46bd      	mov	sp, r7
 800bca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcaa:	4770      	bx	lr

0800bcac <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 800bcac:	b480      	push	{r7}
 800bcae:	b087      	sub	sp, #28
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	3301      	adds	r3, #1
 800bcbe:	781b      	ldrb	r3, [r3, #0]
 800bcc0:	2b03      	cmp	r3, #3
 800bcc2:	d120      	bne.n	800bd06 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	781b      	ldrb	r3, [r3, #0]
 800bcc8:	1e9a      	subs	r2, r3, #2
 800bcca:	88fb      	ldrh	r3, [r7, #6]
 800bccc:	4293      	cmp	r3, r2
 800bcce:	bf28      	it	cs
 800bcd0:	4613      	movcs	r3, r2
 800bcd2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	3302      	adds	r3, #2
 800bcd8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800bcda:	2300      	movs	r3, #0
 800bcdc:	82fb      	strh	r3, [r7, #22]
 800bcde:	e00b      	b.n	800bcf8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800bce0:	8afb      	ldrh	r3, [r7, #22]
 800bce2:	68fa      	ldr	r2, [r7, #12]
 800bce4:	4413      	add	r3, r2
 800bce6:	781a      	ldrb	r2, [r3, #0]
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	701a      	strb	r2, [r3, #0]
      pdest++;
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	3301      	adds	r3, #1
 800bcf0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800bcf2:	8afb      	ldrh	r3, [r7, #22]
 800bcf4:	3302      	adds	r3, #2
 800bcf6:	82fb      	strh	r3, [r7, #22]
 800bcf8:	8afa      	ldrh	r2, [r7, #22]
 800bcfa:	8abb      	ldrh	r3, [r7, #20]
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d3ef      	bcc.n	800bce0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	2200      	movs	r2, #0
 800bd04:	701a      	strb	r2, [r3, #0]
  }
}
 800bd06:	bf00      	nop
 800bd08:	371c      	adds	r7, #28
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd10:	4770      	bx	lr

0800bd12 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800bd12:	b480      	push	{r7}
 800bd14:	b085      	sub	sp, #20
 800bd16:	af00      	add	r7, sp, #0
 800bd18:	6078      	str	r0, [r7, #4]
 800bd1a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	881a      	ldrh	r2, [r3, #0]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	4413      	add	r3, r2
 800bd28:	b29a      	uxth	r2, r3
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	781b      	ldrb	r3, [r3, #0]
 800bd32:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	4413      	add	r3, r2
 800bd38:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800bd3a:	68fb      	ldr	r3, [r7, #12]
}
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	3714      	adds	r7, #20
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr

0800bd48 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b086      	sub	sp, #24
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	60f8      	str	r0, [r7, #12]
 800bd50:	60b9      	str	r1, [r7, #8]
 800bd52:	4613      	mov	r3, r2
 800bd54:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800bd56:	2301      	movs	r3, #1
 800bd58:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	789b      	ldrb	r3, [r3, #2]
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d002      	beq.n	800bd68 <USBH_CtlReq+0x20>
 800bd62:	2b02      	cmp	r3, #2
 800bd64:	d00f      	beq.n	800bd86 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800bd66:	e034      	b.n	800bdd2 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	68ba      	ldr	r2, [r7, #8]
 800bd6c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	88fa      	ldrh	r2, [r7, #6]
 800bd72:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2201      	movs	r2, #1
 800bd78:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	2202      	movs	r2, #2
 800bd7e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800bd80:	2301      	movs	r3, #1
 800bd82:	75fb      	strb	r3, [r7, #23]
    break;
 800bd84:	e025      	b.n	800bdd2 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800bd86:	68f8      	ldr	r0, [r7, #12]
 800bd88:	f000 f828 	bl	800bddc <USBH_HandleControl>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800bd90:	7dfb      	ldrb	r3, [r7, #23]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d108      	bne.n	800bda8 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	2201      	movs	r2, #1
 800bd9a:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2200      	movs	r2, #0
 800bda0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800bda2:	2300      	movs	r3, #0
 800bda4:	75fb      	strb	r3, [r7, #23]
    break;
 800bda6:	e013      	b.n	800bdd0 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800bda8:	7dfb      	ldrb	r3, [r7, #23]
 800bdaa:	2b03      	cmp	r3, #3
 800bdac:	d108      	bne.n	800bdc0 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	2201      	movs	r2, #1
 800bdb2:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800bdba:	2303      	movs	r3, #3
 800bdbc:	75fb      	strb	r3, [r7, #23]
    break;
 800bdbe:	e007      	b.n	800bdd0 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800bdc0:	7dfb      	ldrb	r3, [r7, #23]
 800bdc2:	2b02      	cmp	r3, #2
 800bdc4:	d104      	bne.n	800bdd0 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	2201      	movs	r2, #1
 800bdca:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800bdcc:	2302      	movs	r3, #2
 800bdce:	75fb      	strb	r3, [r7, #23]
    break;
 800bdd0:	bf00      	nop
  }
  return status;
 800bdd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3718      	adds	r7, #24
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b086      	sub	sp, #24
 800bde0:	af02      	add	r7, sp, #8
 800bde2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800bde4:	2301      	movs	r3, #1
 800bde6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bde8:	2300      	movs	r3, #0
 800bdea:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	7e1b      	ldrb	r3, [r3, #24]
 800bdf0:	3b01      	subs	r3, #1
 800bdf2:	2b0a      	cmp	r3, #10
 800bdf4:	f200 814c 	bhi.w	800c090 <USBH_HandleControl+0x2b4>
 800bdf8:	a201      	add	r2, pc, #4	; (adr r2, 800be00 <USBH_HandleControl+0x24>)
 800bdfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdfe:	bf00      	nop
 800be00:	0800be2d 	.word	0x0800be2d
 800be04:	0800be47 	.word	0x0800be47
 800be08:	0800beb1 	.word	0x0800beb1
 800be0c:	0800bed7 	.word	0x0800bed7
 800be10:	0800bf0f 	.word	0x0800bf0f
 800be14:	0800bf3b 	.word	0x0800bf3b
 800be18:	0800bf8d 	.word	0x0800bf8d
 800be1c:	0800bfaf 	.word	0x0800bfaf
 800be20:	0800bfeb 	.word	0x0800bfeb
 800be24:	0800c013 	.word	0x0800c013
 800be28:	0800c051 	.word	0x0800c051
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f103 0110 	add.w	r1, r3, #16
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	795b      	ldrb	r3, [r3, #5]
 800be36:	461a      	mov	r2, r3
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f000 f939 	bl	800c0b0 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2202      	movs	r2, #2
 800be42:	761a      	strb	r2, [r3, #24]
    break;
 800be44:	e12f      	b.n	800c0a6 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	795b      	ldrb	r3, [r3, #5]
 800be4a:	4619      	mov	r1, r3
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f000 fcb7 	bl	800c7c0 <USBH_LL_GetURBState>
 800be52:	4603      	mov	r3, r0
 800be54:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800be56:	7bbb      	ldrb	r3, [r7, #14]
 800be58:	2b01      	cmp	r3, #1
 800be5a:	d11e      	bne.n	800be9a <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	7c1b      	ldrb	r3, [r3, #16]
 800be60:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800be64:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	8adb      	ldrh	r3, [r3, #22]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d00a      	beq.n	800be84 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800be6e:	7b7b      	ldrb	r3, [r7, #13]
 800be70:	2b80      	cmp	r3, #128	; 0x80
 800be72:	d103      	bne.n	800be7c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2203      	movs	r2, #3
 800be78:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800be7a:	e10b      	b.n	800c094 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2205      	movs	r2, #5
 800be80:	761a      	strb	r2, [r3, #24]
    break;
 800be82:	e107      	b.n	800c094 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800be84:	7b7b      	ldrb	r3, [r7, #13]
 800be86:	2b80      	cmp	r3, #128	; 0x80
 800be88:	d103      	bne.n	800be92 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2209      	movs	r2, #9
 800be8e:	761a      	strb	r2, [r3, #24]
    break;
 800be90:	e100      	b.n	800c094 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	2207      	movs	r2, #7
 800be96:	761a      	strb	r2, [r3, #24]
    break;
 800be98:	e0fc      	b.n	800c094 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800be9a:	7bbb      	ldrb	r3, [r7, #14]
 800be9c:	2b04      	cmp	r3, #4
 800be9e:	d003      	beq.n	800bea8 <USBH_HandleControl+0xcc>
 800bea0:	7bbb      	ldrb	r3, [r7, #14]
 800bea2:	2b02      	cmp	r3, #2
 800bea4:	f040 80f6 	bne.w	800c094 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	220b      	movs	r2, #11
 800beac:	761a      	strb	r2, [r3, #24]
    break;
 800beae:	e0f1      	b.n	800c094 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800beb6:	b29a      	uxth	r2, r3
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	6899      	ldr	r1, [r3, #8]
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	899a      	ldrh	r2, [r3, #12]
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	791b      	ldrb	r3, [r3, #4]
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f000 f930 	bl	800c12e <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2204      	movs	r2, #4
 800bed2:	761a      	strb	r2, [r3, #24]
    break;
 800bed4:	e0e7      	b.n	800c0a6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	791b      	ldrb	r3, [r3, #4]
 800beda:	4619      	mov	r1, r3
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f000 fc6f 	bl	800c7c0 <USBH_LL_GetURBState>
 800bee2:	4603      	mov	r3, r0
 800bee4:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800bee6:	7bbb      	ldrb	r3, [r7, #14]
 800bee8:	2b01      	cmp	r3, #1
 800beea:	d102      	bne.n	800bef2 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2209      	movs	r2, #9
 800bef0:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800bef2:	7bbb      	ldrb	r3, [r7, #14]
 800bef4:	2b05      	cmp	r3, #5
 800bef6:	d102      	bne.n	800befe <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800bef8:	2303      	movs	r3, #3
 800befa:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800befc:	e0cc      	b.n	800c098 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800befe:	7bbb      	ldrb	r3, [r7, #14]
 800bf00:	2b04      	cmp	r3, #4
 800bf02:	f040 80c9 	bne.w	800c098 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	220b      	movs	r2, #11
 800bf0a:	761a      	strb	r2, [r3, #24]
    break;
 800bf0c:	e0c4      	b.n	800c098 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6899      	ldr	r1, [r3, #8]
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	899a      	ldrh	r2, [r3, #12]
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	7958      	ldrb	r0, [r3, #5]
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	9300      	str	r3, [sp, #0]
 800bf1e:	4603      	mov	r3, r0
 800bf20:	6878      	ldr	r0, [r7, #4]
 800bf22:	f000 f8df 	bl	800c0e4 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bf2c:	b29a      	uxth	r2, r3
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	2206      	movs	r2, #6
 800bf36:	761a      	strb	r2, [r3, #24]
    break;
 800bf38:	e0b5      	b.n	800c0a6 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	795b      	ldrb	r3, [r3, #5]
 800bf3e:	4619      	mov	r1, r3
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f000 fc3d 	bl	800c7c0 <USBH_LL_GetURBState>
 800bf46:	4603      	mov	r3, r0
 800bf48:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800bf4a:	7bbb      	ldrb	r3, [r7, #14]
 800bf4c:	2b01      	cmp	r3, #1
 800bf4e:	d103      	bne.n	800bf58 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2207      	movs	r2, #7
 800bf54:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bf56:	e0a1      	b.n	800c09c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800bf58:	7bbb      	ldrb	r3, [r7, #14]
 800bf5a:	2b05      	cmp	r3, #5
 800bf5c:	d105      	bne.n	800bf6a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	220c      	movs	r2, #12
 800bf62:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800bf64:	2303      	movs	r3, #3
 800bf66:	73fb      	strb	r3, [r7, #15]
    break;
 800bf68:	e098      	b.n	800c09c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800bf6a:	7bbb      	ldrb	r3, [r7, #14]
 800bf6c:	2b02      	cmp	r3, #2
 800bf6e:	d103      	bne.n	800bf78 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2205      	movs	r2, #5
 800bf74:	761a      	strb	r2, [r3, #24]
    break;
 800bf76:	e091      	b.n	800c09c <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800bf78:	7bbb      	ldrb	r3, [r7, #14]
 800bf7a:	2b04      	cmp	r3, #4
 800bf7c:	f040 808e 	bne.w	800c09c <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	220b      	movs	r2, #11
 800bf84:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800bf86:	2302      	movs	r3, #2
 800bf88:	73fb      	strb	r3, [r7, #15]
    break;
 800bf8a:	e087      	b.n	800c09c <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	791b      	ldrb	r3, [r3, #4]
 800bf90:	2200      	movs	r2, #0
 800bf92:	2100      	movs	r1, #0
 800bf94:	6878      	ldr	r0, [r7, #4]
 800bf96:	f000 f8ca 	bl	800c12e <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bfa0:	b29a      	uxth	r2, r3
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2208      	movs	r2, #8
 800bfaa:	761a      	strb	r2, [r3, #24]

    break;
 800bfac:	e07b      	b.n	800c0a6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	791b      	ldrb	r3, [r3, #4]
 800bfb2:	4619      	mov	r1, r3
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 fc03 	bl	800c7c0 <USBH_LL_GetURBState>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800bfbe:	7bbb      	ldrb	r3, [r7, #14]
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d105      	bne.n	800bfd0 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	220d      	movs	r2, #13
 800bfc8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bfce:	e067      	b.n	800c0a0 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800bfd0:	7bbb      	ldrb	r3, [r7, #14]
 800bfd2:	2b04      	cmp	r3, #4
 800bfd4:	d103      	bne.n	800bfde <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	220b      	movs	r2, #11
 800bfda:	761a      	strb	r2, [r3, #24]
    break;
 800bfdc:	e060      	b.n	800c0a0 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800bfde:	7bbb      	ldrb	r3, [r7, #14]
 800bfe0:	2b05      	cmp	r3, #5
 800bfe2:	d15d      	bne.n	800c0a0 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800bfe4:	2303      	movs	r3, #3
 800bfe6:	73fb      	strb	r3, [r7, #15]
    break;
 800bfe8:	e05a      	b.n	800c0a0 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	795a      	ldrb	r2, [r3, #5]
 800bfee:	2301      	movs	r3, #1
 800bff0:	9300      	str	r3, [sp, #0]
 800bff2:	4613      	mov	r3, r2
 800bff4:	2200      	movs	r2, #0
 800bff6:	2100      	movs	r1, #0
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f000 f873 	bl	800c0e4 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c004:	b29a      	uxth	r2, r3
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	220a      	movs	r2, #10
 800c00e:	761a      	strb	r2, [r3, #24]
    break;
 800c010:	e049      	b.n	800c0a6 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	795b      	ldrb	r3, [r3, #5]
 800c016:	4619      	mov	r1, r3
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f000 fbd1 	bl	800c7c0 <USBH_LL_GetURBState>
 800c01e:	4603      	mov	r3, r0
 800c020:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800c022:	7bbb      	ldrb	r3, [r7, #14]
 800c024:	2b01      	cmp	r3, #1
 800c026:	d105      	bne.n	800c034 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800c028:	2300      	movs	r3, #0
 800c02a:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	220d      	movs	r2, #13
 800c030:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800c032:	e037      	b.n	800c0a4 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800c034:	7bbb      	ldrb	r3, [r7, #14]
 800c036:	2b02      	cmp	r3, #2
 800c038:	d103      	bne.n	800c042 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2209      	movs	r2, #9
 800c03e:	761a      	strb	r2, [r3, #24]
    break;
 800c040:	e030      	b.n	800c0a4 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800c042:	7bbb      	ldrb	r3, [r7, #14]
 800c044:	2b04      	cmp	r3, #4
 800c046:	d12d      	bne.n	800c0a4 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	220b      	movs	r2, #11
 800c04c:	761a      	strb	r2, [r3, #24]
    break;
 800c04e:	e029      	b.n	800c0a4 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	7e5b      	ldrb	r3, [r3, #25]
 800c054:	3301      	adds	r3, #1
 800c056:	b2da      	uxtb	r2, r3
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	765a      	strb	r2, [r3, #25]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	7e5b      	ldrb	r3, [r3, #25]
 800c060:	2b02      	cmp	r3, #2
 800c062:	d809      	bhi.n	800c078 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	f000 fabe 	bl	800c5e6 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2201      	movs	r2, #1
 800c06e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2201      	movs	r2, #1
 800c074:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800c076:	e016      	b.n	800c0a6 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c07e:	2106      	movs	r1, #6
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2200      	movs	r2, #0
 800c088:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800c08a:	2302      	movs	r3, #2
 800c08c:	73fb      	strb	r3, [r7, #15]
    break;
 800c08e:	e00a      	b.n	800c0a6 <USBH_HandleControl+0x2ca>

  default:
    break;
 800c090:	bf00      	nop
 800c092:	e008      	b.n	800c0a6 <USBH_HandleControl+0x2ca>
    break;
 800c094:	bf00      	nop
 800c096:	e006      	b.n	800c0a6 <USBH_HandleControl+0x2ca>
    break;
 800c098:	bf00      	nop
 800c09a:	e004      	b.n	800c0a6 <USBH_HandleControl+0x2ca>
    break;
 800c09c:	bf00      	nop
 800c09e:	e002      	b.n	800c0a6 <USBH_HandleControl+0x2ca>
    break;
 800c0a0:	bf00      	nop
 800c0a2:	e000      	b.n	800c0a6 <USBH_HandleControl+0x2ca>
    break;
 800c0a4:	bf00      	nop
  }
  return status;
 800c0a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	3710      	adds	r7, #16
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}

0800c0b0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b088      	sub	sp, #32
 800c0b4:	af04      	add	r7, sp, #16
 800c0b6:	60f8      	str	r0, [r7, #12]
 800c0b8:	60b9      	str	r1, [r7, #8]
 800c0ba:	4613      	mov	r3, r2
 800c0bc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c0be:	79f9      	ldrb	r1, [r7, #7]
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	9303      	str	r3, [sp, #12]
 800c0c4:	2308      	movs	r3, #8
 800c0c6:	9302      	str	r3, [sp, #8]
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	9301      	str	r3, [sp, #4]
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	9300      	str	r3, [sp, #0]
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	68f8      	ldr	r0, [r7, #12]
 800c0d6:	f000 fb42 	bl	800c75e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c0da:	2300      	movs	r3, #0
}
 800c0dc:	4618      	mov	r0, r3
 800c0de:	3710      	adds	r7, #16
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	bd80      	pop	{r7, pc}

0800c0e4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b088      	sub	sp, #32
 800c0e8:	af04      	add	r7, sp, #16
 800c0ea:	60f8      	str	r0, [r7, #12]
 800c0ec:	60b9      	str	r1, [r7, #8]
 800c0ee:	4611      	mov	r1, r2
 800c0f0:	461a      	mov	r2, r3
 800c0f2:	460b      	mov	r3, r1
 800c0f4:	80fb      	strh	r3, [r7, #6]
 800c0f6:	4613      	mov	r3, r2
 800c0f8:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c100:	2b00      	cmp	r3, #0
 800c102:	d001      	beq.n	800c108 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c104:	2300      	movs	r3, #0
 800c106:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c108:	7979      	ldrb	r1, [r7, #5]
 800c10a:	7e3b      	ldrb	r3, [r7, #24]
 800c10c:	9303      	str	r3, [sp, #12]
 800c10e:	88fb      	ldrh	r3, [r7, #6]
 800c110:	9302      	str	r3, [sp, #8]
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	9301      	str	r3, [sp, #4]
 800c116:	2301      	movs	r3, #1
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	2300      	movs	r3, #0
 800c11c:	2200      	movs	r2, #0
 800c11e:	68f8      	ldr	r0, [r7, #12]
 800c120:	f000 fb1d 	bl	800c75e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c124:	2300      	movs	r3, #0
}
 800c126:	4618      	mov	r0, r3
 800c128:	3710      	adds	r7, #16
 800c12a:	46bd      	mov	sp, r7
 800c12c:	bd80      	pop	{r7, pc}

0800c12e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c12e:	b580      	push	{r7, lr}
 800c130:	b088      	sub	sp, #32
 800c132:	af04      	add	r7, sp, #16
 800c134:	60f8      	str	r0, [r7, #12]
 800c136:	60b9      	str	r1, [r7, #8]
 800c138:	4611      	mov	r1, r2
 800c13a:	461a      	mov	r2, r3
 800c13c:	460b      	mov	r3, r1
 800c13e:	80fb      	strh	r3, [r7, #6]
 800c140:	4613      	mov	r3, r2
 800c142:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c144:	7979      	ldrb	r1, [r7, #5]
 800c146:	2300      	movs	r3, #0
 800c148:	9303      	str	r3, [sp, #12]
 800c14a:	88fb      	ldrh	r3, [r7, #6]
 800c14c:	9302      	str	r3, [sp, #8]
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	9301      	str	r3, [sp, #4]
 800c152:	2301      	movs	r3, #1
 800c154:	9300      	str	r3, [sp, #0]
 800c156:	2300      	movs	r3, #0
 800c158:	2201      	movs	r2, #1
 800c15a:	68f8      	ldr	r0, [r7, #12]
 800c15c:	f000 faff 	bl	800c75e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c160:	2300      	movs	r3, #0

}
 800c162:	4618      	mov	r0, r3
 800c164:	3710      	adds	r7, #16
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}

0800c16a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800c16a:	b580      	push	{r7, lr}
 800c16c:	b088      	sub	sp, #32
 800c16e:	af04      	add	r7, sp, #16
 800c170:	60f8      	str	r0, [r7, #12]
 800c172:	60b9      	str	r1, [r7, #8]
 800c174:	4611      	mov	r1, r2
 800c176:	461a      	mov	r2, r3
 800c178:	460b      	mov	r3, r1
 800c17a:	80fb      	strh	r3, [r7, #6]
 800c17c:	4613      	mov	r3, r2
 800c17e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c186:	2b00      	cmp	r3, #0
 800c188:	d001      	beq.n	800c18e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c18a:	2300      	movs	r3, #0
 800c18c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c18e:	7979      	ldrb	r1, [r7, #5]
 800c190:	7e3b      	ldrb	r3, [r7, #24]
 800c192:	9303      	str	r3, [sp, #12]
 800c194:	88fb      	ldrh	r3, [r7, #6]
 800c196:	9302      	str	r3, [sp, #8]
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	9301      	str	r3, [sp, #4]
 800c19c:	2301      	movs	r3, #1
 800c19e:	9300      	str	r3, [sp, #0]
 800c1a0:	2302      	movs	r3, #2
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	68f8      	ldr	r0, [r7, #12]
 800c1a6:	f000 fada 	bl	800c75e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c1aa:	2300      	movs	r3, #0
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3710      	adds	r7, #16
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}

0800c1b4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b088      	sub	sp, #32
 800c1b8:	af04      	add	r7, sp, #16
 800c1ba:	60f8      	str	r0, [r7, #12]
 800c1bc:	60b9      	str	r1, [r7, #8]
 800c1be:	4611      	mov	r1, r2
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	80fb      	strh	r3, [r7, #6]
 800c1c6:	4613      	mov	r3, r2
 800c1c8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c1ca:	7979      	ldrb	r1, [r7, #5]
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	9303      	str	r3, [sp, #12]
 800c1d0:	88fb      	ldrh	r3, [r7, #6]
 800c1d2:	9302      	str	r3, [sp, #8]
 800c1d4:	68bb      	ldr	r3, [r7, #8]
 800c1d6:	9301      	str	r3, [sp, #4]
 800c1d8:	2301      	movs	r3, #1
 800c1da:	9300      	str	r3, [sp, #0]
 800c1dc:	2302      	movs	r3, #2
 800c1de:	2201      	movs	r2, #1
 800c1e0:	68f8      	ldr	r0, [r7, #12]
 800c1e2:	f000 fabc 	bl	800c75e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c1e6:	2300      	movs	r3, #0
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b086      	sub	sp, #24
 800c1f4:	af04      	add	r7, sp, #16
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	4608      	mov	r0, r1
 800c1fa:	4611      	mov	r1, r2
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	4603      	mov	r3, r0
 800c200:	70fb      	strb	r3, [r7, #3]
 800c202:	460b      	mov	r3, r1
 800c204:	70bb      	strb	r3, [r7, #2]
 800c206:	4613      	mov	r3, r2
 800c208:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800c20a:	7878      	ldrb	r0, [r7, #1]
 800c20c:	78ba      	ldrb	r2, [r7, #2]
 800c20e:	78f9      	ldrb	r1, [r7, #3]
 800c210:	8b3b      	ldrh	r3, [r7, #24]
 800c212:	9302      	str	r3, [sp, #8]
 800c214:	7d3b      	ldrb	r3, [r7, #20]
 800c216:	9301      	str	r3, [sp, #4]
 800c218:	7c3b      	ldrb	r3, [r7, #16]
 800c21a:	9300      	str	r3, [sp, #0]
 800c21c:	4603      	mov	r3, r0
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f000 fa4f 	bl	800c6c2 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800c224:	2300      	movs	r3, #0

}
 800c226:	4618      	mov	r0, r3
 800c228:	3708      	adds	r7, #8
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd80      	pop	{r7, pc}

0800c22e <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800c22e:	b580      	push	{r7, lr}
 800c230:	b082      	sub	sp, #8
 800c232:	af00      	add	r7, sp, #0
 800c234:	6078      	str	r0, [r7, #4]
 800c236:	460b      	mov	r3, r1
 800c238:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800c23a:	78fb      	ldrb	r3, [r7, #3]
 800c23c:	4619      	mov	r1, r3
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 fa6e 	bl	800c720 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c244:	2300      	movs	r3, #0

}
 800c246:	4618      	mov	r0, r3
 800c248:	3708      	adds	r7, #8
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}

0800c24e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c24e:	b580      	push	{r7, lr}
 800c250:	b084      	sub	sp, #16
 800c252:	af00      	add	r7, sp, #0
 800c254:	6078      	str	r0, [r7, #4]
 800c256:	460b      	mov	r3, r1
 800c258:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	f000 f831 	bl	800c2c2 <USBH_GetFreePipe>
 800c260:	4603      	mov	r3, r0
 800c262:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c264:	89fb      	ldrh	r3, [r7, #14]
 800c266:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d007      	beq.n	800c27e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800c26e:	78fb      	ldrb	r3, [r7, #3]
 800c270:	89fa      	ldrh	r2, [r7, #14]
 800c272:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	32e0      	adds	r2, #224	; 0xe0
 800c27a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800c27e:	89fb      	ldrh	r3, [r7, #14]
 800c280:	b2db      	uxtb	r3, r3
}
 800c282:	4618      	mov	r0, r3
 800c284:	3710      	adds	r7, #16
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}

0800c28a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c28a:	b480      	push	{r7}
 800c28c:	b083      	sub	sp, #12
 800c28e:	af00      	add	r7, sp, #0
 800c290:	6078      	str	r0, [r7, #4]
 800c292:	460b      	mov	r3, r1
 800c294:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800c296:	78fb      	ldrb	r3, [r7, #3]
 800c298:	2b0a      	cmp	r3, #10
 800c29a:	d80b      	bhi.n	800c2b4 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800c29c:	78fa      	ldrb	r2, [r7, #3]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	32e0      	adds	r2, #224	; 0xe0
 800c2a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2a6:	78fa      	ldrb	r2, [r7, #3]
 800c2a8:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	32e0      	adds	r2, #224	; 0xe0
 800c2b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800c2b4:	2300      	movs	r3, #0
}
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	370c      	adds	r7, #12
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c0:	4770      	bx	lr

0800c2c2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800c2c2:	b480      	push	{r7}
 800c2c4:	b085      	sub	sp, #20
 800c2c6:	af00      	add	r7, sp, #0
 800c2c8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	73fb      	strb	r3, [r7, #15]
 800c2d2:	e00e      	b.n	800c2f2 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c2d4:	7bfa      	ldrb	r2, [r7, #15]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	32e0      	adds	r2, #224	; 0xe0
 800c2da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d102      	bne.n	800c2ec <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800c2e6:	7bfb      	ldrb	r3, [r7, #15]
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	e007      	b.n	800c2fc <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800c2ec:	7bfb      	ldrb	r3, [r7, #15]
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	73fb      	strb	r3, [r7, #15]
 800c2f2:	7bfb      	ldrb	r3, [r7, #15]
 800c2f4:	2b0a      	cmp	r3, #10
 800c2f6:	d9ed      	bls.n	800c2d4 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800c2f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	3714      	adds	r7, #20
 800c300:	46bd      	mov	sp, r7
 800c302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c306:	4770      	bx	lr

0800c308 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c30c:	2201      	movs	r2, #1
 800c30e:	490e      	ldr	r1, [pc, #56]	; (800c348 <MX_USB_HOST_Init+0x40>)
 800c310:	480e      	ldr	r0, [pc, #56]	; (800c34c <MX_USB_HOST_Init+0x44>)
 800c312:	f7fe fdbb 	bl	800ae8c <USBH_Init>
 800c316:	4603      	mov	r3, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d001      	beq.n	800c320 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c31c:	f7f5 fdc0 	bl	8001ea0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c320:	490b      	ldr	r1, [pc, #44]	; (800c350 <MX_USB_HOST_Init+0x48>)
 800c322:	480a      	ldr	r0, [pc, #40]	; (800c34c <MX_USB_HOST_Init+0x44>)
 800c324:	f7fe fe25 	bl	800af72 <USBH_RegisterClass>
 800c328:	4603      	mov	r3, r0
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d001      	beq.n	800c332 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c32e:	f7f5 fdb7 	bl	8001ea0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c332:	4806      	ldr	r0, [pc, #24]	; (800c34c <MX_USB_HOST_Init+0x44>)
 800c334:	f7fe feaa 	bl	800b08c <USBH_Start>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d001      	beq.n	800c342 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c33e:	f7f5 fdaf 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c342:	bf00      	nop
 800c344:	bd80      	pop	{r7, pc}
 800c346:	bf00      	nop
 800c348:	0800c369 	.word	0x0800c369
 800c34c:	2000049c 	.word	0x2000049c
 800c350:	20000034 	.word	0x20000034

0800c354 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c358:	4802      	ldr	r0, [pc, #8]	; (800c364 <MX_USB_HOST_Process+0x10>)
 800c35a:	f7fe fea7 	bl	800b0ac <USBH_Process>
}
 800c35e:	bf00      	nop
 800c360:	bd80      	pop	{r7, pc}
 800c362:	bf00      	nop
 800c364:	2000049c 	.word	0x2000049c

0800c368 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c368:	b480      	push	{r7}
 800c36a:	b083      	sub	sp, #12
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
 800c370:	460b      	mov	r3, r1
 800c372:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c374:	78fb      	ldrb	r3, [r7, #3]
 800c376:	3b01      	subs	r3, #1
 800c378:	2b04      	cmp	r3, #4
 800c37a:	d819      	bhi.n	800c3b0 <USBH_UserProcess+0x48>
 800c37c:	a201      	add	r2, pc, #4	; (adr r2, 800c384 <USBH_UserProcess+0x1c>)
 800c37e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c382:	bf00      	nop
 800c384:	0800c3b1 	.word	0x0800c3b1
 800c388:	0800c3a1 	.word	0x0800c3a1
 800c38c:	0800c3b1 	.word	0x0800c3b1
 800c390:	0800c3a9 	.word	0x0800c3a9
 800c394:	0800c399 	.word	0x0800c399
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c398:	4b09      	ldr	r3, [pc, #36]	; (800c3c0 <USBH_UserProcess+0x58>)
 800c39a:	2203      	movs	r2, #3
 800c39c:	701a      	strb	r2, [r3, #0]
  break;
 800c39e:	e008      	b.n	800c3b2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c3a0:	4b07      	ldr	r3, [pc, #28]	; (800c3c0 <USBH_UserProcess+0x58>)
 800c3a2:	2202      	movs	r2, #2
 800c3a4:	701a      	strb	r2, [r3, #0]
  break;
 800c3a6:	e004      	b.n	800c3b2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c3a8:	4b05      	ldr	r3, [pc, #20]	; (800c3c0 <USBH_UserProcess+0x58>)
 800c3aa:	2201      	movs	r2, #1
 800c3ac:	701a      	strb	r2, [r3, #0]
  break;
 800c3ae:	e000      	b.n	800c3b2 <USBH_UserProcess+0x4a>

  default:
  break;
 800c3b0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c3b2:	bf00      	nop
 800c3b4:	370c      	adds	r7, #12
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr
 800c3be:	bf00      	nop
 800c3c0:	200000e4 	.word	0x200000e4

0800c3c4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b08a      	sub	sp, #40	; 0x28
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c3cc:	f107 0314 	add.w	r3, r7, #20
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	601a      	str	r2, [r3, #0]
 800c3d4:	605a      	str	r2, [r3, #4]
 800c3d6:	609a      	str	r2, [r3, #8]
 800c3d8:	60da      	str	r2, [r3, #12]
 800c3da:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c3e4:	d14e      	bne.n	800c484 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c3e6:	4b29      	ldr	r3, [pc, #164]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c3e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3ea:	4a28      	ldr	r2, [pc, #160]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c3ec:	f043 0301 	orr.w	r3, r3, #1
 800c3f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c3f2:	4b26      	ldr	r3, [pc, #152]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c3f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3f6:	f003 0301 	and.w	r3, r3, #1
 800c3fa:	613b      	str	r3, [r7, #16]
 800c3fc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c3fe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c404:	2302      	movs	r3, #2
 800c406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c408:	2300      	movs	r3, #0
 800c40a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c40c:	2303      	movs	r3, #3
 800c40e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c410:	230a      	movs	r3, #10
 800c412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c414:	f107 0314 	add.w	r3, r7, #20
 800c418:	4619      	mov	r1, r3
 800c41a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c41e:	f7f7 ffa9 	bl	8004374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c422:	4b1a      	ldr	r3, [pc, #104]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c426:	4a19      	ldr	r2, [pc, #100]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c428:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c42c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c42e:	4b17      	ldr	r3, [pc, #92]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c432:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c436:	60fb      	str	r3, [r7, #12]
 800c438:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c43a:	4b14      	ldr	r3, [pc, #80]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c43c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c43e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c442:	2b00      	cmp	r3, #0
 800c444:	d114      	bne.n	800c470 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c446:	4b11      	ldr	r3, [pc, #68]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c44a:	4a10      	ldr	r2, [pc, #64]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c44c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c450:	6593      	str	r3, [r2, #88]	; 0x58
 800c452:	4b0e      	ldr	r3, [pc, #56]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c45a:	60bb      	str	r3, [r7, #8]
 800c45c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800c45e:	f7fa f901 	bl	8006664 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c462:	4b0a      	ldr	r3, [pc, #40]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c466:	4a09      	ldr	r2, [pc, #36]	; (800c48c <HAL_HCD_MspInit+0xc8>)
 800c468:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c46c:	6593      	str	r3, [r2, #88]	; 0x58
 800c46e:	e001      	b.n	800c474 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c470:	f7fa f8f8 	bl	8006664 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c474:	2200      	movs	r2, #0
 800c476:	2100      	movs	r1, #0
 800c478:	2043      	movs	r0, #67	; 0x43
 800c47a:	f7f7 ff44 	bl	8004306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c47e:	2043      	movs	r0, #67	; 0x43
 800c480:	f7f7 ff5d 	bl	800433e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c484:	bf00      	nop
 800c486:	3728      	adds	r7, #40	; 0x28
 800c488:	46bd      	mov	sp, r7
 800c48a:	bd80      	pop	{r7, pc}
 800c48c:	40021000 	.word	0x40021000

0800c490 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b082      	sub	sp, #8
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f7ff f8b5 	bl	800b60e <USBH_LL_IncTimer>
}
 800c4a4:	bf00      	nop
 800c4a6:	3708      	adds	r7, #8
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}

0800c4ac <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b082      	sub	sp, #8
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f7ff f8fa 	bl	800b6b4 <USBH_LL_Connect>
}
 800c4c0:	bf00      	nop
 800c4c2:	3708      	adds	r7, #8
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}

0800c4c8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b082      	sub	sp, #8
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	f7ff f912 	bl	800b700 <USBH_LL_Disconnect>
}
 800c4dc:	bf00      	nop
 800c4de:	3708      	adds	r7, #8
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}

0800c4e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b083      	sub	sp, #12
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	460b      	mov	r3, r1
 800c4ee:	70fb      	strb	r3, [r7, #3]
 800c4f0:	4613      	mov	r3, r2
 800c4f2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c4f4:	bf00      	nop
 800c4f6:	370c      	adds	r7, #12
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fe:	4770      	bx	lr

0800c500 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c50e:	4618      	mov	r0, r3
 800c510:	f7ff f8a7 	bl	800b662 <USBH_LL_PortEnabled>
} 
 800c514:	bf00      	nop
 800c516:	3708      	adds	r7, #8
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}

0800c51c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b082      	sub	sp, #8
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c52a:	4618      	mov	r0, r3
 800c52c:	f7ff f8a7 	bl	800b67e <USBH_LL_PortDisabled>
} 
 800c530:	bf00      	nop
 800c532:	3708      	adds	r7, #8
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}

0800c538 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b082      	sub	sp, #8
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c546:	2b01      	cmp	r3, #1
 800c548:	d12a      	bne.n	800c5a0 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c54a:	4a18      	ldr	r2, [pc, #96]	; (800c5ac <USBH_LL_Init+0x74>)
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	4a15      	ldr	r2, [pc, #84]	; (800c5ac <USBH_LL_Init+0x74>)
 800c556:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c55a:	4b14      	ldr	r3, [pc, #80]	; (800c5ac <USBH_LL_Init+0x74>)
 800c55c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c560:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c562:	4b12      	ldr	r3, [pc, #72]	; (800c5ac <USBH_LL_Init+0x74>)
 800c564:	2208      	movs	r2, #8
 800c566:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c568:	4b10      	ldr	r3, [pc, #64]	; (800c5ac <USBH_LL_Init+0x74>)
 800c56a:	2201      	movs	r2, #1
 800c56c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c56e:	4b0f      	ldr	r3, [pc, #60]	; (800c5ac <USBH_LL_Init+0x74>)
 800c570:	2200      	movs	r2, #0
 800c572:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c574:	4b0d      	ldr	r3, [pc, #52]	; (800c5ac <USBH_LL_Init+0x74>)
 800c576:	2202      	movs	r2, #2
 800c578:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c57a:	4b0c      	ldr	r3, [pc, #48]	; (800c5ac <USBH_LL_Init+0x74>)
 800c57c:	2200      	movs	r2, #0
 800c57e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c580:	480a      	ldr	r0, [pc, #40]	; (800c5ac <USBH_LL_Init+0x74>)
 800c582:	f7f8 f8e9 	bl	8004758 <HAL_HCD_Init>
 800c586:	4603      	mov	r3, r0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d001      	beq.n	800c590 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c58c:	f7f5 fc88 	bl	8001ea0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c590:	4806      	ldr	r0, [pc, #24]	; (800c5ac <USBH_LL_Init+0x74>)
 800c592:	f7f8 fce1 	bl	8004f58 <HAL_HCD_GetCurrentFrame>
 800c596:	4603      	mov	r3, r0
 800c598:	4619      	mov	r1, r3
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	f7ff f828 	bl	800b5f0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c5a0:	2300      	movs	r3, #0
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	3708      	adds	r7, #8
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	bd80      	pop	{r7, pc}
 800c5aa:	bf00      	nop
 800c5ac:	20000868 	.word	0x20000868

0800c5b0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b084      	sub	sp, #16
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f7f8 fc4e 	bl	8004e68 <HAL_HCD_Start>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c5d0:	7bfb      	ldrb	r3, [r7, #15]
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	f000 f95c 	bl	800c890 <USBH_Get_USB_Status>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c5dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	3710      	adds	r7, #16
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}

0800c5e6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c5e6:	b580      	push	{r7, lr}
 800c5e8:	b084      	sub	sp, #16
 800c5ea:	af00      	add	r7, sp, #0
 800c5ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	f7f8 fc56 	bl	8004eae <HAL_HCD_Stop>
 800c602:	4603      	mov	r3, r0
 800c604:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c606:	7bfb      	ldrb	r3, [r7, #15]
 800c608:	4618      	mov	r0, r3
 800c60a:	f000 f941 	bl	800c890 <USBH_Get_USB_Status>
 800c60e:	4603      	mov	r3, r0
 800c610:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c612:	7bbb      	ldrb	r3, [r7, #14]
}
 800c614:	4618      	mov	r0, r3
 800c616:	3710      	adds	r7, #16
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b084      	sub	sp, #16
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c624:	2301      	movs	r3, #1
 800c626:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c62e:	4618      	mov	r0, r3
 800c630:	f7f8 fca0 	bl	8004f74 <HAL_HCD_GetCurrentSpeed>
 800c634:	4603      	mov	r3, r0
 800c636:	2b01      	cmp	r3, #1
 800c638:	d007      	beq.n	800c64a <USBH_LL_GetSpeed+0x2e>
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	d302      	bcc.n	800c644 <USBH_LL_GetSpeed+0x28>
 800c63e:	2b02      	cmp	r3, #2
 800c640:	d006      	beq.n	800c650 <USBH_LL_GetSpeed+0x34>
 800c642:	e008      	b.n	800c656 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c644:	2300      	movs	r3, #0
 800c646:	73fb      	strb	r3, [r7, #15]
    break;
 800c648:	e008      	b.n	800c65c <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c64a:	2301      	movs	r3, #1
 800c64c:	73fb      	strb	r3, [r7, #15]
    break;
 800c64e:	e005      	b.n	800c65c <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c650:	2302      	movs	r3, #2
 800c652:	73fb      	strb	r3, [r7, #15]
    break;
 800c654:	e002      	b.n	800c65c <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800c656:	2301      	movs	r3, #1
 800c658:	73fb      	strb	r3, [r7, #15]
    break;
 800c65a:	bf00      	nop
  }
  return  speed;
 800c65c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c65e:	4618      	mov	r0, r3
 800c660:	3710      	adds	r7, #16
 800c662:	46bd      	mov	sp, r7
 800c664:	bd80      	pop	{r7, pc}

0800c666 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c666:	b580      	push	{r7, lr}
 800c668:	b084      	sub	sp, #16
 800c66a:	af00      	add	r7, sp, #0
 800c66c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c66e:	2300      	movs	r3, #0
 800c670:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c672:	2300      	movs	r3, #0
 800c674:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c67c:	4618      	mov	r0, r3
 800c67e:	f7f8 fc33 	bl	8004ee8 <HAL_HCD_ResetPort>
 800c682:	4603      	mov	r3, r0
 800c684:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 800c686:	7bfb      	ldrb	r3, [r7, #15]
 800c688:	4618      	mov	r0, r3
 800c68a:	f000 f901 	bl	800c890 <USBH_Get_USB_Status>
 800c68e:	4603      	mov	r3, r0
 800c690:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c692:	7bbb      	ldrb	r3, [r7, #14]
}
 800c694:	4618      	mov	r0, r3
 800c696:	3710      	adds	r7, #16
 800c698:	46bd      	mov	sp, r7
 800c69a:	bd80      	pop	{r7, pc}

0800c69c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b082      	sub	sp, #8
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
 800c6a4:	460b      	mov	r3, r1
 800c6a6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c6ae:	78fa      	ldrb	r2, [r7, #3]
 800c6b0:	4611      	mov	r1, r2
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f7f8 fc3b 	bl	8004f2e <HAL_HCD_HC_GetXferCount>
 800c6b8:	4603      	mov	r3, r0
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3708      	adds	r7, #8
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c6c2:	b590      	push	{r4, r7, lr}
 800c6c4:	b089      	sub	sp, #36	; 0x24
 800c6c6:	af04      	add	r7, sp, #16
 800c6c8:	6078      	str	r0, [r7, #4]
 800c6ca:	4608      	mov	r0, r1
 800c6cc:	4611      	mov	r1, r2
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	70fb      	strb	r3, [r7, #3]
 800c6d4:	460b      	mov	r3, r1
 800c6d6:	70bb      	strb	r3, [r7, #2]
 800c6d8:	4613      	mov	r3, r2
 800c6da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c6ea:	787c      	ldrb	r4, [r7, #1]
 800c6ec:	78ba      	ldrb	r2, [r7, #2]
 800c6ee:	78f9      	ldrb	r1, [r7, #3]
 800c6f0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c6f2:	9302      	str	r3, [sp, #8]
 800c6f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c6f8:	9301      	str	r3, [sp, #4]
 800c6fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c6fe:	9300      	str	r3, [sp, #0]
 800c700:	4623      	mov	r3, r4
 800c702:	f7f8 f88b 	bl	800481c <HAL_HCD_HC_Init>
 800c706:	4603      	mov	r3, r0
 800c708:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c70a:	7bfb      	ldrb	r3, [r7, #15]
 800c70c:	4618      	mov	r0, r3
 800c70e:	f000 f8bf 	bl	800c890 <USBH_Get_USB_Status>
 800c712:	4603      	mov	r3, r0
 800c714:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c716:	7bbb      	ldrb	r3, [r7, #14]
}
 800c718:	4618      	mov	r0, r3
 800c71a:	3714      	adds	r7, #20
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd90      	pop	{r4, r7, pc}

0800c720 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b084      	sub	sp, #16
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
 800c728:	460b      	mov	r3, r1
 800c72a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c72c:	2300      	movs	r3, #0
 800c72e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c730:	2300      	movs	r3, #0
 800c732:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c73a:	78fa      	ldrb	r2, [r7, #3]
 800c73c:	4611      	mov	r1, r2
 800c73e:	4618      	mov	r0, r3
 800c740:	f7f8 f904 	bl	800494c <HAL_HCD_HC_Halt>
 800c744:	4603      	mov	r3, r0
 800c746:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c748:	7bfb      	ldrb	r3, [r7, #15]
 800c74a:	4618      	mov	r0, r3
 800c74c:	f000 f8a0 	bl	800c890 <USBH_Get_USB_Status>
 800c750:	4603      	mov	r3, r0
 800c752:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800c754:	7bbb      	ldrb	r3, [r7, #14]
}
 800c756:	4618      	mov	r0, r3
 800c758:	3710      	adds	r7, #16
 800c75a:	46bd      	mov	sp, r7
 800c75c:	bd80      	pop	{r7, pc}

0800c75e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c75e:	b590      	push	{r4, r7, lr}
 800c760:	b089      	sub	sp, #36	; 0x24
 800c762:	af04      	add	r7, sp, #16
 800c764:	6078      	str	r0, [r7, #4]
 800c766:	4608      	mov	r0, r1
 800c768:	4611      	mov	r1, r2
 800c76a:	461a      	mov	r2, r3
 800c76c:	4603      	mov	r3, r0
 800c76e:	70fb      	strb	r3, [r7, #3]
 800c770:	460b      	mov	r3, r1
 800c772:	70bb      	strb	r3, [r7, #2]
 800c774:	4613      	mov	r3, r2
 800c776:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c778:	2300      	movs	r3, #0
 800c77a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c77c:	2300      	movs	r3, #0
 800c77e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c786:	787c      	ldrb	r4, [r7, #1]
 800c788:	78ba      	ldrb	r2, [r7, #2]
 800c78a:	78f9      	ldrb	r1, [r7, #3]
 800c78c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c790:	9303      	str	r3, [sp, #12]
 800c792:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c794:	9302      	str	r3, [sp, #8]
 800c796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c798:	9301      	str	r3, [sp, #4]
 800c79a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c79e:	9300      	str	r3, [sp, #0]
 800c7a0:	4623      	mov	r3, r4
 800c7a2:	f7f8 f8f7 	bl	8004994 <HAL_HCD_HC_SubmitRequest>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c7aa:	7bfb      	ldrb	r3, [r7, #15]
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f000 f86f 	bl	800c890 <USBH_Get_USB_Status>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c7b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3714      	adds	r7, #20
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd90      	pop	{r4, r7, pc}

0800c7c0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	460b      	mov	r3, r1
 800c7ca:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c7d2:	78fa      	ldrb	r2, [r7, #3]
 800c7d4:	4611      	mov	r1, r2
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f7f8 fb94 	bl	8004f04 <HAL_HCD_HC_GetURBState>
 800c7dc:	4603      	mov	r3, r0
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3708      	adds	r7, #8
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}

0800c7e6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c7e6:	b580      	push	{r7, lr}
 800c7e8:	b082      	sub	sp, #8
 800c7ea:	af00      	add	r7, sp, #0
 800c7ec:	6078      	str	r0, [r7, #4]
 800c7ee:	460b      	mov	r3, r1
 800c7f0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c7f8:	2b01      	cmp	r3, #1
 800c7fa:	d103      	bne.n	800c804 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c7fc:	78fb      	ldrb	r3, [r7, #3]
 800c7fe:	4618      	mov	r0, r3
 800c800:	f000 f872 	bl	800c8e8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c804:	20c8      	movs	r0, #200	; 0xc8
 800c806:	f7f6 fd77 	bl	80032f8 <HAL_Delay>
  return USBH_OK;
 800c80a:	2300      	movs	r3, #0
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3708      	adds	r7, #8
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}

0800c814 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c814:	b480      	push	{r7}
 800c816:	b085      	sub	sp, #20
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	460b      	mov	r3, r1
 800c81e:	70fb      	strb	r3, [r7, #3]
 800c820:	4613      	mov	r3, r2
 800c822:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c82a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c82c:	78fa      	ldrb	r2, [r7, #3]
 800c82e:	68f9      	ldr	r1, [r7, #12]
 800c830:	4613      	mov	r3, r2
 800c832:	009b      	lsls	r3, r3, #2
 800c834:	4413      	add	r3, r2
 800c836:	00db      	lsls	r3, r3, #3
 800c838:	440b      	add	r3, r1
 800c83a:	333b      	adds	r3, #59	; 0x3b
 800c83c:	781b      	ldrb	r3, [r3, #0]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d00a      	beq.n	800c858 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c842:	78fa      	ldrb	r2, [r7, #3]
 800c844:	68f9      	ldr	r1, [r7, #12]
 800c846:	4613      	mov	r3, r2
 800c848:	009b      	lsls	r3, r3, #2
 800c84a:	4413      	add	r3, r2
 800c84c:	00db      	lsls	r3, r3, #3
 800c84e:	440b      	add	r3, r1
 800c850:	3350      	adds	r3, #80	; 0x50
 800c852:	78ba      	ldrb	r2, [r7, #2]
 800c854:	701a      	strb	r2, [r3, #0]
 800c856:	e009      	b.n	800c86c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c858:	78fa      	ldrb	r2, [r7, #3]
 800c85a:	68f9      	ldr	r1, [r7, #12]
 800c85c:	4613      	mov	r3, r2
 800c85e:	009b      	lsls	r3, r3, #2
 800c860:	4413      	add	r3, r2
 800c862:	00db      	lsls	r3, r3, #3
 800c864:	440b      	add	r3, r1
 800c866:	3351      	adds	r3, #81	; 0x51
 800c868:	78ba      	ldrb	r2, [r7, #2]
 800c86a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c86c:	2300      	movs	r3, #0
}
 800c86e:	4618      	mov	r0, r3
 800c870:	3714      	adds	r7, #20
 800c872:	46bd      	mov	sp, r7
 800c874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c878:	4770      	bx	lr

0800c87a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c87a:	b580      	push	{r7, lr}
 800c87c:	b082      	sub	sp, #8
 800c87e:	af00      	add	r7, sp, #0
 800c880:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f7f6 fd38 	bl	80032f8 <HAL_Delay>
}
 800c888:	bf00      	nop
 800c88a:	3708      	adds	r7, #8
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}

0800c890 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c890:	b480      	push	{r7}
 800c892:	b085      	sub	sp, #20
 800c894:	af00      	add	r7, sp, #0
 800c896:	4603      	mov	r3, r0
 800c898:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c89a:	2300      	movs	r3, #0
 800c89c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c89e:	79fb      	ldrb	r3, [r7, #7]
 800c8a0:	2b03      	cmp	r3, #3
 800c8a2:	d817      	bhi.n	800c8d4 <USBH_Get_USB_Status+0x44>
 800c8a4:	a201      	add	r2, pc, #4	; (adr r2, 800c8ac <USBH_Get_USB_Status+0x1c>)
 800c8a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8aa:	bf00      	nop
 800c8ac:	0800c8bd 	.word	0x0800c8bd
 800c8b0:	0800c8c3 	.word	0x0800c8c3
 800c8b4:	0800c8c9 	.word	0x0800c8c9
 800c8b8:	0800c8cf 	.word	0x0800c8cf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c8bc:	2300      	movs	r3, #0
 800c8be:	73fb      	strb	r3, [r7, #15]
    break;
 800c8c0:	e00b      	b.n	800c8da <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c8c2:	2302      	movs	r3, #2
 800c8c4:	73fb      	strb	r3, [r7, #15]
    break;
 800c8c6:	e008      	b.n	800c8da <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	73fb      	strb	r3, [r7, #15]
    break;
 800c8cc:	e005      	b.n	800c8da <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c8ce:	2302      	movs	r3, #2
 800c8d0:	73fb      	strb	r3, [r7, #15]
    break;
 800c8d2:	e002      	b.n	800c8da <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c8d4:	2302      	movs	r3, #2
 800c8d6:	73fb      	strb	r3, [r7, #15]
    break;
 800c8d8:	bf00      	nop
  }
  return usb_status;
 800c8da:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	3714      	adds	r7, #20
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr

0800c8e8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b084      	sub	sp, #16
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c8f2:	79fb      	ldrb	r3, [r7, #7]
 800c8f4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c8f6:	79fb      	ldrb	r3, [r7, #7]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d102      	bne.n	800c902 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	73fb      	strb	r3, [r7, #15]
 800c900:	e001      	b.n	800c906 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c902:	2300      	movs	r3, #0
 800c904:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800c906:	7bfb      	ldrb	r3, [r7, #15]
 800c908:	461a      	mov	r2, r3
 800c90a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c90e:	4803      	ldr	r0, [pc, #12]	; (800c91c <MX_DriverVbusFS+0x34>)
 800c910:	f7f7 fed8 	bl	80046c4 <HAL_GPIO_WritePin>
}
 800c914:	bf00      	nop
 800c916:	3710      	adds	r7, #16
 800c918:	46bd      	mov	sp, r7
 800c91a:	bd80      	pop	{r7, pc}
 800c91c:	48000800 	.word	0x48000800

0800c920 <__errno>:
 800c920:	4b01      	ldr	r3, [pc, #4]	; (800c928 <__errno+0x8>)
 800c922:	6818      	ldr	r0, [r3, #0]
 800c924:	4770      	bx	lr
 800c926:	bf00      	nop
 800c928:	20000054 	.word	0x20000054

0800c92c <__libc_init_array>:
 800c92c:	b570      	push	{r4, r5, r6, lr}
 800c92e:	4e0d      	ldr	r6, [pc, #52]	; (800c964 <__libc_init_array+0x38>)
 800c930:	4c0d      	ldr	r4, [pc, #52]	; (800c968 <__libc_init_array+0x3c>)
 800c932:	1ba4      	subs	r4, r4, r6
 800c934:	10a4      	asrs	r4, r4, #2
 800c936:	2500      	movs	r5, #0
 800c938:	42a5      	cmp	r5, r4
 800c93a:	d109      	bne.n	800c950 <__libc_init_array+0x24>
 800c93c:	4e0b      	ldr	r6, [pc, #44]	; (800c96c <__libc_init_array+0x40>)
 800c93e:	4c0c      	ldr	r4, [pc, #48]	; (800c970 <__libc_init_array+0x44>)
 800c940:	f000 f8ea 	bl	800cb18 <_init>
 800c944:	1ba4      	subs	r4, r4, r6
 800c946:	10a4      	asrs	r4, r4, #2
 800c948:	2500      	movs	r5, #0
 800c94a:	42a5      	cmp	r5, r4
 800c94c:	d105      	bne.n	800c95a <__libc_init_array+0x2e>
 800c94e:	bd70      	pop	{r4, r5, r6, pc}
 800c950:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c954:	4798      	blx	r3
 800c956:	3501      	adds	r5, #1
 800c958:	e7ee      	b.n	800c938 <__libc_init_array+0xc>
 800c95a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c95e:	4798      	blx	r3
 800c960:	3501      	adds	r5, #1
 800c962:	e7f2      	b.n	800c94a <__libc_init_array+0x1e>
 800c964:	0800cbe0 	.word	0x0800cbe0
 800c968:	0800cbe0 	.word	0x0800cbe0
 800c96c:	0800cbe0 	.word	0x0800cbe0
 800c970:	0800cbe4 	.word	0x0800cbe4

0800c974 <malloc>:
 800c974:	4b02      	ldr	r3, [pc, #8]	; (800c980 <malloc+0xc>)
 800c976:	4601      	mov	r1, r0
 800c978:	6818      	ldr	r0, [r3, #0]
 800c97a:	f000 b861 	b.w	800ca40 <_malloc_r>
 800c97e:	bf00      	nop
 800c980:	20000054 	.word	0x20000054

0800c984 <free>:
 800c984:	4b02      	ldr	r3, [pc, #8]	; (800c990 <free+0xc>)
 800c986:	4601      	mov	r1, r0
 800c988:	6818      	ldr	r0, [r3, #0]
 800c98a:	f000 b80b 	b.w	800c9a4 <_free_r>
 800c98e:	bf00      	nop
 800c990:	20000054 	.word	0x20000054

0800c994 <memset>:
 800c994:	4402      	add	r2, r0
 800c996:	4603      	mov	r3, r0
 800c998:	4293      	cmp	r3, r2
 800c99a:	d100      	bne.n	800c99e <memset+0xa>
 800c99c:	4770      	bx	lr
 800c99e:	f803 1b01 	strb.w	r1, [r3], #1
 800c9a2:	e7f9      	b.n	800c998 <memset+0x4>

0800c9a4 <_free_r>:
 800c9a4:	b538      	push	{r3, r4, r5, lr}
 800c9a6:	4605      	mov	r5, r0
 800c9a8:	2900      	cmp	r1, #0
 800c9aa:	d045      	beq.n	800ca38 <_free_r+0x94>
 800c9ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9b0:	1f0c      	subs	r4, r1, #4
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	bfb8      	it	lt
 800c9b6:	18e4      	addlt	r4, r4, r3
 800c9b8:	f000 f8ac 	bl	800cb14 <__malloc_lock>
 800c9bc:	4a1f      	ldr	r2, [pc, #124]	; (800ca3c <_free_r+0x98>)
 800c9be:	6813      	ldr	r3, [r2, #0]
 800c9c0:	4610      	mov	r0, r2
 800c9c2:	b933      	cbnz	r3, 800c9d2 <_free_r+0x2e>
 800c9c4:	6063      	str	r3, [r4, #4]
 800c9c6:	6014      	str	r4, [r2, #0]
 800c9c8:	4628      	mov	r0, r5
 800c9ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9ce:	f000 b8a2 	b.w	800cb16 <__malloc_unlock>
 800c9d2:	42a3      	cmp	r3, r4
 800c9d4:	d90c      	bls.n	800c9f0 <_free_r+0x4c>
 800c9d6:	6821      	ldr	r1, [r4, #0]
 800c9d8:	1862      	adds	r2, r4, r1
 800c9da:	4293      	cmp	r3, r2
 800c9dc:	bf04      	itt	eq
 800c9de:	681a      	ldreq	r2, [r3, #0]
 800c9e0:	685b      	ldreq	r3, [r3, #4]
 800c9e2:	6063      	str	r3, [r4, #4]
 800c9e4:	bf04      	itt	eq
 800c9e6:	1852      	addeq	r2, r2, r1
 800c9e8:	6022      	streq	r2, [r4, #0]
 800c9ea:	6004      	str	r4, [r0, #0]
 800c9ec:	e7ec      	b.n	800c9c8 <_free_r+0x24>
 800c9ee:	4613      	mov	r3, r2
 800c9f0:	685a      	ldr	r2, [r3, #4]
 800c9f2:	b10a      	cbz	r2, 800c9f8 <_free_r+0x54>
 800c9f4:	42a2      	cmp	r2, r4
 800c9f6:	d9fa      	bls.n	800c9ee <_free_r+0x4a>
 800c9f8:	6819      	ldr	r1, [r3, #0]
 800c9fa:	1858      	adds	r0, r3, r1
 800c9fc:	42a0      	cmp	r0, r4
 800c9fe:	d10b      	bne.n	800ca18 <_free_r+0x74>
 800ca00:	6820      	ldr	r0, [r4, #0]
 800ca02:	4401      	add	r1, r0
 800ca04:	1858      	adds	r0, r3, r1
 800ca06:	4282      	cmp	r2, r0
 800ca08:	6019      	str	r1, [r3, #0]
 800ca0a:	d1dd      	bne.n	800c9c8 <_free_r+0x24>
 800ca0c:	6810      	ldr	r0, [r2, #0]
 800ca0e:	6852      	ldr	r2, [r2, #4]
 800ca10:	605a      	str	r2, [r3, #4]
 800ca12:	4401      	add	r1, r0
 800ca14:	6019      	str	r1, [r3, #0]
 800ca16:	e7d7      	b.n	800c9c8 <_free_r+0x24>
 800ca18:	d902      	bls.n	800ca20 <_free_r+0x7c>
 800ca1a:	230c      	movs	r3, #12
 800ca1c:	602b      	str	r3, [r5, #0]
 800ca1e:	e7d3      	b.n	800c9c8 <_free_r+0x24>
 800ca20:	6820      	ldr	r0, [r4, #0]
 800ca22:	1821      	adds	r1, r4, r0
 800ca24:	428a      	cmp	r2, r1
 800ca26:	bf04      	itt	eq
 800ca28:	6811      	ldreq	r1, [r2, #0]
 800ca2a:	6852      	ldreq	r2, [r2, #4]
 800ca2c:	6062      	str	r2, [r4, #4]
 800ca2e:	bf04      	itt	eq
 800ca30:	1809      	addeq	r1, r1, r0
 800ca32:	6021      	streq	r1, [r4, #0]
 800ca34:	605c      	str	r4, [r3, #4]
 800ca36:	e7c7      	b.n	800c9c8 <_free_r+0x24>
 800ca38:	bd38      	pop	{r3, r4, r5, pc}
 800ca3a:	bf00      	nop
 800ca3c:	200000e8 	.word	0x200000e8

0800ca40 <_malloc_r>:
 800ca40:	b570      	push	{r4, r5, r6, lr}
 800ca42:	1ccd      	adds	r5, r1, #3
 800ca44:	f025 0503 	bic.w	r5, r5, #3
 800ca48:	3508      	adds	r5, #8
 800ca4a:	2d0c      	cmp	r5, #12
 800ca4c:	bf38      	it	cc
 800ca4e:	250c      	movcc	r5, #12
 800ca50:	2d00      	cmp	r5, #0
 800ca52:	4606      	mov	r6, r0
 800ca54:	db01      	blt.n	800ca5a <_malloc_r+0x1a>
 800ca56:	42a9      	cmp	r1, r5
 800ca58:	d903      	bls.n	800ca62 <_malloc_r+0x22>
 800ca5a:	230c      	movs	r3, #12
 800ca5c:	6033      	str	r3, [r6, #0]
 800ca5e:	2000      	movs	r0, #0
 800ca60:	bd70      	pop	{r4, r5, r6, pc}
 800ca62:	f000 f857 	bl	800cb14 <__malloc_lock>
 800ca66:	4a21      	ldr	r2, [pc, #132]	; (800caec <_malloc_r+0xac>)
 800ca68:	6814      	ldr	r4, [r2, #0]
 800ca6a:	4621      	mov	r1, r4
 800ca6c:	b991      	cbnz	r1, 800ca94 <_malloc_r+0x54>
 800ca6e:	4c20      	ldr	r4, [pc, #128]	; (800caf0 <_malloc_r+0xb0>)
 800ca70:	6823      	ldr	r3, [r4, #0]
 800ca72:	b91b      	cbnz	r3, 800ca7c <_malloc_r+0x3c>
 800ca74:	4630      	mov	r0, r6
 800ca76:	f000 f83d 	bl	800caf4 <_sbrk_r>
 800ca7a:	6020      	str	r0, [r4, #0]
 800ca7c:	4629      	mov	r1, r5
 800ca7e:	4630      	mov	r0, r6
 800ca80:	f000 f838 	bl	800caf4 <_sbrk_r>
 800ca84:	1c43      	adds	r3, r0, #1
 800ca86:	d124      	bne.n	800cad2 <_malloc_r+0x92>
 800ca88:	230c      	movs	r3, #12
 800ca8a:	6033      	str	r3, [r6, #0]
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	f000 f842 	bl	800cb16 <__malloc_unlock>
 800ca92:	e7e4      	b.n	800ca5e <_malloc_r+0x1e>
 800ca94:	680b      	ldr	r3, [r1, #0]
 800ca96:	1b5b      	subs	r3, r3, r5
 800ca98:	d418      	bmi.n	800cacc <_malloc_r+0x8c>
 800ca9a:	2b0b      	cmp	r3, #11
 800ca9c:	d90f      	bls.n	800cabe <_malloc_r+0x7e>
 800ca9e:	600b      	str	r3, [r1, #0]
 800caa0:	50cd      	str	r5, [r1, r3]
 800caa2:	18cc      	adds	r4, r1, r3
 800caa4:	4630      	mov	r0, r6
 800caa6:	f000 f836 	bl	800cb16 <__malloc_unlock>
 800caaa:	f104 000b 	add.w	r0, r4, #11
 800caae:	1d23      	adds	r3, r4, #4
 800cab0:	f020 0007 	bic.w	r0, r0, #7
 800cab4:	1ac3      	subs	r3, r0, r3
 800cab6:	d0d3      	beq.n	800ca60 <_malloc_r+0x20>
 800cab8:	425a      	negs	r2, r3
 800caba:	50e2      	str	r2, [r4, r3]
 800cabc:	e7d0      	b.n	800ca60 <_malloc_r+0x20>
 800cabe:	428c      	cmp	r4, r1
 800cac0:	684b      	ldr	r3, [r1, #4]
 800cac2:	bf16      	itet	ne
 800cac4:	6063      	strne	r3, [r4, #4]
 800cac6:	6013      	streq	r3, [r2, #0]
 800cac8:	460c      	movne	r4, r1
 800caca:	e7eb      	b.n	800caa4 <_malloc_r+0x64>
 800cacc:	460c      	mov	r4, r1
 800cace:	6849      	ldr	r1, [r1, #4]
 800cad0:	e7cc      	b.n	800ca6c <_malloc_r+0x2c>
 800cad2:	1cc4      	adds	r4, r0, #3
 800cad4:	f024 0403 	bic.w	r4, r4, #3
 800cad8:	42a0      	cmp	r0, r4
 800cada:	d005      	beq.n	800cae8 <_malloc_r+0xa8>
 800cadc:	1a21      	subs	r1, r4, r0
 800cade:	4630      	mov	r0, r6
 800cae0:	f000 f808 	bl	800caf4 <_sbrk_r>
 800cae4:	3001      	adds	r0, #1
 800cae6:	d0cf      	beq.n	800ca88 <_malloc_r+0x48>
 800cae8:	6025      	str	r5, [r4, #0]
 800caea:	e7db      	b.n	800caa4 <_malloc_r+0x64>
 800caec:	200000e8 	.word	0x200000e8
 800caf0:	200000ec 	.word	0x200000ec

0800caf4 <_sbrk_r>:
 800caf4:	b538      	push	{r3, r4, r5, lr}
 800caf6:	4c06      	ldr	r4, [pc, #24]	; (800cb10 <_sbrk_r+0x1c>)
 800caf8:	2300      	movs	r3, #0
 800cafa:	4605      	mov	r5, r0
 800cafc:	4608      	mov	r0, r1
 800cafe:	6023      	str	r3, [r4, #0]
 800cb00:	f7f5 fcca 	bl	8002498 <_sbrk>
 800cb04:	1c43      	adds	r3, r0, #1
 800cb06:	d102      	bne.n	800cb0e <_sbrk_r+0x1a>
 800cb08:	6823      	ldr	r3, [r4, #0]
 800cb0a:	b103      	cbz	r3, 800cb0e <_sbrk_r+0x1a>
 800cb0c:	602b      	str	r3, [r5, #0]
 800cb0e:	bd38      	pop	{r3, r4, r5, pc}
 800cb10:	20000b2c 	.word	0x20000b2c

0800cb14 <__malloc_lock>:
 800cb14:	4770      	bx	lr

0800cb16 <__malloc_unlock>:
 800cb16:	4770      	bx	lr

0800cb18 <_init>:
 800cb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb1a:	bf00      	nop
 800cb1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb1e:	bc08      	pop	{r3}
 800cb20:	469e      	mov	lr, r3
 800cb22:	4770      	bx	lr

0800cb24 <_fini>:
 800cb24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb26:	bf00      	nop
 800cb28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb2a:	bc08      	pop	{r3}
 800cb2c:	469e      	mov	lr, r3
 800cb2e:	4770      	bx	lr
