// Seed: 2121071322
module module_0 (
    input  tri0 id_0
    , id_11,
    output tri  id_1,
    output wire id_2,
    input  tri  id_3,
    output wor  id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri  id_7,
    input  tri  id_8,
    input  wire id_9
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    output wand id_4,
    output wand id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    input wire id_11
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4,
      id_8,
      id_0,
      id_5,
      id_5,
      id_2,
      id_11,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
