<stg><name>knn_vote</name>


<trans_list>

<trans id="145" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %freqs_0_V_0 = alloca i4

]]></Node>
<StgValue><ssdm name="freqs_0_V_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %freqs_1_V_0 = alloca i4

]]></Node>
<StgValue><ssdm name="freqs_1_V_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %freqs_2_V_0 = alloca i4

]]></Node>
<StgValue><ssdm name="freqs_2_V_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:3  %knn_set_9_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_9_2_V_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:4  %knn_set_9_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_9_1_V_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:5  %knn_set_9_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_9_0_V_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:6  %knn_set_8_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_8_2_V_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:7  %knn_set_8_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_8_1_V_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:8  %knn_set_8_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_8_0_V_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:9  %knn_set_7_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_7_2_V_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:10  %knn_set_7_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_7_1_V_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:11  %knn_set_7_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_7_0_V_read_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:12  %knn_set_6_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_6_2_V_read_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:13  %knn_set_6_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_6_1_V_read_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:14  %knn_set_6_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_6_0_V_read_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:15  %knn_set_5_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_5_2_V_read_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:16  %knn_set_5_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_5_1_V_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:17  %knn_set_5_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_5_0_V_read_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:18  %knn_set_4_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_4_2_V_read_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:19  %knn_set_4_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_4_1_V_read_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:20  %knn_set_4_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_4_0_V_read_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:21  %knn_set_3_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_3_2_V_read_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:22  %knn_set_3_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_3_1_V_read_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:23  %knn_set_3_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_3_0_V_read_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:24  %knn_set_2_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_2_2_V_read_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:25  %knn_set_2_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_2_1_V_read_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:26  %knn_set_2_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_2_0_V_read_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:27  %knn_set_1_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_1_2_V_read_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:28  %knn_set_1_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_1_1_V_read_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:29  %knn_set_1_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_1_0_V_read_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:30  %knn_set_0_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_2_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_0_2_V_read_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:31  %knn_set_0_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_0_1_V_read_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop1.preheader:32  %knn_set_0_0_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_V_read)

]]></Node>
<StgValue><ssdm name="knn_set_0_0_V_read_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:33  %sorted_distances = alloca [30 x i6], align 1

]]></Node>
<StgValue><ssdm name="sorted_distances"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:34  %sorted_labels = alloca [30 x i4], align 1

]]></Node>
<StgValue><ssdm name="sorted_labels"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6" op_31_bw="6" op_32_bw="4">
<![CDATA[
arrayctor.loop1.preheader:35  call fastcc void @sort_knn(i6 %knn_set_0_0_V_read_2, i6 %knn_set_0_1_V_read_2, i6 %knn_set_0_2_V_read_2, i6 %knn_set_1_0_V_read_2, i6 %knn_set_1_1_V_read_2, i6 %knn_set_1_2_V_read_2, i6 %knn_set_2_0_V_read_2, i6 %knn_set_2_1_V_read_2, i6 %knn_set_2_2_V_read_2, i6 %knn_set_3_0_V_read_2, i6 %knn_set_3_1_V_read_2, i6 %knn_set_3_2_V_read_2, i6 %knn_set_4_0_V_read_2, i6 %knn_set_4_1_V_read_2, i6 %knn_set_4_2_V_read_2, i6 %knn_set_5_0_V_read_2, i6 %knn_set_5_1_V_read_2, i6 %knn_set_5_2_V_read_2, i6 %knn_set_6_0_V_read_2, i6 %knn_set_6_1_V_read_2, i6 %knn_set_6_2_V_read_2, i6 %knn_set_7_0_V_read_2, i6 %knn_set_7_1_V_read_2, i6 %knn_set_7_2_V_read_2, i6 %knn_set_8_0_V_read_2, i6 %knn_set_8_1_V_read_2, i6 %knn_set_8_2_V_read_2, i6 %knn_set_9_0_V_read_2, i6 %knn_set_9_1_V_read_2, i6 %knn_set_9_2_V_read_2, [30 x i6]* %sorted_distances, [30 x i4]* %sorted_labels)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="6" op_18_bw="6" op_19_bw="6" op_20_bw="6" op_21_bw="6" op_22_bw="6" op_23_bw="6" op_24_bw="6" op_25_bw="6" op_26_bw="6" op_27_bw="6" op_28_bw="6" op_29_bw="6" op_30_bw="6" op_31_bw="6" op_32_bw="4">
<![CDATA[
arrayctor.loop1.preheader:35  call fastcc void @sort_knn(i6 %knn_set_0_0_V_read_2, i6 %knn_set_0_1_V_read_2, i6 %knn_set_0_2_V_read_2, i6 %knn_set_1_0_V_read_2, i6 %knn_set_1_1_V_read_2, i6 %knn_set_1_2_V_read_2, i6 %knn_set_2_0_V_read_2, i6 %knn_set_2_1_V_read_2, i6 %knn_set_2_2_V_read_2, i6 %knn_set_3_0_V_read_2, i6 %knn_set_3_1_V_read_2, i6 %knn_set_3_2_V_read_2, i6 %knn_set_4_0_V_read_2, i6 %knn_set_4_1_V_read_2, i6 %knn_set_4_2_V_read_2, i6 %knn_set_5_0_V_read_2, i6 %knn_set_5_1_V_read_2, i6 %knn_set_5_2_V_read_2, i6 %knn_set_6_0_V_read_2, i6 %knn_set_6_1_V_read_2, i6 %knn_set_6_2_V_read_2, i6 %knn_set_7_0_V_read_2, i6 %knn_set_7_1_V_read_2, i6 %knn_set_7_2_V_read_2, i6 %knn_set_8_0_V_read_2, i6 %knn_set_8_1_V_read_2, i6 %knn_set_8_2_V_read_2, i6 %knn_set_9_0_V_read_2, i6 %knn_set_9_1_V_read_2, i6 %knn_set_9_2_V_read_2, [30 x i6]* %sorted_distances, [30 x i4]* %sorted_labels)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  br label %.preheader106

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader106:0  %i_0 = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %i, %.preheader106.backedge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4">
<![CDATA[
.preheader106:1  %freqs_0_V_0_load = load i4* %freqs_0_V_0

]]></Node>
<StgValue><ssdm name="freqs_0_V_0_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4">
<![CDATA[
.preheader106:2  %freqs_1_V_0_load = load i4* %freqs_1_V_0

]]></Node>
<StgValue><ssdm name="freqs_1_V_0_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4">
<![CDATA[
.preheader106:3  %freqs_2_V_0_load = load i4* %freqs_2_V_0

]]></Node>
<StgValue><ssdm name="freqs_2_V_0_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106:4  %icmp_ln164 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader106:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106:6  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader106:7  br i1 %icmp_ln164, label %.preheader105.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln164"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:1  switch i2 %i_0, label %branch11 [
    i2 0, label %..preheader106.backedge_crit_edge
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln165"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch10:0  store i4 -1, i4* %freqs_1_V_0

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %.preheader106.backedge

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
..preheader106.backedge_crit_edge:0  store i4 -1, i4* %freqs_0_V_0

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
..preheader106.backedge_crit_edge:1  br label %.preheader106.backedge

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch11:0  store i4 -1, i4* %freqs_2_V_0

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="i_0" val="!0"/>
<literal name="i_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %.preheader106.backedge

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader106.backedge:0  br label %.preheader106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader105.preheader:0  br label %.preheader105

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader105:0  %freqs_2_V_2 = phi i4 [ %freqs_0_V_4, %get_freqs_outer_end ], [ %freqs_2_V_0_load, %.preheader105.preheader ]

]]></Node>
<StgValue><ssdm name="freqs_2_V_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader105:1  %freqs_1_V_2 = phi i4 [ %freqs_0_V_5, %get_freqs_outer_end ], [ %freqs_1_V_0_load, %.preheader105.preheader ]

]]></Node>
<StgValue><ssdm name="freqs_1_V_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader105:2  %freqs_0_V_2 = phi i4 [ %freqs_0_V_6, %get_freqs_outer_end ], [ %freqs_0_V_0_load, %.preheader105.preheader ]

]]></Node>
<StgValue><ssdm name="freqs_0_V_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader105:3  %i3_0 = phi i2 [ %i_2, %get_freqs_outer_end ], [ 0, %.preheader105.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="2">
<![CDATA[
.preheader105:4  %zext_ln169 = zext i2 %i3_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader105:5  %icmp_ln169 = icmp eq i2 %i3_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader105:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader105:7  %i_2 = add i2 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader105:8  br i1 %icmp_ln169, label %.preheader.preheader, label %get_freqs_outer_begin

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="2">
<![CDATA[
get_freqs_outer_begin:2  %zext_ln172 = zext i2 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_freqs_outer_begin:3  %sorted_labels_addr = getelementptr [30 x i4]* %sorted_labels, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="sorted_labels_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="5">
<![CDATA[
get_freqs_outer_begin:4  %sorted_labels_load_1 = load i4* %sorted_labels_addr, align 1

]]></Node>
<StgValue><ssdm name="sorted_labels_load_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_freqs_outer_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
get_freqs_outer_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="5">
<![CDATA[
get_freqs_outer_begin:4  %sorted_labels_load_1 = load i4* %sorted_labels_addr, align 1

]]></Node>
<StgValue><ssdm name="sorted_labels_load_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
get_freqs_outer_begin:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge:0  %freqs_2_V_3 = phi i4 [ %freqs_2_V_2, %get_freqs_outer_begin ], [ %select_ln879, %_ifconv ]

]]></Node>
<StgValue><ssdm name="freqs_2_V_3"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge:1  %freqs_1_V_3 = phi i4 [ %freqs_1_V_2, %get_freqs_outer_begin ], [ %select_ln879_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="freqs_1_V_3"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge:2  %freqs_0_V = phi i4 [ %freqs_0_V_2, %get_freqs_outer_begin ], [ %select_ln879_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="freqs_0_V"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge:3  %t_V = phi i4 [ 1, %get_freqs_outer_begin ], [ %local_cnt_V_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:4  %j_0_in = phi i32 [ %zext_ln169, %get_freqs_outer_begin ], [ %j, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j_0_in"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:5  %trunc_ln171 = trunc i32 %j_0_in to i2

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %j = add nsw i32 1, %j_0_in

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %icmp_ln171 = icmp eq i32 %j_0_in, 2

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:8  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2, i64 0)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:9  br i1 %icmp_ln171, label %get_freqs_outer_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1  %sext_ln172 = sext i32 %j to i64

]]></Node>
<StgValue><ssdm name="sext_ln172"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %sorted_labels_addr_2 = getelementptr [30 x i4]* %sorted_labels, i64 0, i64 %sext_ln172

]]></Node>
<StgValue><ssdm name="sorted_labels_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:3  %sorted_labels_load_2 = load i4* %sorted_labels_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sorted_labels_load_2"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="2">
<![CDATA[
get_freqs_outer_end:0  %tmp_4 = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %freqs_0_V, i4 %freqs_1_V_3, i4 %freqs_2_V_3, i2 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_freqs_outer_end:1  %icmp_ln883 = icmp eq i4 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
get_freqs_outer_end:2  %icmp_ln321 = icmp eq i2 %i3_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
get_freqs_outer_end:3  %icmp_ln321_1 = icmp eq i2 %i3_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
get_freqs_outer_end:4  %freqs_0_V_3 = select i1 %icmp_ln321_1, i4 %t_V, i4 %freqs_0_V

]]></Node>
<StgValue><ssdm name="freqs_0_V_3"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
get_freqs_outer_end:5  %or_ln883 = or i1 %icmp_ln883, %icmp_ln321_1

]]></Node>
<StgValue><ssdm name="or_ln883"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
get_freqs_outer_end:6  %select_ln883 = select i1 %icmp_ln321, i4 %freqs_2_V_3, i4 %t_V

]]></Node>
<StgValue><ssdm name="select_ln883"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
get_freqs_outer_end:7  %freqs_0_V_4 = select i1 %or_ln883, i4 %freqs_2_V_3, i4 %select_ln883

]]></Node>
<StgValue><ssdm name="freqs_0_V_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
get_freqs_outer_end:8  %select_ln883_2 = select i1 %icmp_ln321, i4 %t_V, i4 %freqs_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln883_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
get_freqs_outer_end:9  %freqs_0_V_5 = select i1 %or_ln883, i4 %freqs_1_V_3, i4 %select_ln883_2

]]></Node>
<StgValue><ssdm name="freqs_0_V_5"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
get_freqs_outer_end:10  %freqs_0_V_6 = select i1 %icmp_ln883, i4 %freqs_0_V, i4 %freqs_0_V_3

]]></Node>
<StgValue><ssdm name="freqs_0_V_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
get_freqs_outer_end:11  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
get_freqs_outer_end:12  br label %.preheader105

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln171"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:3  %sorted_labels_load_2 = load i4* %sorted_labels_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sorted_labels_load_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:4  %icmp_ln879 = icmp eq i4 %sorted_labels_load_1, %sorted_labels_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:5  %local_cnt_V = add i4 %t_V, 1

]]></Node>
<StgValue><ssdm name="local_cnt_V"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:6  %icmp_ln321_2 = icmp eq i2 %trunc_ln171, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_2"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:7  %select_ln321 = select i1 %icmp_ln321_2, i4 %freqs_2_V_3, i4 0

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:8  %icmp_ln321_3 = icmp eq i2 %trunc_ln171, -1

]]></Node>
<StgValue><ssdm name="icmp_ln321_3"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:9  %select_ln321_1 = select i1 %icmp_ln321_3, i4 %freqs_2_V_3, i4 %select_ln321

]]></Node>
<StgValue><ssdm name="select_ln321_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:10  %select_ln321_2 = select i1 %icmp_ln321_2, i4 0, i4 %freqs_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln321_2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:11  %select_ln321_3 = select i1 %icmp_ln321_3, i4 %freqs_1_V_3, i4 %select_ln321_2

]]></Node>
<StgValue><ssdm name="select_ln321_3"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:12  %select_ln321_4 = select i1 %icmp_ln321_3, i4 0, i4 %freqs_0_V

]]></Node>
<StgValue><ssdm name="select_ln321_4"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:13  %select_ln879 = select i1 %icmp_ln879, i4 %select_ln321_1, i4 %freqs_2_V_3

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:14  %select_ln879_1 = select i1 %icmp_ln879, i4 %select_ln321_3, i4 %freqs_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln879_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:15  %select_ln879_2 = select i1 %icmp_ln879, i4 %select_ln321_4, i4 %freqs_0_V

]]></Node>
<StgValue><ssdm name="select_ln879_2"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:16  %local_cnt_V_1 = select i1 %icmp_ln879, i4 %local_cnt_V, i4 %t_V

]]></Node>
<StgValue><ssdm name="local_cnt_V_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:17  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %p_022_0 = phi i4 [ %select_ln183, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_022_0"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %val_assign = phi i2 [ %i_1, %1 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %icmp_ln182 = icmp eq i2 %val_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln182, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln182"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln895_1 = icmp eq i2 %val_assign, 1

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2  %select_ln895 = select i1 %icmp_ln895_1, i4 %freqs_1_V_2, i4 %freqs_2_V_2

]]></Node>
<StgValue><ssdm name="select_ln895"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="4">
<![CDATA[
:3  %trunc_ln895 = trunc i4 %p_022_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln895"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="2">
<![CDATA[
:4  %tmp_3 = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %freqs_0_V_2, i4 %freqs_1_V_2, i4 %freqs_2_V_2, i2 %trunc_ln895)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln895 = icmp ugt i4 %select_ln895, %tmp_3

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="2">
<![CDATA[
:6  %max_idx_V = zext i2 %val_assign to i4

]]></Node>
<StgValue><ssdm name="max_idx_V"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:7  %select_ln183 = select i1 %icmp_ln895, i4 %max_idx_V, i4 %p_022_0

]]></Node>
<StgValue><ssdm name="select_ln183"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %i_1 = add i2 1, %val_assign

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln544 = zext i4 %p_022_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sorted_labels_addr_1 = getelementptr [30 x i4]* %sorted_labels, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="sorted_labels_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="5">
<![CDATA[
:2  %sorted_labels_load = load i4* %sorted_labels_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sorted_labels_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="5">
<![CDATA[
:2  %sorted_labels_load = load i4* %sorted_labels_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sorted_labels_load"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="4">
<![CDATA[
:3  ret i4 %sorted_labels_load

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
