179
~E 1 "../src/Adder.vhd" 5 Adder
~A 1 "../src/Adder.vhd" 19 Behavioral
~E 1 "../src/ALU.vhd" 8 ALU_VHDL
~A 1 "../src/ALU.vhd" 21 Behavioral
~E 1 "../src/control_unit.vhd" 4 Controller
~A 1 "../src/control_unit.vhd" 17 Behavioral
~E 1 "../src/cpu.vhd" 5 CPU
~A 1 "../src/cpu.vhd" 12 Behavioral
~E 1 "../src/TestBench/cpu_TB.vhd" 7 cpu_tb
~A 1 "../src/TestBench/cpu_TB.vhd" 10 TB_ARCHITECTURE
~E 1 "../src/data_memory.vhd" 7 DataMemory
~A 1 "../src/data_memory.vhd" 21 behav
~E 1 "../src/EX_MEM_REG.vhd" 7 EX_MEM_reg
~A 1 "../src/EX_MEM_REG.vhd" 50 EX_MEM_reg_beh
~E 1 "../src/EXE.vhd" 6 EXE
~A 1 "../src/EXE.vhd" 56 exe_beh
~E 1 "../src/read_file.vhd" 7 File_Reader
~A 1 "../src/read_file.vhd" 12 Behavioral
~E 1 "../src/fulladder.vhd" 5 FullAdder
~A 1 "../src/fulladder.vhd" 16 Behavioral
~E 1 "../src/ID_EX_reg.vhd" 9 ID_EX_reg
~A 1 "../src/ID_EX_reg.vhd" 62 ID_EX_register
~E 1 "../src/IF_ID_reg.vhd" 7 IF_ID_reg
~A 1 "../src/IF_ID_reg.vhd" 19 register_if_id
~E 1 "../src/ID.vhd" 10 inst_decode
~A 1 "../src/ID.vhd" 49 inst_dec_beh
~E 1 "../src/IF.vhd" 10 inst_fetch
~A 1 "../src/IF.vhd" 24 inst_fetch_beh
~E 1 "../src/instruction_memory.vhd" 9 instruction_memory
~A 1 "../src/instruction_memory.vhd" 19 behavioral
~E 1 "../src/MEM_WB_reg.vhd" 8 MEM_WB_reg
~A 1 "../src/MEM_WB_reg.vhd" 26 Behavioral
~E 1 "../src/memory.vhd" 8 Memory
~A 1 "../src/memory.vhd" 36 Behavioral
~E 1 "../src/pc_reg.vhd" 6 pc_reg
~A 1 "../src/pc_reg.vhd" 16 pc_reg_arc
~E 1 "../src/read_file.vhd" 8 read_text_file
~A 1 "../src/read_file.vhd" 15 Behavioral
~E 1 "../src/register_file.vhd" 5 register_file
~A 1 "../src/register_file.vhd" 19 reg_file_arc
~E 1 "../src/status_reg.vhd" 8 status_reg
~A 1 "../src/status_reg.vhd" 27 rtl
~C 1 "../src/TestBench/cpu_TB.vhd" 45 testbench_for_cpu
~E 1 "../src/write_back.vhd" 5 write_back
~A 1 "../src/write_back.vhd" 19 behavioral
