<stg><name>gradient_weight_y</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp><and_exp><literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="12" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:0  %r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:1  %zext_ln72 = zext i9 %r_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:2  %icmp_ln72 = icmp eq i9 %r_0, -73

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 439, i64 439, i64 439)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %r = add i9 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln72, label %7, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:0  %icmp_ln80 = icmp ugt i9 %r_0, 5

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:1  %icmp_ln80_1 = icmp ult i9 %r_0, -76

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1.preheader:2  %and_ln80 = and i1 %icmp_ln80, %icmp_ln80_1

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:3  %icmp_ln90 = icmp ugt i9 %r_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader:4  %add_ln92 = add i10 %zext_ln72, -3

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader:5  %tmp_3 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %add_ln92, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:6  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln96"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader1:0  %c_0 = phi i11 [ %c, %6 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1:1  %icmp_ln74 = icmp eq i11 %c_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1:3  %c = add i11 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln74, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln80, label %.preheader.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln90, label %5, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="11">
<![CDATA[
:0  %zext_ln92 = zext i11 %c_0 to i20

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %add_ln92_1 = add i20 %tmp_3, %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="20">
<![CDATA[
:2  %sext_ln92 = sext i20 %add_ln92_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %filt_grad_x_addr = getelementptr [446464 x float]* %filt_grad_x, i64 0, i64 %sext_ln92

]]></Node>
<StgValue><ssdm name="filt_grad_x_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %filt_grad_y_addr = getelementptr [446464 x float]* %filt_grad_y, i64 0, i64 %sext_ln92

]]></Node>
<StgValue><ssdm name="filt_grad_y_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %filt_grad_z_addr = getelementptr [446464 x float]* %filt_grad_z, i64 0, i64 %sext_ln92

]]></Node>
<StgValue><ssdm name="filt_grad_z_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:6  store float 0.000000e+00, float* %filt_grad_x_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:7  store float 0.000000e+00, float* %filt_grad_y_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:8  store float 0.000000e+00, float* %filt_grad_z_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
<literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="11">
<![CDATA[
.preheader.preheader:0  %zext_ln88 = zext i11 %c_0 to i20

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:1  %add_ln88 = add i20 %tmp_3, %zext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="20">
<![CDATA[
.preheader.preheader:2  %sext_ln88 = sext i20 %add_ln88 to i64

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %filt_grad_x_addr_1 = getelementptr [446464 x float]* %filt_grad_x, i64 0, i64 %sext_ln88

]]></Node>
<StgValue><ssdm name="filt_grad_x_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %filt_grad_y_addr_1 = getelementptr [446464 x float]* %filt_grad_y, i64 0, i64 %sext_ln88

]]></Node>
<StgValue><ssdm name="filt_grad_y_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %filt_grad_z_addr_1 = getelementptr [446464 x float]* %filt_grad_z, i64 0, i64 %sext_ln88

]]></Node>
<StgValue><ssdm name="filt_grad_z_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %acc_2_0 = phi float [ %acc_z, %2 ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_2_0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %acc_1_0 = phi float [ %acc_y, %2 ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_1_0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2  %acc_0_0 = phi float [ %acc_x, %2 ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="acc_0_0"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:3  %i_0 = phi i3 [ %i, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="3">
<![CDATA[
.preheader:4  %zext_ln82 = zext i3 %i_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %icmp_ln82 = icmp eq i3 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:7  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %icmp_ln82, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %sub_ln84 = sub i9 %r_0, %zext_ln82

]]></Node>
<StgValue><ssdm name="sub_ln84"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
:1  %tmp_4 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %sub_ln84, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="20" op_0_bw="19">
<![CDATA[
:2  %zext_ln84 = zext i19 %tmp_4 to i20

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %add_ln84 = add i20 %zext_ln88, %zext_ln84

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="20">
<![CDATA[
:4  %zext_ln84_1 = zext i20 %add_ln84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %gradient_x_addr = getelementptr [446464 x float]* @gradient_x, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="gradient_x_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %gradient_y_addr = getelementptr [446464 x float]* @gradient_y, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="gradient_y_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %gradient_z_addr = getelementptr [446464 x float]* @gradient_z, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="gradient_z_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="19">
<![CDATA[
:8  %gradient_x_load = load float* %gradient_x_addr, align 4

]]></Node>
<StgValue><ssdm name="gradient_x_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="3">
<![CDATA[
:9  %zext_ln84_2 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %GRAD_FILTER_addr = getelementptr inbounds [7 x float]* @GRAD_FILTER, i64 0, i64 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="GRAD_FILTER_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
:11  %GRAD_FILTER_load = load float* %GRAD_FILTER_addr, align 4

]]></Node>
<StgValue><ssdm name="GRAD_FILTER_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="19">
<![CDATA[
:14  %gradient_y_load = load float* %gradient_y_addr, align 4

]]></Node>
<StgValue><ssdm name="gradient_y_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="19">
<![CDATA[
:17  %gradient_z_load = load float* %gradient_z_addr, align 4

]]></Node>
<StgValue><ssdm name="gradient_z_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:0  store float %acc_0_0, float* %filt_grad_x_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:1  store float %acc_1_0, float* %filt_grad_y_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:2  store float %acc_2_0, float* %filt_grad_z_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80" val="1"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp><and_exp><literal name="and_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="19">
<![CDATA[
:8  %gradient_x_load = load float* %gradient_x_addr, align 4

]]></Node>
<StgValue><ssdm name="gradient_x_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
:11  %GRAD_FILTER_load = load float* %GRAD_FILTER_addr, align 4

]]></Node>
<StgValue><ssdm name="GRAD_FILTER_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="19">
<![CDATA[
:14  %gradient_y_load = load float* %gradient_y_addr, align 4

]]></Node>
<StgValue><ssdm name="gradient_y_load"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="19">
<![CDATA[
:17  %gradient_z_load = load float* %gradient_z_addr, align 4

]]></Node>
<StgValue><ssdm name="gradient_z_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp = fmul float %gradient_x_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_s = fmul float %gradient_y_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1 = fmul float %gradient_z_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp = fmul float %gradient_x_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_s = fmul float %gradient_y_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1 = fmul float %gradient_z_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp = fmul float %gradient_x_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_s = fmul float %gradient_y_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1 = fmul float %gradient_z_load, %GRAD_FILTER_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %acc_x = fadd float %acc_0_0, %tmp

]]></Node>
<StgValue><ssdm name="acc_x"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %acc_y = fadd float %acc_1_0, %tmp_s

]]></Node>
<StgValue><ssdm name="acc_y"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_z = fadd float %acc_2_0, %tmp_1

]]></Node>
<StgValue><ssdm name="acc_z"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %acc_x = fadd float %acc_0_0, %tmp

]]></Node>
<StgValue><ssdm name="acc_x"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %acc_y = fadd float %acc_1_0, %tmp_s

]]></Node>
<StgValue><ssdm name="acc_y"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_z = fadd float %acc_2_0, %tmp_1

]]></Node>
<StgValue><ssdm name="acc_z"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %acc_x = fadd float %acc_0_0, %tmp

]]></Node>
<StgValue><ssdm name="acc_x"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %acc_y = fadd float %acc_1_0, %tmp_s

]]></Node>
<StgValue><ssdm name="acc_y"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_z = fadd float %acc_2_0, %tmp_1

]]></Node>
<StgValue><ssdm name="acc_z"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %acc_x = fadd float %acc_0_0, %tmp

]]></Node>
<StgValue><ssdm name="acc_x"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %acc_y = fadd float %acc_1_0, %tmp_s

]]></Node>
<StgValue><ssdm name="acc_y"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_z = fadd float %acc_2_0, %tmp_1

]]></Node>
<StgValue><ssdm name="acc_z"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
