$comment
	File created using the following command:
		vcd file mips_verilog.msim.vcd -direction
$end
$date
	Thu Sep 22 14:54:46 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mips_verilog_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " RST $end
$var wire 1 # ALUResult [31] $end
$var wire 1 $ ALUResult [30] $end
$var wire 1 % ALUResult [29] $end
$var wire 1 & ALUResult [28] $end
$var wire 1 ' ALUResult [27] $end
$var wire 1 ( ALUResult [26] $end
$var wire 1 ) ALUResult [25] $end
$var wire 1 * ALUResult [24] $end
$var wire 1 + ALUResult [23] $end
$var wire 1 , ALUResult [22] $end
$var wire 1 - ALUResult [21] $end
$var wire 1 . ALUResult [20] $end
$var wire 1 / ALUResult [19] $end
$var wire 1 0 ALUResult [18] $end
$var wire 1 1 ALUResult [17] $end
$var wire 1 2 ALUResult [16] $end
$var wire 1 3 ALUResult [15] $end
$var wire 1 4 ALUResult [14] $end
$var wire 1 5 ALUResult [13] $end
$var wire 1 6 ALUResult [12] $end
$var wire 1 7 ALUResult [11] $end
$var wire 1 8 ALUResult [10] $end
$var wire 1 9 ALUResult [9] $end
$var wire 1 : ALUResult [8] $end
$var wire 1 ; ALUResult [7] $end
$var wire 1 < ALUResult [6] $end
$var wire 1 = ALUResult [5] $end
$var wire 1 > ALUResult [4] $end
$var wire 1 ? ALUResult [3] $end
$var wire 1 @ ALUResult [2] $end
$var wire 1 A ALUResult [1] $end
$var wire 1 B ALUResult [0] $end
$var wire 1 C MemData [31] $end
$var wire 1 D MemData [30] $end
$var wire 1 E MemData [29] $end
$var wire 1 F MemData [28] $end
$var wire 1 G MemData [27] $end
$var wire 1 H MemData [26] $end
$var wire 1 I MemData [25] $end
$var wire 1 J MemData [24] $end
$var wire 1 K MemData [23] $end
$var wire 1 L MemData [22] $end
$var wire 1 M MemData [21] $end
$var wire 1 N MemData [20] $end
$var wire 1 O MemData [19] $end
$var wire 1 P MemData [18] $end
$var wire 1 Q MemData [17] $end
$var wire 1 R MemData [16] $end
$var wire 1 S MemData [15] $end
$var wire 1 T MemData [14] $end
$var wire 1 U MemData [13] $end
$var wire 1 V MemData [12] $end
$var wire 1 W MemData [11] $end
$var wire 1 X MemData [10] $end
$var wire 1 Y MemData [9] $end
$var wire 1 Z MemData [8] $end
$var wire 1 [ MemData [7] $end
$var wire 1 \ MemData [6] $end
$var wire 1 ] MemData [5] $end
$var wire 1 ^ MemData [4] $end
$var wire 1 _ MemData [3] $end
$var wire 1 ` MemData [2] $end
$var wire 1 a MemData [1] $end
$var wire 1 b MemData [0] $end
$var wire 1 c PC [31] $end
$var wire 1 d PC [30] $end
$var wire 1 e PC [29] $end
$var wire 1 f PC [28] $end
$var wire 1 g PC [27] $end
$var wire 1 h PC [26] $end
$var wire 1 i PC [25] $end
$var wire 1 j PC [24] $end
$var wire 1 k PC [23] $end
$var wire 1 l PC [22] $end
$var wire 1 m PC [21] $end
$var wire 1 n PC [20] $end
$var wire 1 o PC [19] $end
$var wire 1 p PC [18] $end
$var wire 1 q PC [17] $end
$var wire 1 r PC [16] $end
$var wire 1 s PC [15] $end
$var wire 1 t PC [14] $end
$var wire 1 u PC [13] $end
$var wire 1 v PC [12] $end
$var wire 1 w PC [11] $end
$var wire 1 x PC [10] $end
$var wire 1 y PC [9] $end
$var wire 1 z PC [8] $end
$var wire 1 { PC [7] $end
$var wire 1 | PC [6] $end
$var wire 1 } PC [5] $end
$var wire 1 ~ PC [4] $end
$var wire 1 !! PC [3] $end
$var wire 1 "! PC [2] $end
$var wire 1 #! PC [1] $end
$var wire 1 $! PC [0] $end

$scope module i1 $end
$var wire 1 %! gnd $end
$var wire 1 &! vcc $end
$var wire 1 '! unknown $end
$var tri1 1 (! devclrn $end
$var tri1 1 )! devpor $end
$var tri1 1 *! devoe $end
$var wire 1 +! PC[0]~output_o $end
$var wire 1 ,! PC[1]~output_o $end
$var wire 1 -! PC[2]~output_o $end
$var wire 1 .! PC[3]~output_o $end
$var wire 1 /! PC[4]~output_o $end
$var wire 1 0! PC[5]~output_o $end
$var wire 1 1! PC[6]~output_o $end
$var wire 1 2! PC[7]~output_o $end
$var wire 1 3! PC[8]~output_o $end
$var wire 1 4! PC[9]~output_o $end
$var wire 1 5! PC[10]~output_o $end
$var wire 1 6! PC[11]~output_o $end
$var wire 1 7! PC[12]~output_o $end
$var wire 1 8! PC[13]~output_o $end
$var wire 1 9! PC[14]~output_o $end
$var wire 1 :! PC[15]~output_o $end
$var wire 1 ;! PC[16]~output_o $end
$var wire 1 <! PC[17]~output_o $end
$var wire 1 =! PC[18]~output_o $end
$var wire 1 >! PC[19]~output_o $end
$var wire 1 ?! PC[20]~output_o $end
$var wire 1 @! PC[21]~output_o $end
$var wire 1 A! PC[22]~output_o $end
$var wire 1 B! PC[23]~output_o $end
$var wire 1 C! PC[24]~output_o $end
$var wire 1 D! PC[25]~output_o $end
$var wire 1 E! PC[26]~output_o $end
$var wire 1 F! PC[27]~output_o $end
$var wire 1 G! PC[28]~output_o $end
$var wire 1 H! PC[29]~output_o $end
$var wire 1 I! PC[30]~output_o $end
$var wire 1 J! PC[31]~output_o $end
$var wire 1 K! ALUResult[0]~output_o $end
$var wire 1 L! ALUResult[1]~output_o $end
$var wire 1 M! ALUResult[2]~output_o $end
$var wire 1 N! ALUResult[3]~output_o $end
$var wire 1 O! ALUResult[4]~output_o $end
$var wire 1 P! ALUResult[5]~output_o $end
$var wire 1 Q! ALUResult[6]~output_o $end
$var wire 1 R! ALUResult[7]~output_o $end
$var wire 1 S! ALUResult[8]~output_o $end
$var wire 1 T! ALUResult[9]~output_o $end
$var wire 1 U! ALUResult[10]~output_o $end
$var wire 1 V! ALUResult[11]~output_o $end
$var wire 1 W! ALUResult[12]~output_o $end
$var wire 1 X! ALUResult[13]~output_o $end
$var wire 1 Y! ALUResult[14]~output_o $end
$var wire 1 Z! ALUResult[15]~output_o $end
$var wire 1 [! ALUResult[16]~output_o $end
$var wire 1 \! ALUResult[17]~output_o $end
$var wire 1 ]! ALUResult[18]~output_o $end
$var wire 1 ^! ALUResult[19]~output_o $end
$var wire 1 _! ALUResult[20]~output_o $end
$var wire 1 `! ALUResult[21]~output_o $end
$var wire 1 a! ALUResult[22]~output_o $end
$var wire 1 b! ALUResult[23]~output_o $end
$var wire 1 c! ALUResult[24]~output_o $end
$var wire 1 d! ALUResult[25]~output_o $end
$var wire 1 e! ALUResult[26]~output_o $end
$var wire 1 f! ALUResult[27]~output_o $end
$var wire 1 g! ALUResult[28]~output_o $end
$var wire 1 h! ALUResult[29]~output_o $end
$var wire 1 i! ALUResult[30]~output_o $end
$var wire 1 j! ALUResult[31]~output_o $end
$var wire 1 k! MemData[0]~output_o $end
$var wire 1 l! MemData[1]~output_o $end
$var wire 1 m! MemData[2]~output_o $end
$var wire 1 n! MemData[3]~output_o $end
$var wire 1 o! MemData[4]~output_o $end
$var wire 1 p! MemData[5]~output_o $end
$var wire 1 q! MemData[6]~output_o $end
$var wire 1 r! MemData[7]~output_o $end
$var wire 1 s! MemData[8]~output_o $end
$var wire 1 t! MemData[9]~output_o $end
$var wire 1 u! MemData[10]~output_o $end
$var wire 1 v! MemData[11]~output_o $end
$var wire 1 w! MemData[12]~output_o $end
$var wire 1 x! MemData[13]~output_o $end
$var wire 1 y! MemData[14]~output_o $end
$var wire 1 z! MemData[15]~output_o $end
$var wire 1 {! MemData[16]~output_o $end
$var wire 1 |! MemData[17]~output_o $end
$var wire 1 }! MemData[18]~output_o $end
$var wire 1 ~! MemData[19]~output_o $end
$var wire 1 !" MemData[20]~output_o $end
$var wire 1 "" MemData[21]~output_o $end
$var wire 1 #" MemData[22]~output_o $end
$var wire 1 $" MemData[23]~output_o $end
$var wire 1 %" MemData[24]~output_o $end
$var wire 1 &" MemData[25]~output_o $end
$var wire 1 '" MemData[26]~output_o $end
$var wire 1 (" MemData[27]~output_o $end
$var wire 1 )" MemData[28]~output_o $end
$var wire 1 *" MemData[29]~output_o $end
$var wire 1 +" MemData[30]~output_o $end
$var wire 1 ," MemData[31]~output_o $end
$var wire 1 -" CLK~input_o $end
$var wire 1 ." CLK~inputclkctrl_outclk $end
$var wire 1 /" PC_i8|PC[0]~32_combout $end
$var wire 1 0" PC_i8|PC[0]~33 $end
$var wire 1 1" PC_i8|PC[1]~34_combout $end
$var wire 1 2" PC_i8|PC[1]~35 $end
$var wire 1 3" PC_i8|PC[2]~36_combout $end
$var wire 1 4" PC_i8|PC[2]~37 $end
$var wire 1 5" PC_i8|PC[3]~38_combout $end
$var wire 1 6" PC_i8|PC[3]~39 $end
$var wire 1 7" PC_i8|PC[4]~40_combout $end
$var wire 1 8" PC_i8|PC[4]~41 $end
$var wire 1 9" PC_i8|PC[5]~42_combout $end
$var wire 1 :" PC_i8|PC[5]~43 $end
$var wire 1 ;" PC_i8|PC[6]~44_combout $end
$var wire 1 <" PC_i8|PC[6]~45 $end
$var wire 1 =" PC_i8|PC[7]~46_combout $end
$var wire 1 >" PC_i8|PC[7]~47 $end
$var wire 1 ?" PC_i8|PC[8]~48_combout $end
$var wire 1 @" PC_i8|PC[8]~49 $end
$var wire 1 A" PC_i8|PC[9]~50_combout $end
$var wire 1 B" PC_i8|PC[9]~51 $end
$var wire 1 C" PC_i8|PC[10]~52_combout $end
$var wire 1 D" PC_i8|PC[10]~53 $end
$var wire 1 E" PC_i8|PC[11]~54_combout $end
$var wire 1 F" PC_i8|PC[11]~55 $end
$var wire 1 G" PC_i8|PC[12]~56_combout $end
$var wire 1 H" PC_i8|PC[12]~57 $end
$var wire 1 I" PC_i8|PC[13]~58_combout $end
$var wire 1 J" PC_i8|PC[13]~59 $end
$var wire 1 K" PC_i8|PC[14]~60_combout $end
$var wire 1 L" PC_i8|PC[14]~61 $end
$var wire 1 M" PC_i8|PC[15]~62_combout $end
$var wire 1 N" PC_i8|PC[15]~63 $end
$var wire 1 O" PC_i8|PC[16]~64_combout $end
$var wire 1 P" PC_i8|PC[16]~65 $end
$var wire 1 Q" PC_i8|PC[17]~66_combout $end
$var wire 1 R" PC_i8|PC[17]~67 $end
$var wire 1 S" PC_i8|PC[18]~68_combout $end
$var wire 1 T" PC_i8|PC[18]~69 $end
$var wire 1 U" PC_i8|PC[19]~70_combout $end
$var wire 1 V" PC_i8|PC[19]~71 $end
$var wire 1 W" PC_i8|PC[20]~72_combout $end
$var wire 1 X" PC_i8|PC[20]~73 $end
$var wire 1 Y" PC_i8|PC[21]~74_combout $end
$var wire 1 Z" PC_i8|PC[21]~75 $end
$var wire 1 [" PC_i8|PC[22]~76_combout $end
$var wire 1 \" PC_i8|PC[22]~77 $end
$var wire 1 ]" PC_i8|PC[23]~78_combout $end
$var wire 1 ^" PC_i8|PC[23]~79 $end
$var wire 1 _" PC_i8|PC[24]~80_combout $end
$var wire 1 `" PC_i8|PC[24]~81 $end
$var wire 1 a" PC_i8|PC[25]~82_combout $end
$var wire 1 b" PC_i8|PC[25]~83 $end
$var wire 1 c" PC_i8|PC[26]~84_combout $end
$var wire 1 d" PC_i8|PC[26]~85 $end
$var wire 1 e" PC_i8|PC[27]~86_combout $end
$var wire 1 f" PC_i8|PC[27]~87 $end
$var wire 1 g" PC_i8|PC[28]~88_combout $end
$var wire 1 h" PC_i8|PC[28]~89 $end
$var wire 1 i" PC_i8|PC[29]~90_combout $end
$var wire 1 j" PC_i8|PC[29]~91 $end
$var wire 1 k" PC_i8|PC[30]~92_combout $end
$var wire 1 l" PC_i8|PC[30]~93 $end
$var wire 1 m" PC_i8|PC[31]~94_combout $end
$var wire 1 n" IMem_i9|instrucao~4_combout $end
$var wire 1 o" IMem_i9|instrucao~5_combout $end
$var wire 1 p" IMem_i9|instrucao~6_combout $end
$var wire 1 q" RST~input_o $end
$var wire 1 r" RST~inputclkctrl_outclk $end
$var wire 1 s" IMem_i9|instrucao~7_combout $end
$var wire 1 t" RegFile_i0|registradores[10][0]~0_combout $end
$var wire 1 u" RegFile_i0|registradores[10][0]~q $end
$var wire 1 v" RegFile_i0|registradores[9][0]~1_combout $end
$var wire 1 w" RegFile_i0|registradores[9][0]~q $end
$var wire 1 x" IMem_i9|instrucao~2_combout $end
$var wire 1 y" IMem_i9|instrucao~3_combout $end
$var wire 1 z" Mux_4x1_NBits_i2|Mux31~2_combout $end
$var wire 1 {" Mux_4x1_NBits_i2|Mux31~3_combout $end
$var wire 1 |" UlaCtrl_i13|Mux3~2_combout $end
$var wire 1 }" RegFile_i0|registradores[10][3]~q $end
$var wire 1 ~" Ula_i4|Add0~100_combout $end
$var wire 1 !# Ula_i4|Add0~97_combout $end
$var wire 1 "# Ula_i4|Add0~210_combout $end
$var wire 1 ## IMem_i9|instrucao~8_combout $end
$var wire 1 $# Ula_i4|Mux29~9_combout $end
$var wire 1 %# RegFile_i0|registradores[11][0]~2_combout $end
$var wire 1 &# RegFile_i0|registradores[11][2]~q $end
$var wire 1 '# RegFile_i0|Mux61~2_combout $end
$var wire 1 (# RegFile_i0|registradores[10][2]~q $end
$var wire 1 )# IMem_i9|instrucao~9_combout $end
$var wire 1 *# IMem_i9|instrucao~10_combout $end
$var wire 1 +# Mux_2x1_NBits_i3|out[2]~360_combout $end
$var wire 1 ,# Mux_2x1_NBits_i3|out[2]~361_combout $end
$var wire 1 -# RegFile_i0|Mux63~2_combout $end
$var wire 1 .# RegFile_i0|registradores[11][0]~q $end
$var wire 1 /# Mux_2x1_NBits_i3|out[0]~356_combout $end
$var wire 1 0# Mux_2x1_NBits_i3|out[0]~357_combout $end
$var wire 1 1# RegFile_i0|registradores[10][1]~q $end
$var wire 1 2# Mux_4x1_NBits_i2|Mux30~0_combout $end
$var wire 1 3# IMem_i9|instrucao~11_combout $end
$var wire 1 4# RegFile_i0|registradores[9][1]~q $end
$var wire 1 5# RegFile_i0|Mux62~2_combout $end
$var wire 1 6# Mux_4x1_NBits_i2|Mux30~1_combout $end
$var wire 1 7# Ula_i4|ShiftLeft0~13_combout $end
$var wire 1 8# Ula_i4|Add0~185_combout $end
$var wire 1 9# Mux_2x1_NBits_i3|out[0]~375_combout $end
$var wire 1 :# UlaCtrl_i13|WideOr3~2_combout $end
$var wire 1 ;# Ula_i4|Add0~113_combout $end
$var wire 1 <# Ula_i4|Add0~115_cout $end
$var wire 1 =# Ula_i4|Add0~117 $end
$var wire 1 ># Ula_i4|Add0~118_combout $end
$var wire 1 ?# Ula_i4|Mux30~1_combout $end
$var wire 1 @# RegFile_i0|registradores[11][1]~q $end
$var wire 1 A# Mux_2x1_NBits_i3|out[1]~358_combout $end
$var wire 1 B# Mux_2x1_NBits_i3|out[1]~359_combout $end
$var wire 1 C# Ula_i4|Mux28~12_combout $end
$var wire 1 D# Mux_4x1_NBits_i2|Mux29~3_combout $end
$var wire 1 E# Ula_i4|ShiftLeft0~14_combout $end
$var wire 1 F# Ula_i4|ShiftLeft0~15_combout $end
$var wire 1 G# Ula_i4|ShiftLeft0~112_combout $end
$var wire 1 H# Mux_2x1_NBits_i3|out[2]~376_combout $end
$var wire 1 I# Ula_i4|Add0~119 $end
$var wire 1 J# Ula_i4|Add0~121_combout $end
$var wire 1 K# Ula_i4|Mux29~8_combout $end
$var wire 1 L# RegFile_i0|registradores[9][2]~q $end
$var wire 1 M# Mux_4x1_NBits_i2|Mux29~2_combout $end
$var wire 1 N# Ula_i4|Add0~120_combout $end
$var wire 1 O# Ula_i4|Add0~122 $end
$var wire 1 P# Ula_i4|Add0~123_combout $end
$var wire 1 Q# Ula_i4|ShiftLeft0~16_combout $end
$var wire 1 R# RegFile_i0|Mux60~2_combout $end
$var wire 1 S# Mux_4x1_NBits_i2|Mux24~3_combout $end
$var wire 1 T# RegFile_i0|registradores[9][3]~q $end
$var wire 1 U# Mux_4x1_NBits_i2|Mux28~1_combout $end
$var wire 1 V# Mux_4x1_NBits_i2|Mux28~0_combout $end
$var wire 1 W# Ula_i4|ShiftLeft0~17_combout $end
$var wire 1 X# Ula_i4|ShiftLeft0~18_combout $end
$var wire 1 Y# Ula_i4|Mux28~10_combout $end
$var wire 1 Z# RegFile_i0|registradores[11][3]~q $end
$var wire 1 [# Mux_2x1_NBits_i3|out[3]~362_combout $end
$var wire 1 \# Mux_2x1_NBits_i3|out[3]~363_combout $end
$var wire 1 ]# Mux_2x1_NBits_i3|out[3]~377_combout $end
$var wire 1 ^# RegFile_i0|registradores[9][8]~q $end
$var wire 1 _# RegFile_i0|Mux55~2_combout $end
$var wire 1 `# Mux_4x1_NBits_i2|Mux23~0_combout $end
$var wire 1 a# Ula_i4|Add0~191_combout $end
$var wire 1 b# RegFile_i0|registradores[9][7]~q $end
$var wire 1 c# RegFile_i0|registradores[10][7]~q $end
$var wire 1 d# RegFile_i0|Mux56~2_combout $end
$var wire 1 e# Mux_4x1_NBits_i2|Mux24~2_combout $end
$var wire 1 f# Ula_i4|Add0~190_combout $end
$var wire 1 g# RegFile_i0|registradores[10][6]~q $end
$var wire 1 h# RegFile_i0|registradores[9][6]~q $end
$var wire 1 i# RegFile_i0|Mux57~2_combout $end
$var wire 1 j# Mux_4x1_NBits_i2|Mux25~0_combout $end
$var wire 1 k# Ula_i4|Add0~189_combout $end
$var wire 1 l# RegFile_i0|registradores[10][5]~q $end
$var wire 1 m# RegFile_i0|registradores[9][5]~feeder_combout $end
$var wire 1 n# RegFile_i0|registradores[9][5]~q $end
$var wire 1 o# Mux_4x1_NBits_i2|Mux26~2_combout $end
$var wire 1 p# Mux_4x1_NBits_i2|Mux26~3_combout $end
$var wire 1 q# Ula_i4|Add0~127_combout $end
$var wire 1 r# RegFile_i0|registradores[9][4]~q $end
$var wire 1 s# RegFile_i0|Mux59~2_combout $end
$var wire 1 t# RegFile_i0|registradores[11][4]~feeder_combout $end
$var wire 1 u# RegFile_i0|registradores[11][4]~q $end
$var wire 1 v# Mux_2x1_NBits_i3|out[4]~364_combout $end
$var wire 1 w# Mux_2x1_NBits_i3|out[4]~365_combout $end
$var wire 1 x# Mux_2x1_NBits_i3|out[4]~378_combout $end
$var wire 1 y# Ula_i4|Add0~124 $end
$var wire 1 z# Ula_i4|Add0~125_combout $end
$var wire 1 {# Ula_i4|Mux27~4_combout $end
$var wire 1 |# Ula_i4|ShiftLeft0~19_combout $end
$var wire 1 }# Ula_i4|ShiftLeft0~21_combout $end
$var wire 1 ~# Ula_i4|ShiftLeft0~20_combout $end
$var wire 1 !$ Ula_i4|ShiftLeft0~22_combout $end
$var wire 1 "$ Ula_i4|ShiftLeft0~23_combout $end
$var wire 1 #$ Ula_i4|Mux27~2_combout $end
$var wire 1 $$ Ula_i4|Mux27~3_combout $end
$var wire 1 %$ RegFile_i0|registradores[10][4]~q $end
$var wire 1 &$ Mux_4x1_NBits_i2|Mux27~0_combout $end
$var wire 1 '$ Ula_i4|Add0~188_combout $end
$var wire 1 ($ Ula_i4|Add0~126 $end
$var wire 1 )$ Ula_i4|Add0~128_combout $end
$var wire 1 *$ Mux_4x1_NBits_i2|Mux26~4_combout $end
$var wire 1 +$ Ula_i4|Mux26~4_combout $end
$var wire 1 ,$ Ula_i4|ShiftLeft0~24_combout $end
$var wire 1 -$ Ula_i4|ShiftLeft0~25_combout $end
$var wire 1 .$ Ula_i4|ShiftLeft0~26_combout $end
$var wire 1 /$ Ula_i4|ShiftLeft0~27_combout $end
$var wire 1 0$ Ula_i4|Mux26~2_combout $end
$var wire 1 1$ Ula_i4|Mux26~3_combout $end
$var wire 1 2$ RegFile_i0|registradores[11][5]~feeder_combout $end
$var wire 1 3$ RegFile_i0|registradores[11][5]~q $end
$var wire 1 4$ RegFile_i0|Mux58~2_combout $end
$var wire 1 5$ Mux_2x1_NBits_i3|out[5]~332_combout $end
$var wire 1 6$ Mux_2x1_NBits_i3|out[5]~333_combout $end
$var wire 1 7$ Mux_2x1_NBits_i3|out[5]~366_combout $end
$var wire 1 8$ Ula_i4|Add0~129 $end
$var wire 1 9$ Ula_i4|Add0~130_combout $end
$var wire 1 :$ Ula_i4|Mux25~4_combout $end
$var wire 1 ;$ Ula_i4|ShiftLeft0~28_combout $end
$var wire 1 <$ Ula_i4|ShiftLeft0~29_combout $end
$var wire 1 =$ Ula_i4|ShiftLeft0~30_combout $end
$var wire 1 >$ Ula_i4|Mux25~2_combout $end
$var wire 1 ?$ Ula_i4|Mux25~3_combout $end
$var wire 1 @$ RegFile_i0|registradores[11][6]~feeder_combout $end
$var wire 1 A$ RegFile_i0|registradores[11][6]~q $end
$var wire 1 B$ Mux_2x1_NBits_i3|out[6]~334_combout $end
$var wire 1 C$ Mux_2x1_NBits_i3|out[6]~335_combout $end
$var wire 1 D$ Mux_2x1_NBits_i3|out[6]~367_combout $end
$var wire 1 E$ Ula_i4|Add0~131 $end
$var wire 1 F$ Ula_i4|Add0~132_combout $end
$var wire 1 G$ Ula_i4|Mux24~4_combout $end
$var wire 1 H$ Ula_i4|ShiftLeft0~32_combout $end
$var wire 1 I$ Ula_i4|ShiftLeft0~33_combout $end
$var wire 1 J$ Ula_i4|ShiftLeft0~31_combout $end
$var wire 1 K$ Ula_i4|ShiftLeft0~34_combout $end
$var wire 1 L$ Ula_i4|Mux24~2_combout $end
$var wire 1 M$ Ula_i4|Mux24~3_combout $end
$var wire 1 N$ RegFile_i0|registradores[11][7]~feeder_combout $end
$var wire 1 O$ RegFile_i0|registradores[11][7]~q $end
$var wire 1 P$ Mux_2x1_NBits_i3|out[7]~336_combout $end
$var wire 1 Q$ Mux_2x1_NBits_i3|out[7]~337_combout $end
$var wire 1 R$ Mux_2x1_NBits_i3|out[7]~368_combout $end
$var wire 1 S$ Ula_i4|Add0~133 $end
$var wire 1 T$ Ula_i4|Add0~134_combout $end
$var wire 1 U$ Ula_i4|ShiftLeft0~35_combout $end
$var wire 1 V$ Ula_i4|ShiftLeft0~36_combout $end
$var wire 1 W$ Ula_i4|ShiftLeft0~37_combout $end
$var wire 1 X$ Ula_i4|ShiftLeft0~38_combout $end
$var wire 1 Y$ Ula_i4|ShiftLeft0~39_combout $end
$var wire 1 Z$ Ula_i4|Mux23~8_combout $end
$var wire 1 [$ RegFile_i0|registradores[10][8]~q $end
$var wire 1 \$ Mux_2x1_NBits_i3|out[8]~70_combout $end
$var wire 1 ]$ Mux_2x1_NBits_i3|out[8]~65_combout $end
$var wire 1 ^$ Mux_2x1_NBits_i3|out[8]~382_combout $end
$var wire 1 _$ Ula_i4|ShiftLeft0~4_combout $end
$var wire 1 `$ RegFile_i0|registradores[10][20]~q $end
$var wire 1 a$ RegFile_i0|Mux43~2_combout $end
$var wire 1 b$ Mux_4x1_NBits_i2|Mux11~0_combout $end
$var wire 1 c$ Ula_i4|Add0~200_combout $end
$var wire 1 d$ Ula_i4|ShiftLeft0~43_combout $end
$var wire 1 e$ Ula_i4|ShiftLeft0~40_combout $end
$var wire 1 f$ Ula_i4|ShiftLeft0~41_combout $end
$var wire 1 g$ Ula_i4|ShiftLeft0~42_combout $end
$var wire 1 h$ Ula_i4|ShiftLeft0~44_combout $end
$var wire 1 i$ RegFile_i0|registradores[9][9]~q $end
$var wire 1 j$ Mux_2x1_NBits_i3|out[9]~88_combout $end
$var wire 1 k$ Mux_2x1_NBits_i3|out[9]~83_combout $end
$var wire 1 l$ Mux_2x1_NBits_i3|out[9]~383_combout $end
$var wire 1 m$ Ula_i4|Add0~192_combout $end
$var wire 1 n$ Ula_i4|Add0~135 $end
$var wire 1 o$ Ula_i4|Add0~136_combout $end
$var wire 1 p$ Ula_i4|Mux22~8_combout $end
$var wire 1 q$ RegFile_i0|registradores[10][9]~q $end
$var wire 1 r$ RegFile_i0|Mux54~2_combout $end
$var wire 1 s$ Mux_4x1_NBits_i2|Mux22~0_combout $end
$var wire 1 t$ Ula_i4|ShiftLeft0~45_combout $end
$var wire 1 u$ Ula_i4|ShiftLeft0~46_combout $end
$var wire 1 v$ Ula_i4|ShiftLeft0~47_combout $end
$var wire 1 w$ Ula_i4|ShiftLeft0~48_combout $end
$var wire 1 x$ Ula_i4|Add0~193_combout $end
$var wire 1 y$ RegFile_i0|registradores[9][10]~q $end
$var wire 1 z$ Mux_2x1_NBits_i3|out[10]~106_combout $end
$var wire 1 {$ Mux_2x1_NBits_i3|out[10]~101_combout $end
$var wire 1 |$ Mux_2x1_NBits_i3|out[10]~384_combout $end
$var wire 1 }$ Ula_i4|Add0~137 $end
$var wire 1 ~$ Ula_i4|Add0~138_combout $end
$var wire 1 !% Ula_i4|Mux21~8_combout $end
$var wire 1 "% RegFile_i0|registradores[10][10]~q $end
$var wire 1 #% RegFile_i0|Mux53~2_combout $end
$var wire 1 $% Mux_4x1_NBits_i2|Mux21~0_combout $end
$var wire 1 %% Ula_i4|ShiftLeft0~52_combout $end
$var wire 1 &% RegFile_i0|registradores[9][11]~q $end
$var wire 1 '% Mux_2x1_NBits_i3|out[11]~124_combout $end
$var wire 1 (% Mux_2x1_NBits_i3|out[11]~119_combout $end
$var wire 1 )% Mux_2x1_NBits_i3|out[11]~385_combout $end
$var wire 1 *% Ula_i4|Add0~140_combout $end
$var wire 1 +% Ula_i4|Add0~139 $end
$var wire 1 ,% Ula_i4|Add0~141_combout $end
$var wire 1 -% Ula_i4|Mux20~8_combout $end
$var wire 1 .% RegFile_i0|registradores[10][11]~feeder_combout $end
$var wire 1 /% RegFile_i0|registradores[10][11]~q $end
$var wire 1 0% Mux_4x1_NBits_i2|Mux20~2_combout $end
$var wire 1 1% Mux_4x1_NBits_i2|Mux20~3_combout $end
$var wire 1 2% Ula_i4|ShiftLeft0~49_combout $end
$var wire 1 3% Ula_i4|ShiftLeft0~50_combout $end
$var wire 1 4% Ula_i4|ShiftLeft0~51_combout $end
$var wire 1 5% Ula_i4|Add0~143_combout $end
$var wire 1 6% RegFile_i0|registradores[10][12]~q $end
$var wire 1 7% Mux_2x1_NBits_i3|out[12]~142_combout $end
$var wire 1 8% Mux_2x1_NBits_i3|out[12]~137_combout $end
$var wire 1 9% Mux_2x1_NBits_i3|out[12]~386_combout $end
$var wire 1 :% Ula_i4|Add0~142 $end
$var wire 1 ;% Ula_i4|Add0~144_combout $end
$var wire 1 <% Ula_i4|ShiftLeft0~53_combout $end
$var wire 1 =% Ula_i4|ShiftLeft0~54_combout $end
$var wire 1 >% Ula_i4|ShiftLeft0~113_combout $end
$var wire 1 ?% Ula_i4|ShiftLeft0~55_combout $end
$var wire 1 @% Ula_i4|ShiftLeft0~56_combout $end
$var wire 1 A% Ula_i4|ShiftLeft0~57_combout $end
$var wire 1 B% Ula_i4|Mux19~8_combout $end
$var wire 1 C% Ula_i4|Mux19~9_combout $end
$var wire 1 D% Ula_i4|Mux19~combout $end
$var wire 1 E% RegFile_i0|registradores[9][12]~q $end
$var wire 1 F% Mux_4x1_NBits_i2|Mux19~2_combout $end
$var wire 1 G% Mux_4x1_NBits_i2|Mux19~3_combout $end
$var wire 1 H% Ula_i4|ShiftLeft0~59_combout $end
$var wire 1 I% Ula_i4|ShiftLeft0~60_combout $end
$var wire 1 J% Ula_i4|ShiftLeft0~61_combout $end
$var wire 1 K% Ula_i4|ShiftLeft0~58_combout $end
$var wire 1 L% Ula_i4|Mux18~0_combout $end
$var wire 1 M% Ula_i4|Add0~194_combout $end
$var wire 1 N% RegFile_i0|registradores[10][13]~q $end
$var wire 1 O% Mux_2x1_NBits_i3|out[13]~160_combout $end
$var wire 1 P% Mux_2x1_NBits_i3|out[13]~155_combout $end
$var wire 1 Q% Mux_2x1_NBits_i3|out[13]~387_combout $end
$var wire 1 R% Ula_i4|Add0~145 $end
$var wire 1 S% Ula_i4|Add0~146_combout $end
$var wire 1 T% Ula_i4|Mux18~1_combout $end
$var wire 1 U% RegFile_i0|registradores[9][13]~q $end
$var wire 1 V% RegFile_i0|Mux50~2_combout $end
$var wire 1 W% Mux_4x1_NBits_i2|Mux18~0_combout $end
$var wire 1 X% Ula_i4|ShiftLeft0~63_combout $end
$var wire 1 Y% Ula_i4|ShiftLeft0~64_combout $end
$var wire 1 Z% Ula_i4|ShiftLeft0~65_combout $end
$var wire 1 [% Ula_i4|ShiftLeft0~62_combout $end
$var wire 1 \% Ula_i4|ShiftLeft0~66_combout $end
$var wire 1 ]% RegFile_i0|registradores[9][14]~q $end
$var wire 1 ^% Mux_2x1_NBits_i3|out[14]~178_combout $end
$var wire 1 _% Mux_2x1_NBits_i3|out[14]~173_combout $end
$var wire 1 `% Mux_2x1_NBits_i3|out[14]~388_combout $end
$var wire 1 a% Ula_i4|Add0~148_combout $end
$var wire 1 b% Ula_i4|Add0~147 $end
$var wire 1 c% Ula_i4|Add0~149_combout $end
$var wire 1 d% Ula_i4|Mux17~8_combout $end
$var wire 1 e% RegFile_i0|registradores[10][14]~q $end
$var wire 1 f% Mux_4x1_NBits_i2|Mux17~2_combout $end
$var wire 1 g% Mux_4x1_NBits_i2|Mux17~3_combout $end
$var wire 1 h% Ula_i4|ShiftLeft0~70_combout $end
$var wire 1 i% Ula_i4|ShiftLeft0~67_combout $end
$var wire 1 j% Ula_i4|ShiftLeft0~71_combout $end
$var wire 1 k% RegFile_i0|registradores[10][15]~q $end
$var wire 1 l% Mux_2x1_NBits_i3|out[15]~196_combout $end
$var wire 1 m% Mux_2x1_NBits_i3|out[15]~191_combout $end
$var wire 1 n% Mux_2x1_NBits_i3|out[15]~389_combout $end
$var wire 1 o% Ula_i4|Add0~195_combout $end
$var wire 1 p% Ula_i4|Add0~150 $end
$var wire 1 q% Ula_i4|Add0~151_combout $end
$var wire 1 r% Ula_i4|Mux16~8_combout $end
$var wire 1 s% RegFile_i0|registradores[9][15]~q $end
$var wire 1 t% RegFile_i0|Mux48~2_combout $end
$var wire 1 u% Mux_4x1_NBits_i2|Mux16~0_combout $end
$var wire 1 v% Ula_i4|ShiftLeft0~68_combout $end
$var wire 1 w% Ula_i4|ShiftLeft0~69_combout $end
$var wire 1 x% RegFile_i0|registradores[9][16]~q $end
$var wire 1 y% RegFile_i0|Mux47~2_combout $end
$var wire 1 z% RegFile_i0|registradores[11][16]~q $end
$var wire 1 {% Mux_2x1_NBits_i3|out[16]~338_combout $end
$var wire 1 |% Mux_2x1_NBits_i3|out[16]~339_combout $end
$var wire 1 }% Ula_i4|result~0_combout $end
$var wire 1 ~% Ula_i4|ShiftLeft0~75_combout $end
$var wire 1 !& Ula_i4|ShiftLeft0~76_combout $end
$var wire 1 "& Ula_i4|Mux15~0_combout $end
$var wire 1 #& Ula_i4|ShiftLeft0~72_combout $end
$var wire 1 $& Ula_i4|ShiftLeft0~73_combout $end
$var wire 1 %& Ula_i4|ShiftLeft0~74_combout $end
$var wire 1 && Ula_i4|Mux15~1_combout $end
$var wire 1 '& Ula_i4|Add0~196_combout $end
$var wire 1 (& Mux_2x1_NBits_i3|out[16]~369_combout $end
$var wire 1 )& Ula_i4|Add0~152 $end
$var wire 1 *& Ula_i4|Add0~153_combout $end
$var wire 1 +& Ula_i4|Mux15~2_combout $end
$var wire 1 ,& RegFile_i0|registradores[10][16]~q $end
$var wire 1 -& Mux_4x1_NBits_i2|Mux15~0_combout $end
$var wire 1 .& Ula_i4|ShiftLeft0~78_combout $end
$var wire 1 /& Ula_i4|ShiftLeft0~79_combout $end
$var wire 1 0& Ula_i4|Mux14~0_combout $end
$var wire 1 1& Ula_i4|Add0~197_combout $end
$var wire 1 2& RegFile_i0|registradores[10][17]~q $end
$var wire 1 3& Mux_2x1_NBits_i3|out[17]~214_combout $end
$var wire 1 4& Mux_2x1_NBits_i3|out[17]~209_combout $end
$var wire 1 5& Mux_2x1_NBits_i3|out[17]~390_combout $end
$var wire 1 6& Ula_i4|Add0~154 $end
$var wire 1 7& Ula_i4|Add0~155_combout $end
$var wire 1 8& Ula_i4|Mux14~1_combout $end
$var wire 1 9& RegFile_i0|registradores[9][17]~q $end
$var wire 1 :& RegFile_i0|Mux46~2_combout $end
$var wire 1 ;& Mux_4x1_NBits_i2|Mux14~0_combout $end
$var wire 1 <& Ula_i4|ShiftLeft0~77_combout $end
$var wire 1 =& RegFile_i0|registradores[10][19]~q $end
$var wire 1 >& RegFile_i0|Mux44~2_combout $end
$var wire 1 ?& Mux_4x1_NBits_i2|Mux12~0_combout $end
$var wire 1 @& Ula_i4|Add0~198_combout $end
$var wire 1 A& RegFile_i0|registradores[9][18]~q $end
$var wire 1 B& Mux_2x1_NBits_i3|out[18]~232_combout $end
$var wire 1 C& Mux_2x1_NBits_i3|out[18]~227_combout $end
$var wire 1 D& Mux_2x1_NBits_i3|out[18]~391_combout $end
$var wire 1 E& Ula_i4|Add0~156 $end
$var wire 1 F& Ula_i4|Add0~157_combout $end
$var wire 1 G& Ula_i4|ShiftLeft0~80_combout $end
$var wire 1 H& Ula_i4|ShiftLeft0~81_combout $end
$var wire 1 I& Ula_i4|ShiftLeft0~82_combout $end
$var wire 1 J& Ula_i4|Mux13~0_combout $end
$var wire 1 K& Ula_i4|Mux13~1_combout $end
$var wire 1 L& RegFile_i0|registradores[10][18]~q $end
$var wire 1 M& RegFile_i0|Mux45~2_combout $end
$var wire 1 N& Mux_4x1_NBits_i2|Mux13~0_combout $end
$var wire 1 O& Ula_i4|ShiftLeft0~83_combout $end
$var wire 1 P& Ula_i4|ShiftLeft0~84_combout $end
$var wire 1 Q& Ula_i4|ShiftLeft0~85_combout $end
$var wire 1 R& Ula_i4|Mux12~0_combout $end
$var wire 1 S& Ula_i4|Add0~199_combout $end
$var wire 1 T& Ula_i4|Add0~158 $end
$var wire 1 U& Ula_i4|Add0~159_combout $end
$var wire 1 V& Ula_i4|Mux12~1_combout $end
$var wire 1 W& RegFile_i0|registradores[9][19]~q $end
$var wire 1 X& Mux_2x1_NBits_i3|out[19]~250_combout $end
$var wire 1 Y& Mux_2x1_NBits_i3|out[19]~245_combout $end
$var wire 1 Z& Mux_2x1_NBits_i3|out[19]~392_combout $end
$var wire 1 [& Ula_i4|Add0~160 $end
$var wire 1 \& Ula_i4|Add0~161_combout $end
$var wire 1 ]& Ula_i4|ShiftLeft0~86_combout $end
$var wire 1 ^& Ula_i4|ShiftLeft0~87_combout $end
$var wire 1 _& Ula_i4|ShiftLeft0~88_combout $end
$var wire 1 `& Ula_i4|Mux11~0_combout $end
$var wire 1 a& Ula_i4|Mux11~1_combout $end
$var wire 1 b& RegFile_i0|registradores[9][20]~q $end
$var wire 1 c& Mux_2x1_NBits_i3|out[20]~268_combout $end
$var wire 1 d& Mux_2x1_NBits_i3|out[20]~263_combout $end
$var wire 1 e& Mux_2x1_NBits_i3|out[20]~393_combout $end
$var wire 1 f& Ula_i4|ShiftLeft0~7_combout $end
$var wire 1 g& Ula_i4|ShiftLeft0~5_combout $end
$var wire 1 h& Ula_i4|ShiftLeft0~6_combout $end
$var wire 1 i& Ula_i4|ShiftLeft0~8_combout $end
$var wire 1 j& Ula_i4|Mux16~9_combout $end
$var wire 1 k& RegFile_i0|registradores[10][30]~q $end
$var wire 1 l& Mux_4x1_NBits_i2|Mux1~2_combout $end
$var wire 1 m& Mux_4x1_NBits_i2|Mux1~3_combout $end
$var wire 1 n& Ula_i4|Mux0~0_combout $end
$var wire 1 o& Ula_i4|Mux28~11_combout $end
$var wire 1 p& RegFile_i0|registradores[9][26]~q $end
$var wire 1 q& RegFile_i0|Mux37~2_combout $end
$var wire 1 r& Mux_2x1_NBits_i3|out[26]~344_combout $end
$var wire 1 s& RegFile_i0|registradores[11][26]~q $end
$var wire 1 t& Mux_2x1_NBits_i3|out[26]~345_combout $end
$var wire 1 u& Mux_2x1_NBits_i3|out[26]~372_combout $end
$var wire 1 v& Ula_i4|Add0~206_combout $end
$var wire 1 w& RegFile_i0|registradores[11][25]~q $end
$var wire 1 x& RegFile_i0|registradores[9][25]~q $end
$var wire 1 y& Mux_2x1_NBits_i3|out[25]~342_combout $end
$var wire 1 z& Mux_2x1_NBits_i3|out[25]~343_combout $end
$var wire 1 {& Mux_2x1_NBits_i3|out[25]~371_combout $end
$var wire 1 |& RegFile_i0|registradores[11][24]~q $end
$var wire 1 }& RegFile_i0|registradores[9][24]~q $end
$var wire 1 ~& RegFile_i0|Mux39~2_combout $end
$var wire 1 !' Mux_2x1_NBits_i3|out[24]~340_combout $end
$var wire 1 "' Mux_2x1_NBits_i3|out[24]~341_combout $end
$var wire 1 #' Mux_2x1_NBits_i3|out[24]~370_combout $end
$var wire 1 $' RegFile_i0|registradores[10][23]~q $end
$var wire 1 %' RegFile_i0|Mux40~2_combout $end
$var wire 1 &' Mux_4x1_NBits_i2|Mux8~0_combout $end
$var wire 1 '' Ula_i4|Add0~203_combout $end
$var wire 1 (' RegFile_i0|registradores[10][22]~q $end
$var wire 1 )' RegFile_i0|Mux41~2_combout $end
$var wire 1 *' Mux_4x1_NBits_i2|Mux9~0_combout $end
$var wire 1 +' Ula_i4|Add0~202_combout $end
$var wire 1 ,' RegFile_i0|registradores[10][21]~q $end
$var wire 1 -' RegFile_i0|Mux42~2_combout $end
$var wire 1 .' Mux_4x1_NBits_i2|Mux10~0_combout $end
$var wire 1 /' Ula_i4|ShiftLeft0~89_combout $end
$var wire 1 0' Ula_i4|ShiftLeft0~90_combout $end
$var wire 1 1' Ula_i4|ShiftLeft0~91_combout $end
$var wire 1 2' Ula_i4|Mux10~0_combout $end
$var wire 1 3' Ula_i4|Add0~201_combout $end
$var wire 1 4' Ula_i4|Add0~162 $end
$var wire 1 5' Ula_i4|Add0~163_combout $end
$var wire 1 6' Ula_i4|Mux10~1_combout $end
$var wire 1 7' RegFile_i0|registradores[9][21]~q $end
$var wire 1 8' Mux_2x1_NBits_i3|out[21]~286_combout $end
$var wire 1 9' Mux_2x1_NBits_i3|out[21]~281_combout $end
$var wire 1 :' Mux_2x1_NBits_i3|out[21]~394_combout $end
$var wire 1 ;' Ula_i4|Add0~164 $end
$var wire 1 <' Ula_i4|Add0~165_combout $end
$var wire 1 =' Ula_i4|ShiftLeft0~92_combout $end
$var wire 1 >' Ula_i4|ShiftLeft0~93_combout $end
$var wire 1 ?' Ula_i4|ShiftLeft0~94_combout $end
$var wire 1 @' Ula_i4|Mux9~0_combout $end
$var wire 1 A' Ula_i4|Mux9~1_combout $end
$var wire 1 B' RegFile_i0|registradores[9][22]~q $end
$var wire 1 C' Mux_2x1_NBits_i3|out[22]~304_combout $end
$var wire 1 D' Mux_2x1_NBits_i3|out[22]~299_combout $end
$var wire 1 E' Mux_2x1_NBits_i3|out[22]~395_combout $end
$var wire 1 F' Ula_i4|Add0~166 $end
$var wire 1 G' Ula_i4|Add0~167_combout $end
$var wire 1 H' Ula_i4|ShiftLeft0~95_combout $end
$var wire 1 I' Ula_i4|ShiftLeft0~96_combout $end
$var wire 1 J' Ula_i4|ShiftLeft0~97_combout $end
$var wire 1 K' Ula_i4|Mux8~0_combout $end
$var wire 1 L' Ula_i4|Mux8~1_combout $end
$var wire 1 M' RegFile_i0|registradores[9][23]~q $end
$var wire 1 N' Mux_2x1_NBits_i3|out[23]~322_combout $end
$var wire 1 O' Mux_2x1_NBits_i3|out[23]~317_combout $end
$var wire 1 P' Mux_2x1_NBits_i3|out[23]~396_combout $end
$var wire 1 Q' Ula_i4|Add0~168 $end
$var wire 1 R' Ula_i4|Add0~169_combout $end
$var wire 1 S' Ula_i4|Mux7~6_combout $end
$var wire 1 T' Ula_i4|Mux6~2_combout $end
$var wire 1 U' Ula_i4|Mux6~3_combout $end
$var wire 1 V' Ula_i4|ShiftLeft0~98_combout $end
$var wire 1 W' Ula_i4|ShiftLeft0~99_combout $end
$var wire 1 X' Ula_i4|Mux7~2_combout $end
$var wire 1 Y' Ula_i4|Mux7~3_combout $end
$var wire 1 Z' Ula_i4|Mux7~4_combout $end
$var wire 1 [' Ula_i4|Mux7~5_combout $end
$var wire 1 \' RegFile_i0|registradores[10][24]~q $end
$var wire 1 ]' Mux_4x1_NBits_i2|Mux7~0_combout $end
$var wire 1 ^' Ula_i4|Add0~204_combout $end
$var wire 1 _' Ula_i4|Add0~170 $end
$var wire 1 `' Ula_i4|Add0~171_combout $end
$var wire 1 a' Ula_i4|Mux6~8_combout $end
$var wire 1 b' Ula_i4|ShiftLeft0~100_combout $end
$var wire 1 c' Ula_i4|ShiftLeft0~101_combout $end
$var wire 1 d' Ula_i4|Mux6~4_combout $end
$var wire 1 e' Ula_i4|Mux6~5_combout $end
$var wire 1 f' Ula_i4|Mux6~6_combout $end
$var wire 1 g' Ula_i4|Mux6~7_combout $end
$var wire 1 h' RegFile_i0|registradores[10][25]~q $end
$var wire 1 i' RegFile_i0|Mux38~2_combout $end
$var wire 1 j' Mux_4x1_NBits_i2|Mux6~0_combout $end
$var wire 1 k' Ula_i4|Add0~205_combout $end
$var wire 1 l' Ula_i4|Add0~172 $end
$var wire 1 m' Ula_i4|Add0~173_combout $end
$var wire 1 n' Ula_i4|Mux5~6_combout $end
$var wire 1 o' Ula_i4|ShiftLeft0~102_combout $end
$var wire 1 p' Ula_i4|ShiftLeft0~103_combout $end
$var wire 1 q' Ula_i4|ShiftLeft0~104_combout $end
$var wire 1 r' Ula_i4|Mux5~2_combout $end
$var wire 1 s' Ula_i4|Mux5~3_combout $end
$var wire 1 t' Ula_i4|Mux5~4_combout $end
$var wire 1 u' Ula_i4|Mux5~5_combout $end
$var wire 1 v' RegFile_i0|registradores[10][26]~q $end
$var wire 1 w' Mux_4x1_NBits_i2|Mux5~0_combout $end
$var wire 1 x' Ula_i4|ShiftLeft0~108_combout $end
$var wire 1 y' Ula_i4|Mux3~0_combout $end
$var wire 1 z' Ula_i4|Mux3~1_combout $end
$var wire 1 {' RegFile_i0|registradores[11][28]~q $end
$var wire 1 |' RegFile_i0|registradores[10][28]~q $end
$var wire 1 }' Mux_2x1_NBits_i3|out[28]~348_combout $end
$var wire 1 ~' Mux_2x1_NBits_i3|out[28]~349_combout $end
$var wire 1 !( Mux_2x1_NBits_i3|out[28]~374_combout $end
$var wire 1 "( Ula_i4|Add0~186_combout $end
$var wire 1 #( RegFile_i0|registradores[11][27]~q $end
$var wire 1 $( RegFile_i0|registradores[10][27]~q $end
$var wire 1 %( RegFile_i0|Mux36~2_combout $end
$var wire 1 &( Mux_2x1_NBits_i3|out[27]~346_combout $end
$var wire 1 '( Mux_2x1_NBits_i3|out[27]~347_combout $end
$var wire 1 (( Mux_2x1_NBits_i3|out[27]~373_combout $end
$var wire 1 )( Ula_i4|Add0~174 $end
$var wire 1 *( Ula_i4|Add0~175_combout $end
$var wire 1 +( Ula_i4|Mux4~6_combout $end
$var wire 1 ,( Ula_i4|ShiftLeft0~106_combout $end
$var wire 1 -( Ula_i4|ShiftLeft0~107_combout $end
$var wire 1 .( Ula_i4|ShiftLeft0~105_combout $end
$var wire 1 /( Ula_i4|Mux4~2_combout $end
$var wire 1 0( Ula_i4|Mux4~3_combout $end
$var wire 1 1( Ula_i4|Mux4~4_combout $end
$var wire 1 2( Ula_i4|Mux4~5_combout $end
$var wire 1 3( RegFile_i0|registradores[9][27]~q $end
$var wire 1 4( Mux_4x1_NBits_i2|Mux4~0_combout $end
$var wire 1 5( Ula_i4|Add0~207_combout $end
$var wire 1 6( Ula_i4|Add0~176 $end
$var wire 1 7( Ula_i4|Add0~177_combout $end
$var wire 1 8( Ula_i4|Mux3~2_combout $end
$var wire 1 9( Ula_i4|Mux3~3_combout $end
$var wire 1 :( Ula_i4|Mux3~4_combout $end
$var wire 1 ;( RegFile_i0|registradores[9][28]~q $end
$var wire 1 <( RegFile_i0|Mux35~2_combout $end
$var wire 1 =( Mux_4x1_NBits_i2|Mux3~0_combout $end
$var wire 1 >( Mux_4x1_NBits_i2|Mux3~1_combout $end
$var wire 1 ?( Ula_i4|ShiftLeft0~109_combout $end
$var wire 1 @( Ula_i4|ShiftLeft0~110_combout $end
$var wire 1 A( Ula_i4|ShiftLeft0~111_combout $end
$var wire 1 B( Ula_i4|Mux2~0_combout $end
$var wire 1 C( Ula_i4|Mux2~1_combout $end
$var wire 1 D( Ula_i4|Add0~208_combout $end
$var wire 1 E( RegFile_i0|registradores[11][29]~q $end
$var wire 1 F( RegFile_i0|registradores[10][29]~feeder_combout $end
$var wire 1 G( RegFile_i0|registradores[10][29]~q $end
$var wire 1 H( RegFile_i0|Mux34~2_combout $end
$var wire 1 I( Mux_2x1_NBits_i3|out[29]~352_combout $end
$var wire 1 J( Mux_2x1_NBits_i3|out[29]~353_combout $end
$var wire 1 K( Mux_2x1_NBits_i3|out[29]~379_combout $end
$var wire 1 L( Ula_i4|Add0~178 $end
$var wire 1 M( Ula_i4|Add0~179_combout $end
$var wire 1 N( Ula_i4|Mux2~2_combout $end
$var wire 1 O( Ula_i4|Mux2~3_combout $end
$var wire 1 P( Ula_i4|Mux2~4_combout $end
$var wire 1 Q( RegFile_i0|registradores[9][29]~q $end
$var wire 1 R( Mux_4x1_NBits_i2|Mux2~2_combout $end
$var wire 1 S( Mux_4x1_NBits_i2|Mux2~3_combout $end
$var wire 1 T( Ula_i4|Mux1~0_combout $end
$var wire 1 U( Ula_i4|Mux1~1_combout $end
$var wire 1 V( Ula_i4|Mux1~2_combout $end
$var wire 1 W( Mux_2x1_NBits_i3|out[30]~380_combout $end
$var wire 1 X( Ula_i4|Add0~209_combout $end
$var wire 1 Y( Ula_i4|Add0~180 $end
$var wire 1 Z( Ula_i4|Add0~181_combout $end
$var wire 1 [( Ula_i4|Mux1~3_combout $end
$var wire 1 \( RegFile_i0|registradores[9][30]~q $end
$var wire 1 ]( RegFile_i0|Mux33~2_combout $end
$var wire 1 ^( RegFile_i0|registradores[11][30]~q $end
$var wire 1 _( Mux_2x1_NBits_i3|out[30]~354_combout $end
$var wire 1 `( Mux_2x1_NBits_i3|out[30]~355_combout $end
$var wire 1 a( RegFile_i0|registradores[10][31]~q $end
$var wire 1 b( RegFile_i0|Mux32~2_combout $end
$var wire 1 c( RegFile_i0|registradores[9][31]~q $end
$var wire 1 d( Mux_4x1_NBits_i2|Mux0~0_combout $end
$var wire 1 e( Mux_4x1_NBits_i2|Mux0~1_combout $end
$var wire 1 f( Ula_i4|Mux0~1_combout $end
$var wire 1 g( Ula_i4|Mux0~2_combout $end
$var wire 1 h( Ula_i4|Mux0~3_combout $end
$var wire 1 i( Mux_2x1_NBits_i3|out[31]~381_combout $end
$var wire 1 j( Ula_i4|Add0~187_combout $end
$var wire 1 k( Ula_i4|Add0~182 $end
$var wire 1 l( Ula_i4|Add0~183_combout $end
$var wire 1 m( Ula_i4|Mux0~4_combout $end
$var wire 1 n( RegFile_i0|registradores[11][31]~q $end
$var wire 1 o( Mux_2x1_NBits_i3|out[31]~350_combout $end
$var wire 1 p( Mux_2x1_NBits_i3|out[31]~351_combout $end
$var wire 1 q( Ula_i4|ShiftLeft0~11_combout $end
$var wire 1 r( Ula_i4|ShiftLeft0~10_combout $end
$var wire 1 s( Ula_i4|ShiftLeft0~9_combout $end
$var wire 1 t( Ula_i4|ShiftLeft0~12_combout $end
$var wire 1 u( Ula_i4|Mux30~0_combout $end
$var wire 1 v( Ula_i4|Add0~116_combout $end
$var wire 1 w( Ula_i4|Mux31~0_combout $end
$var wire 1 x( PC_i8|PC [31] $end
$var wire 1 y( PC_i8|PC [30] $end
$var wire 1 z( PC_i8|PC [29] $end
$var wire 1 {( PC_i8|PC [28] $end
$var wire 1 |( PC_i8|PC [27] $end
$var wire 1 }( PC_i8|PC [26] $end
$var wire 1 ~( PC_i8|PC [25] $end
$var wire 1 !) PC_i8|PC [24] $end
$var wire 1 ") PC_i8|PC [23] $end
$var wire 1 #) PC_i8|PC [22] $end
$var wire 1 $) PC_i8|PC [21] $end
$var wire 1 %) PC_i8|PC [20] $end
$var wire 1 &) PC_i8|PC [19] $end
$var wire 1 ') PC_i8|PC [18] $end
$var wire 1 () PC_i8|PC [17] $end
$var wire 1 )) PC_i8|PC [16] $end
$var wire 1 *) PC_i8|PC [15] $end
$var wire 1 +) PC_i8|PC [14] $end
$var wire 1 ,) PC_i8|PC [13] $end
$var wire 1 -) PC_i8|PC [12] $end
$var wire 1 .) PC_i8|PC [11] $end
$var wire 1 /) PC_i8|PC [10] $end
$var wire 1 0) PC_i8|PC [9] $end
$var wire 1 1) PC_i8|PC [8] $end
$var wire 1 2) PC_i8|PC [7] $end
$var wire 1 3) PC_i8|PC [6] $end
$var wire 1 4) PC_i8|PC [5] $end
$var wire 1 5) PC_i8|PC [4] $end
$var wire 1 6) PC_i8|PC [3] $end
$var wire 1 7) PC_i8|PC [2] $end
$var wire 1 8) PC_i8|PC [1] $end
$var wire 1 9) PC_i8|PC [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0B
1A
0@
1?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0%!
1&!
x'!
1(!
1)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
12"
03"
04"
05"
16"
07"
08"
09"
1:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
1F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
1N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
1V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
1^"
0_"
0`"
0a"
1b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
1j"
0k"
0l"
0m"
1n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
1x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
13#
04#
05#
16#
17#
18#
09#
0:#
0;#
0<#
1=#
1>#
1?#
0@#
0A#
1B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
1O#
1P#
0Q#
0R#
0S#
0T#
1U#
1V#
1W#
1X#
1Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
1($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
1E$
0F$
0G$
0H$
0I$
1J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
1U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
1_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
1n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
1+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
1C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
1R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
1p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
1~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
16&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
1T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
1f&
1g&
1h&
1i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
14'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
1F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
1Z'
0['
0\'
0]'
0^'
1_'
0`'
0a'
0b'
0c'
0d'
0e'
1f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
1t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
1)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
11(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
1L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
1T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
1f(
0g(
0h(
0i(
0j(
1k(
0l(
0m(
0n(
0o(
0p(
1q(
1r(
1s(
1t(
0u(
0v(
0w(
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
0z(
0y(
0x(
$end
#50000
1!
1-"
1."
1T#
14#
19)
1+!
1[#
15#
10"
1$!
0/"
1\#
0B#
11"
1U'
1o&
0~%
1]#
1Q#
1d$
0U$
1C#
1B(
1y'
1%%
1y#
0P#
0X#
0f(
0T(
1.$
1I#
0>#
1z#
1K%
1J#
0Y#
0?#
0L!
0N!
0?
0A
1$$
1K#
1M!
1O!
1>
1@
1t#
#140000
0!
0-"
0."
#360000
1!
1-"
1."
1r#
0T#
1L#
04#
18)
09)
0+!
1,!
1s#
0[#
0U#
1'#
05#
1S#
03#
1)#
0"#
0v"
1t"
1p"
02"
00"
1#!
0$!
01"
1/"
1w#
0\#
0V#
1,#
1B#
06#
1*#
0y#
1P#
1o(
1_(
1I(
1&(
1}'
1!'
1y&
1r&
1{%
1P$
1B$
15$
1v#
1[#
1N#
1D#
1A#
1;#
1/#
1+#
1{"
12"
13"
11"
1T'
1#$
1x#
0o&
0]#
0W#
1n&
1H#
1|#
1E#
0C#
1~#
08#
07#
0o(
1`(
0_(
0I(
0&(
1~'
0}'
1"'
0!'
0y&
1t&
0r&
1|%
0{%
0P$
1C$
0B$
05$
0v#
0[#
10#
0/#
0+#
0z#
0O#
0J#
1v(
1Y#
03"
1N!
1/(
1r'
1d'
1X'
1z#
1C(
0B(
1z'
0y'
0%%
1K$
1"$
0J$
0.$
0K%
1g$
1J#
1F#
1!$
0~#
0I#
0q(
1W(
0`(
1!(
0~'
0Z'
1#'
0"'
0t'
1u&
0t&
1(&
1}%
0|%
1D$
1>$
0C$
0w#
0|#
1W#
19#
17#
00#
0,#
1?
0$$
0K#
1w(
1K!
0M!
0O!
0C(
0z'
0#$
0K$
1K%
0g$
1h$
1=$
1G#
1X$
0"$
0!$
0J#
0t(
1Z(
1q(
0W(
0r(
17(
0!(
0s(
1R'
1Z'
0#'
1m'
1t'
0u&
0h&
1*&
1"&
0(&
0}%
0_$
19$
0D$
0>$
0U'
0T'
0x#
1J$
0F#
0=#
0v(
1,$
0n&
1U$
1|#
0W#
09#
07#
1~%
0d$
0Q#
0H#
0>
0@
1B
1$$
1K#
0t#
1M!
1O!
0h$
1e'
1&&
1Y$
0X$
0Z(
19(
1r(
07(
1s(
0R'
0m'
0i&
1h&
0*&
0"&
1_$
09$
10(
0/(
0r'
0d'
0X'
1s'
1Y'
0z#
0=$
0G#
1>#
1/$
1f(
1T(
0J$
1F#
1=#
1v(
0K%
0,$
1!&
1O#
1J#
1>
1@
0K#
1[(
1['
1u'
1+&
1?$
0w(
1t#
0K!
1Q!
1[!
1e!
1c!
1i!
0M!
0e'
0Y'
0&&
0Y$
1t(
09(
1i&
00(
0s'
1G#
0>#
0/$
0P#
0@
1$
1*
1(
12
1<
0B
0+&
0[(
1:(
0['
0u'
0?$
0$$
1K#
1?#
1w(
1@$
1K!
1L!
1M!
0O!
0Q!
0e!
0c!
1g!
0i!
0[!
02
0$
1&
0*
0(
0<
0>
1@
1A
1B
0:(
0?#
0Y#
0@$
0t#
0N!
0L!
0g!
0&
0A
0?
#450000
0!
0-"
0."
#560000
1!
1-"
1."
1(#
1u"
19)
1+!
1M#
1+#
1/#
1z"
1p#
0)#
1s"
0p"
10"
1$!
0/"
0N#
1,#
10#
0;#
1g%
1a%
1G%
1?%
15%
11%
1*%
1*$
1q#
0*#
1%#
1##
0t"
0/#
0+#
02"
01"
0J#
1T'
1n&
0~%
1d$
0U$
1Q#
1H#
0G#
0!&
1>%
0|#
1W#
19#
17#
0v(
1X%
1c%
1@%
1;%
12%
1,%
1-$
1+$
1)$
1w#
0A#
00#
0p#
1N#
1;#
13"
1g(
0f(
1U(
0T(
1%&
1K%
1=$
1,$
0O#
0?%
1J$
1.$
1v%
0X%
1H%
02%
1;$
0-$
0F#
0=#
1Y%
13%
10$
1U'
1#$
1x#
0>%
1|#
0W#
09#
07#
0g%
0a%
0G%
05%
01%
0*%
0*$
0q#
0K#
0w(
1d%
1D%
1-%
11$
1P!
1V!
1W!
1Y!
0K!
0M!
0g(
0U(
1X'
1/$
1P#
0Y%
0@%
1K$
0K%
1g$
1w%
1I%
03%
1<$
0.$
0=$
1>#
1I&
1h%
1/(
1r'
1d'
1z#
1"$
0J$
0v%
0H%
0;$
1F#
1=#
1v(
0,$
0c%
0;%
0,%
0+$
0)$
0@
0B
14
16
17
1=
1.%
12$
1m#
00$
0I&
0%&
1h$
1Q&
0h%
1/&
1v$
1=$
0g$
0/$
1j%
0K$
0w%
0I%
0<$
0>#
1Y#
1?#
1$$
1w(
0d%
0D%
0-%
01$
0P!
0V!
0W!
0Y!
1K!
1O!
1L!
1N!
1e'
0j%
1w$
0h$
0Q&
0/&
0v$
1?
1A
1>
1B
04
06
07
0=
0?#
1t#
0.%
02$
0m#
0L!
1s'
0e'
0w$
0A
0s'
#630000
0!
0-"
0."
#1000000
