// Robot-general validation for W1b grim::multi_target_position_device.
//
// Prints each baked target's world position (from the batched extraction) and each
// end-effector's world position (from end_effector_pose_device) so the Python test
// can compare against a NumPy world-FK oracle (Xw[anchor] @ [offset,1]) and assert
// the offset==0 targets equal the corresponding end_effector_pose positions.
//
// Also self-checks THREAD-INVARIANCE: the single-block kernel must produce identical
// output at 1 / 32 / 256 threads (a core GRiM invariant). Correctness only, no timing.
#define GRIM_HEADER
#include "grim.cuh"
#include <cstdio>
#include <cmath>
#include <vector>
#include <algorithm>

using T = double;
constexpr int NQ  = grim::NUM_POS;
constexpr int NT  = grim::NUM_MULTI_TARGETS;
constexpr int NEE = grim::NUM_EES;

#define CK(x) do{ cudaError_t e=(x); if(e){ printf("CUDA ERR %s @ %d: %s\n",#x,__LINE__,cudaGetErrorString(e)); return 2; } }while(0)

// Batched multi-target positions -> d_out (3*NT).
__global__ void mt_kernel(T *d_out, const T *d_q, const grim::robotModel<T> *m) {
    __shared__ T s_out[3*NT];
    grim::multi_target_position_device<T>(s_out, d_q, m);
    __syncthreads();
    if (threadIdx.x == 0 && threadIdx.y == 0)
        for (int i = 0; i < 3*NT; ++i) d_out[i] = s_out[i];
}

// Forced-spill twin: TIER_MINIMAL routes the FK scratch (s_Xworld) to d_workspace.
// Output must be BIT-identical to the TIER_SHARED path (whole-arena spill only relocates
// the same computation). Exercises the collision consumer's tight-smem code path.
__global__ void mt_kernel_spill(T *d_out, const T *d_q, const grim::robotModel<T> *m, T *d_ws) {
    __shared__ T s_out[3*NT];
    grim::multi_target_position_device<T, grim::TIER_MINIMAL>(s_out, d_q, m, d_ws);
    __syncthreads();
    if (threadIdx.x == 0 && threadIdx.y == 0)
        for (int i = 0; i < 3*NT; ++i) d_out[i] = s_out[i];
}

// End-effector poses (6 per ee) -> d_pose (6*NEE); rows 0..2 per ee are the xyz.
__global__ void ee_kernel(T *d_pose, const T *d_q, const grim::robotModel<T> *m) {
    __shared__ T s_pose[6*NEE];
    grim::end_effector_pose_device<T>(s_pose, d_q, m);
    __syncthreads();
    if (threadIdx.x == 0 && threadIdx.y == 0)
        for (int i = 0; i < 6*NEE; ++i) d_pose[i] = s_pose[i];
}

int main(){
    const grim::robotModel<T> *d_m = grim::init_robotModel<T>();
    size_t smem = std::max(grim::MULTI_TARGET_POSITION_DYNAMIC_SHARED_MEM_BYTES<T>(),
                           grim::END_EFFECTOR_POSE_DYNAMIC_SHARED_MEM_BYTES<T>());

    std::vector<T> hq(NQ); for(int i=0;i<NQ;++i) hq[i]=0.2*sin(0.7*i)+0.1;
    T *d_q,*d_out,*d_pose;
    CK(cudaMalloc(&d_q,NQ*sizeof(T)));
    CK(cudaMalloc(&d_out,3*NT*sizeof(T)));
    CK(cudaMalloc(&d_pose,6*NEE*sizeof(T)));
    CK(cudaMemcpy(d_q,hq.data(),NQ*sizeof(T),cudaMemcpyHostToDevice));

    cudaFuncSetAttribute(mt_kernel, cudaFuncAttributeMaxDynamicSharedMemorySize,(int)smem);
    cudaFuncSetAttribute(ee_kernel, cudaFuncAttributeMaxDynamicSharedMemorySize,(int)smem);

    // ---- thread-invariance: identical output at 1 / 32 / 256 threads ----
    const int threadCounts[3] = {1, 32, 256};
    std::vector<std::vector<T>> res(3, std::vector<T>(3*NT));
    for (int k=0;k<3;++k){
        mt_kernel<<<1,threadCounts[k],smem>>>(d_out,d_q,d_m); CK(cudaDeviceSynchronize());
        CK(cudaMemcpy(res[k].data(),d_out,3*NT*sizeof(T),cudaMemcpyDeviceToHost));
    }
    double tinv=0; for(int k=1;k<3;++k) for(int i=0;i<3*NT;++i) tinv=std::max(tinv,fabs(res[k][i]-res[0][i]));
    printf("THREADINV maxdiff=%.3e\n", tinv);

    // ---- forced-spill: TIER_MINIMAL scratch->d_workspace must be BIT-identical ----
    size_t smem_spill = grim::MULTI_TARGET_POSITION_DYNAMIC_SHARED_MEM_BYTES<T, grim::TIER_MINIMAL>();
    size_t ws_bytes   = grim::MULTI_TARGET_POSITION_DEVICE_INLINE_WORKSPACE_BYTES<T, grim::TIER_MINIMAL>();
    T *d_ws=nullptr; if (ws_bytes) CK(cudaMalloc(&d_ws, ws_bytes));
    cudaFuncSetAttribute(mt_kernel_spill, cudaFuncAttributeMaxDynamicSharedMemorySize,(int)smem_spill);
    std::vector<T> res_spill(3*NT);
    mt_kernel_spill<<<1,256,smem_spill>>>(d_out,d_q,d_m,d_ws); CK(cudaDeviceSynchronize());
    CK(cudaMemcpy(res_spill.data(),d_out,3*NT*sizeof(T),cudaMemcpyDeviceToHost));
    double spilldiff=0; for(int i=0;i<3*NT;++i) spilldiff=std::max(spilldiff,fabs(res_spill[i]-res[2][i]));
    printf("SPILLDIFF maxdiff=%.3e (smem %zu->%zu, ws %zu B)\n",
           spilldiff, grim::MULTI_TARGET_POSITION_DYNAMIC_SHARED_MEM_BYTES<T>(), smem_spill, ws_bytes);

    // ---- production kernel path (W2b Component B): TIER_SHARED (smem staging)
    // vs TIER_MINIMAL (direct-to-output + SO-band workspace slot) must be
    // BIT-identical over a small varying-q batch ----
    double kdiff = 0;
    {
        const int NTS = 4;
        std::vector<T> hq4(NQ*NTS);
        for (int k=0;k<NTS;++k) for(int i=0;i<NQ;++i) hq4[k*NQ+i]=0.2*sin(0.7*i+0.3*k)+0.1;
        T *d_q4,*d_out4; unsigned char *d_wsk;
        CK(cudaMalloc(&d_q4,NQ*NTS*sizeof(T)));
        CK(cudaMalloc(&d_out4,3*NT*NTS*sizeof(T)));
        size_t wsk_bytes = grim::GRIM_WORKSPACE_BYTES_PER_TIMESTEP<T>()*NTS;
        CK(cudaMalloc(&d_wsk, wsk_bytes ? wsk_bytes : 1));
        CK(cudaMemcpy(d_q4,hq4.data(),NQ*NTS*sizeof(T),cudaMemcpyHostToDevice));
        std::vector<T> out_sh(3*NT*NTS), out_min(3*NT*NTS);
        size_t k_smem_sh  = grim::MULTI_TARGET_POSITION_DYNAMIC_SHARED_MEM_BYTES<T, grim::TIER_SHARED>();
        size_t k_smem_min = grim::MULTI_TARGET_POSITION_DYNAMIC_SHARED_MEM_BYTES<T, grim::TIER_MINIMAL>();
        cudaFuncSetAttribute(grim::multi_target_position_kernel<T, grim::TIER_SHARED>,  cudaFuncAttributeMaxDynamicSharedMemorySize,(int)k_smem_sh);
        cudaFuncSetAttribute(grim::multi_target_position_kernel<T, grim::TIER_MINIMAL>,cudaFuncAttributeMaxDynamicSharedMemorySize,(int)k_smem_min);
        grim::multi_target_position_kernel<T, grim::TIER_SHARED><<<NTS,128,k_smem_sh>>>(d_out4,d_wsk,d_q4,NQ,d_m,NTS);
        CK(cudaDeviceSynchronize());
        CK(cudaMemcpy(out_sh.data(),d_out4,3*NT*NTS*sizeof(T),cudaMemcpyDeviceToHost));
        grim::multi_target_position_kernel<T, grim::TIER_MINIMAL><<<NTS,128,k_smem_min>>>(d_out4,d_wsk,d_q4,NQ,d_m,NTS);
        CK(cudaDeviceSynchronize());
        CK(cudaMemcpy(out_min.data(),d_out4,3*NT*NTS*sizeof(T),cudaMemcpyDeviceToHost));
        for(size_t i=0;i<out_sh.size();++i) kdiff=std::max(kdiff,fabs(out_sh[i]-out_min[i]));
        printf("KERNELTIER maxdiff=%.3e (smem %zu vs %zu, kws %zu B)\n", kdiff, k_smem_sh, k_smem_min, wsk_bytes);
    }

    // ee poses (256 threads)
    std::vector<T> hpose(6*NEE);
    ee_kernel<<<1,256,smem>>>(d_pose,d_q,d_m); CK(cudaDeviceSynchronize());
    CK(cudaMemcpy(hpose.data(),d_pose,6*NEE*sizeof(T),cudaMemcpyDeviceToHost));

    // dump (use the 256-thread multi-target result)
    for(int t=0;t<NT;++t) printf("MT %d % .17g % .17g % .17g\n", t, res[2][3*t+0], res[2][3*t+1], res[2][3*t+2]);
    for(int e=0;e<NEE;++e) printf("EE %d % .17g % .17g % .17g\n", e, hpose[6*e+0], hpose[6*e+1], hpose[6*e+2]);

    if (tinv > 1e-9) { printf("RESULT: FAIL (thread-variance %.3e)\n", tinv); return 3; }
    if (spilldiff != 0.0) { printf("RESULT: FAIL (spill non-bit-identical %.3e)\n", spilldiff); return 4; }
    if (kdiff != 0.0) { printf("RESULT: FAIL (kernel tier non-bit-identical %.3e)\n", kdiff); return 5; }
    printf("RESULT: PASS\n");
    return 0;
}
