============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           Apr 14 2025  03:59:49 pm
  Module:                 risc_cpu
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (79 ps) Setup Check with Pin ir_out_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) ctrl_state_reg_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) ir_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     469                  
     Required Time:=    4531                  
      Launch Clock:-       0                  
         Data Path:-    4452                  
             Slack:=      79                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ctrl_state_reg_reg[2]/CK -       -     R     (arrival)      3    -     0     0       0    (-,-) 
  ctrl_state_reg_reg[2]/Q  -       CK->Q F     DFFRX1        10 29.4   497   498     498    (-,-) 
  g3156__9315/Y            -       S0->Y R     MX2X1         14 36.8   560   557    1056    (-,-) 
  g537/Y                   -       A->Y  F     CLKINVX1       3  9.4   235   296    1352    (-,-) 
  g614__1881/Y             -       A->Y  F     AND2XL         4 11.9   366   301    1653    (-,-) 
  g566__6161/Y             -       B->Y  F     AND2X1         8 21.8   370   346    1999    (-,-) 
  g986__7482/Y             -       A1->Y F     AO22XL         1  4.5   157   302    2301    (-,-) 
  g907__2883/Y             -       C0->Y R     AOI221XL       1  4.5   457   281    2582    (-,-) 
  g875__4733/Y             -       C->Y  F     NAND3XL        1  4.5   461   387    2969    (-,-) 
  g856__5477/Y             -       A->Y  F     OR4X1          1  5.8   149   409    3377    (-,-) 
  mem_g330__7410/Y         -       A->Y  F     TBUFX4        10 34.3   153   189    3566    (-,-) 
  drc_bufs3727/Y           -       A->Y  R     INVXL          3  9.4   256   185    3751    (-,-) 
  drc_bufs3669/Y           -       A->Y  F     INVXL         15 40.2  1198   701    4452    (-,-) 
  ir_out_reg[2]/D          <<<     -     F     DFFRXL        15    -     -     0    4452    (-,-) 
#-------------------------------------------------------------------------------------------------

