From: Thomas Abraham <thomas.abraham@linaro.org>
Subject: Re: [PATCH] ARM: Exynos4: Turn off clocks for NAND, OneNAND and TSI controllers
Date: Tue, 28 Aug 2012 13:45:47 +0530
Message-ID: <CAJuYYwSFMR1cJm7SB-eF_aYM9SPMaopvw3K9stiPvabCfjH=QA@mail.gmail.com>
References: <1345819936-6503-1-git-send-email-chander.kashyap@linaro.org>
Mime-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1
Return-path: <linux-samsung-soc-owner@vger.kernel.org>
Received: from mail-lb0-f174.google.com ([209.85.217.174]:43982 "EHLO
	mail-lb0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750971Ab2H1IPt (ORCPT
	<rfc822;linux-samsung-soc@vger.kernel.org>);
	Tue, 28 Aug 2012 04:15:49 -0400
Received: by lbbgj3 with SMTP id gj3so3071152lbb.19
        for <linux-samsung-soc@vger.kernel.org>; Tue, 28 Aug 2012 01:15:47 -0700 (PDT)
In-Reply-To: <1345819936-6503-1-git-send-email-chander.kashyap@linaro.org>
Sender: linux-samsung-soc-owner@vger.kernel.org
List-Id: linux-samsung-soc@vger.kernel.org
To: Chander Kashyap <chander.kashyap@linaro.org>
Cc: linux-samsung-soc@vger.kernel.org, kgene.kim@samsung.com, linux-arm-kernel@lists.infradead.org, patches@linaro.org

On 24 August 2012 20:22, Chander Kashyap <chander.kashyap@linaro.org> wrote:
> The clocks for NAND, OneNAND and Transport Stream Interface(TSI)
> controllers could be either enabled or disabled at boot. To ensure
> that these are turned off until used, add them to the list of clocks
> to be turned off during boot.
>
> Signed-off-by: Chander Kashyap <chander.kashyap@linaro.org>
> ---
>  arch/arm/mach-exynos/clock-exynos4.c |   12 ++++++++++++
>  1 file changed, 12 insertions(+)
>
> diff --git a/arch/arm/mach-exynos/clock-exynos4.c b/arch/arm/mach-exynos/clock-exynos4.c
> index 2f51293..7cc5491 100644
> --- a/arch/arm/mach-exynos/clock-exynos4.c
> +++ b/arch/arm/mach-exynos/clock-exynos4.c
> @@ -501,6 +501,10 @@ static struct clk exynos4_init_clocks_off[] = {
>                 .enable         = exynos4_clk_ip_cam_ctrl,
>                 .ctrlbit        = (1 << 3),
>         }, {
> +               .name           = "tsi",
> +               .enable         = exynos4_clk_ip_fsys_ctrl,
> +               .ctrlbit        = (1 << 4),
> +       }, {
>                 .name           = "hsmmc",
>                 .devname        = "exynos4-sdhci.0",
>                 .parent         = &exynos4_clk_aclk_133.clk,
> @@ -530,6 +534,14 @@ static struct clk exynos4_init_clocks_off[] = {
>                 .enable         = exynos4_clk_ip_fsys_ctrl,
>                 .ctrlbit        = (1 << 9),
>         }, {
> +               .name           = "onenand",
> +               .enable         = exynos4_clk_ip_fsys_ctrl,
> +               .ctrlbit        = (1 << 15),
> +       }, {
> +               .name           = "nfcon",
> +               .enable         = exynos4_clk_ip_fsys_ctrl,
> +               .ctrlbit        = (1 << 16),
> +       }, {
>                 .name           = "dac",
>                 .devname        = "s5p-sdo",
>                 .enable         = exynos4_clk_ip_tv_ctrl,
> --
> 1.7.9.5

Reviewed-by: Thomas Abraham <thomas.abraham@linaro.org>
