{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717992814991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717992814993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 01:13:34 2024 " "Processing started: Mon Jun 10 01:13:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717992814993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717992814993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datamemory -c datamemory " "Command: quartus_map --read_settings_files=on --write_settings_files=off datamemory -c datamemory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717992814993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717992818517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717992818517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-arch_1 " "Found design unit 1: testbench-arch_1" {  } { { "hdl/testbench.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717992854801 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "hdl/testbench.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717992854801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717992854801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-arch_1 " "Found design unit 1: data_memory-arch_1" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717992854825 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717992854825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717992854825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_memory " "Elaborating entity \"data_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717992856613 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/datamemory.ram0_data_memory_8ae84398.hdl.mif " "Parameter INIT_FILE set to db/datamemory.ram0_data_memory_8ae84398.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717992861974 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717992861974 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717992861974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717992863485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:memory_rtl_0 " "Instantiated megafunction \"altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/datamemory.ram0_data_memory_8ae84398.hdl.mif " "Parameter \"INIT_FILE\" = \"db/datamemory.ram0_data_memory_8ae84398.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717992863496 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717992863496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdv1 " "Found entity 1: altsyncram_gdv1" {  } { { "db/altsyncram_gdv1.tdf" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/db/altsyncram_gdv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717992863945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717992863945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717992868714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717992868714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[9\] " "No output dependent on input pin \"i_ADDRESS\[9\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[10\] " "No output dependent on input pin \"i_ADDRESS\[10\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[11\] " "No output dependent on input pin \"i_ADDRESS\[11\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[12\] " "No output dependent on input pin \"i_ADDRESS\[12\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[13\] " "No output dependent on input pin \"i_ADDRESS\[13\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[14\] " "No output dependent on input pin \"i_ADDRESS\[14\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[15\] " "No output dependent on input pin \"i_ADDRESS\[15\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[16\] " "No output dependent on input pin \"i_ADDRESS\[16\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[17\] " "No output dependent on input pin \"i_ADDRESS\[17\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[18\] " "No output dependent on input pin \"i_ADDRESS\[18\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[19\] " "No output dependent on input pin \"i_ADDRESS\[19\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[20\] " "No output dependent on input pin \"i_ADDRESS\[20\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[21\] " "No output dependent on input pin \"i_ADDRESS\[21\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[22\] " "No output dependent on input pin \"i_ADDRESS\[22\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[23\] " "No output dependent on input pin \"i_ADDRESS\[23\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[24\] " "No output dependent on input pin \"i_ADDRESS\[24\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[25\] " "No output dependent on input pin \"i_ADDRESS\[25\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[26\] " "No output dependent on input pin \"i_ADDRESS\[26\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[27\] " "No output dependent on input pin \"i_ADDRESS\[27\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[28\] " "No output dependent on input pin \"i_ADDRESS\[28\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[29\] " "No output dependent on input pin \"i_ADDRESS\[29\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[30\] " "No output dependent on input pin \"i_ADDRESS\[30\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[31\] " "No output dependent on input pin \"i_ADDRESS\[31\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717992871702 "|data_memory|i_ADDRESS[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717992871702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717992871773 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717992871773 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717992871773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717992871773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717992872022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 01:14:32 2024 " "Processing ended: Mon Jun 10 01:14:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717992872022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717992872022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717992872022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717992872022 ""}
