DECL|ALT_JTAG_EN|member|__IOM uint32_t ALT_JTAG_EN; /*!< 0x00002240 Alternate JTAG IF selection register */
DECL|AMUX_SPLIT_CTL|member|__IOM uint32_t AMUX_SPLIT_CTL[64]; /*!< 0x00002000 AMUX splitter cell control */
DECL|HSIOM_PRT_V2_PORT_SEL0_IO0_SEL_Msk|macro|HSIOM_PRT_V2_PORT_SEL0_IO0_SEL_Msk
DECL|HSIOM_PRT_V2_PORT_SEL0_IO0_SEL_Pos|macro|HSIOM_PRT_V2_PORT_SEL0_IO0_SEL_Pos
DECL|HSIOM_PRT_V2_PORT_SEL0_IO1_SEL_Msk|macro|HSIOM_PRT_V2_PORT_SEL0_IO1_SEL_Msk
DECL|HSIOM_PRT_V2_PORT_SEL0_IO1_SEL_Pos|macro|HSIOM_PRT_V2_PORT_SEL0_IO1_SEL_Pos
DECL|HSIOM_PRT_V2_PORT_SEL0_IO2_SEL_Msk|macro|HSIOM_PRT_V2_PORT_SEL0_IO2_SEL_Msk
DECL|HSIOM_PRT_V2_PORT_SEL0_IO2_SEL_Pos|macro|HSIOM_PRT_V2_PORT_SEL0_IO2_SEL_Pos
DECL|HSIOM_PRT_V2_PORT_SEL0_IO3_SEL_Msk|macro|HSIOM_PRT_V2_PORT_SEL0_IO3_SEL_Msk
DECL|HSIOM_PRT_V2_PORT_SEL0_IO3_SEL_Pos|macro|HSIOM_PRT_V2_PORT_SEL0_IO3_SEL_Pos
DECL|HSIOM_PRT_V2_PORT_SEL1_IO4_SEL_Msk|macro|HSIOM_PRT_V2_PORT_SEL1_IO4_SEL_Msk
DECL|HSIOM_PRT_V2_PORT_SEL1_IO4_SEL_Pos|macro|HSIOM_PRT_V2_PORT_SEL1_IO4_SEL_Pos
DECL|HSIOM_PRT_V2_PORT_SEL1_IO5_SEL_Msk|macro|HSIOM_PRT_V2_PORT_SEL1_IO5_SEL_Msk
DECL|HSIOM_PRT_V2_PORT_SEL1_IO5_SEL_Pos|macro|HSIOM_PRT_V2_PORT_SEL1_IO5_SEL_Pos
DECL|HSIOM_PRT_V2_PORT_SEL1_IO6_SEL_Msk|macro|HSIOM_PRT_V2_PORT_SEL1_IO6_SEL_Msk
DECL|HSIOM_PRT_V2_PORT_SEL1_IO6_SEL_Pos|macro|HSIOM_PRT_V2_PORT_SEL1_IO6_SEL_Pos
DECL|HSIOM_PRT_V2_PORT_SEL1_IO7_SEL_Msk|macro|HSIOM_PRT_V2_PORT_SEL1_IO7_SEL_Msk
DECL|HSIOM_PRT_V2_PORT_SEL1_IO7_SEL_Pos|macro|HSIOM_PRT_V2_PORT_SEL1_IO7_SEL_Pos
DECL|HSIOM_PRT_V2_SECTION_SIZE|macro|HSIOM_PRT_V2_SECTION_SIZE
DECL|HSIOM_PRT_V2_Type|typedef|} HSIOM_PRT_V2_Type; /*!< Size = 16 (0x10) */
DECL|HSIOM_V2_ALT_JTAG_EN_ENABLE_Msk|macro|HSIOM_V2_ALT_JTAG_EN_ENABLE_Msk
DECL|HSIOM_V2_ALT_JTAG_EN_ENABLE_Pos|macro|HSIOM_V2_ALT_JTAG_EN_ENABLE_Pos
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_S0_Msk|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_S0_Msk
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_S0_Pos|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_S0_Pos
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_SL_Msk|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_SL_Msk
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_SL_Pos|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_SL_Pos
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_SR_Msk|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_SR_Msk
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_SR_Pos|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_AA_SR_Pos
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_S0_Msk|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_S0_Msk
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_S0_Pos|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_S0_Pos
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_SL_Msk|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_SL_Msk
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_SL_Pos|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_SL_Pos
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_SR_Msk|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_SR_Msk
DECL|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_SR_Pos|macro|HSIOM_V2_AMUX_SPLIT_CTL_SWITCH_BB_SR_Pos
DECL|HSIOM_V2_MONITOR_CTL_0_MONITOR_EN_Msk|macro|HSIOM_V2_MONITOR_CTL_0_MONITOR_EN_Msk
DECL|HSIOM_V2_MONITOR_CTL_0_MONITOR_EN_Pos|macro|HSIOM_V2_MONITOR_CTL_0_MONITOR_EN_Pos
DECL|HSIOM_V2_MONITOR_CTL_1_MONITOR_EN_Msk|macro|HSIOM_V2_MONITOR_CTL_1_MONITOR_EN_Msk
DECL|HSIOM_V2_MONITOR_CTL_1_MONITOR_EN_Pos|macro|HSIOM_V2_MONITOR_CTL_1_MONITOR_EN_Pos
DECL|HSIOM_V2_MONITOR_CTL_2_MONITOR_EN_Msk|macro|HSIOM_V2_MONITOR_CTL_2_MONITOR_EN_Msk
DECL|HSIOM_V2_MONITOR_CTL_2_MONITOR_EN_Pos|macro|HSIOM_V2_MONITOR_CTL_2_MONITOR_EN_Pos
DECL|HSIOM_V2_MONITOR_CTL_3_MONITOR_EN_Msk|macro|HSIOM_V2_MONITOR_CTL_3_MONITOR_EN_Msk
DECL|HSIOM_V2_MONITOR_CTL_3_MONITOR_EN_Pos|macro|HSIOM_V2_MONITOR_CTL_3_MONITOR_EN_Pos
DECL|HSIOM_V2_SECTION_SIZE|macro|HSIOM_V2_SECTION_SIZE
DECL|HSIOM_V2_Type|typedef|} HSIOM_V2_Type; /*!< Size = 8772 (0x2244) */
DECL|MONITOR_CTL_0|member|__IOM uint32_t MONITOR_CTL_0; /*!< 0x00002200 Power/Ground Monitor cell control 0 */
DECL|MONITOR_CTL_1|member|__IOM uint32_t MONITOR_CTL_1; /*!< 0x00002204 Power/Ground Monitor cell control 1 */
DECL|MONITOR_CTL_2|member|__IOM uint32_t MONITOR_CTL_2; /*!< 0x00002208 Power/Ground Monitor cell control 2 */
DECL|MONITOR_CTL_3|member|__IOM uint32_t MONITOR_CTL_3; /*!< 0x0000220C Power/Ground Monitor cell control 3 */
DECL|PORT_SEL0|member|__IOM uint32_t PORT_SEL0; /*!< 0x00000000 Port selection 0 */
DECL|PORT_SEL1|member|__IOM uint32_t PORT_SEL1; /*!< 0x00000004 Port selection 1 */
DECL|PRT|member|HSIOM_PRT_V2_Type PRT[128]; /*!< 0x00000000 HSIOM port registers */
DECL|RESERVED1|member|__IM uint32_t RESERVED1[64];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[12];
DECL|RESERVED|member|__IM uint32_t RESERVED[1536];
DECL|RESERVED|member|__IM uint32_t RESERVED[2];
DECL|_CYIP_HSIOM_V2_H_|macro|_CYIP_HSIOM_V2_H_
