Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter xsthdpdir set to ./_gc1/_dbg/system_axi_interconnect_1_wrapper_fifo_generator_v9_1_xsd


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
WARNING:Xst:3164 - Option "-ifmt" found multiple times in the command line. Only the first occurence is considered.
Reading design: ./_gc1/_dbg/system_axi_interconnect_1_wrapper_fifo_generator_v9_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "./_gc1/_dbg/system_axi_interconnect_1_wrapper_fifo_generator_v9_1.prj"
Input Format                       : VHDL

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "./_gc1/_dbg/system_axi_interconnect_1_wrapper_fifo_generator_v9_1.ngc"
Target Device                      : xc7z010-3clg400

---- Source Options
Work Library                       : work
Entity Name                        : system_axi_interconnect_1_wrapper_fifo_generator_v9_1
Architecture Name                  : zynq
Top Module Name                    : system_axi_interconnect_1_wrapper_fifo_generator_v9_1

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : False

---- General Options
Bus Delimiter                      : <>
Library Search Order               : "./_gc1/_dbg/_default.lso"

---- Other Options
hdl_compilation_order              : user

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/ise_local2/umair_temp/SDS_Lab_14p7/project_documents/LabC_new/videoprocessing/videoProcessing_prj/synthesis/_gc1/_dbg/blk_mem_gen_v7_1/blk_mem_gen_v7_1_xst_comp.vhd" into library blk_mem_gen_v7_1
Parsing package <blk_mem_gen_v7_1_xst_comp>.
Parsing VHDL file "/ise_local2/umair_temp/SDS_Lab_14p7/project_documents/LabC_new/videoprocessing/videoProcessing_prj/synthesis/_gc1/_dbg/blk_mem_gen_v7_1/blk_mem_gen_v7_1_defaults.vhd" into library blk_mem_gen_v7_1
Parsing package <blk_mem_gen_v7_1_defaults>.
Parsing VHDL file "/ise_local2/umair_temp/SDS_Lab_14p7/project_documents/LabC_new/videoprocessing/videoProcessing_prj/synthesis/_gc1/_dbg/blk_mem_gen_v7_1/blk_mem_gen_v7_1_pkg.vhd" into library blk_mem_gen_v7_1
Parsing package <blk_mem_gen_pkg>.
Parsing package body <blk_mem_gen_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/SDS_Lab_14p7/project_documents/LabC_new/videoprocessing/videoProcessing_prj/synthesis/_gc1/_dbg/blk_mem_gen_v7_1/blk_mem_gen_getinit_pkg.vhd" into library blk_mem_gen_v7_1
Parsing package <blk_mem_gen_getinit_pkg>.
Parsing package body <blk_mem_gen_getinit_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/SDS_Lab_14p7/project_documents/LabC_new/videoprocessing/videoProcessing_prj/synthesis/_gc1/_dbg/blk_mem_gen_v7_1/blk_mem_min_area_pkg.vhd" into library blk_mem_gen_v7_1
Parsing package <blk_mem_min_area_pkg>.
Parsing package body <blk_mem_min_area_pkg>.
