
---------- Begin Simulation Statistics ----------
final_tick                               1268164255000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112659                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702208                       # Number of bytes of host memory used
host_op_rate                                   112988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12752.03                       # Real time elapsed on the host
host_tick_rate                               99447995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436629213                       # Number of instructions simulated
sim_ops                                    1440832964                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.268164                       # Number of seconds simulated
sim_ticks                                1268164255000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.371214                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177644922                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203322025                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13422624                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        274890936                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22045819                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23427559                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1381740                       # Number of indirect misses.
system.cpu0.branchPred.lookups              348073959                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194180                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100270                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8765512                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546460                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34114209                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309727                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70292241                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316553778                       # Number of instructions committed
system.cpu0.commit.committedOps            1318657348                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2359616343                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558844                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300465                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1713597816     72.62%     72.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    378951294     16.06%     88.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    100320083      4.25%     92.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     93310875      3.95%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23346464      0.99%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7391725      0.31%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4212029      0.18%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4371848      0.19%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34114209      1.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2359616343                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143457                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273925440                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171718                       # Number of loads committed
system.cpu0.commit.membars                    4203727                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203733      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742065388     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271980     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184576     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318657348                       # Class of committed instruction
system.cpu0.commit.refs                     558456584                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316553778                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318657348                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.921486                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.921486                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            424775655                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4713192                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176921579                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1409284104                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               970940039                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                963587252                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8779232                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12550462                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6101083                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  348073959                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                252739984                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1412480715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3322781                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1429637659                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               26872688                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137593                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         948266125                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199690741                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.565132                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2374183261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.603046                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1368968071     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               744355256     31.35%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               132585511      5.58%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               107015942      4.51%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13643372      0.57%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3306783      0.14%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  101811      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4202898      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3617      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2374183261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      155555875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8877676                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336357269                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542644                       # Inst execution rate
system.cpu0.iew.exec_refs                   587958483                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 158211521                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              351062653                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            430543585                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106207                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2198039                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           160833948                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1388893621                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            429746962                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9965011                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1372746770                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1948032                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9365653                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8779232                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13648223                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       150978                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20805143                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25846                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13148                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4720290                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25371867                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7549082                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13148                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       750139                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8127537                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                577690467                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1361423264                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.902994                       # average fanout of values written-back
system.cpu0.iew.wb_producers                521651148                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538167                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1361507131                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1685238070                       # number of integer regfile reads
system.cpu0.int_regfile_writes              876988567                       # number of integer regfile writes
system.cpu0.ipc                              0.520431                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520431                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205600      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            772131634     55.84%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834250      0.86%     57.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100426      0.15%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434530528     31.43%     88.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157909294     11.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1382711782                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2988334                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002161                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 549575     18.39%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2080673     69.63%     88.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               358084     11.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1381494464                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5142780159                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1361423214                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1459142243                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1382583506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1382711782                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310115                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70236269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           185103                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           388                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28173961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2374183261                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.582395                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.809501                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1366118720     57.54%     57.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          716301520     30.17%     87.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          230263692      9.70%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46453270      1.96%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11541348      0.49%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1543476      0.07%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1303700      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             442184      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             215351      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2374183261                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546583                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18697411                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1996628                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           430543585                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          160833948                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2529739136                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6595337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              380352109                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845199605                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14615117                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               982785669                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14480319                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17139                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1718616975                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1398702307                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          905952948                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                956648972                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16022537                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8779232                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             45463871                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60753338                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1718616931                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        153408                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5870                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30066291                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3714427608                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2792495141                       # The number of ROB writes
system.cpu0.timesIdled                       31008902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.410492                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20499242                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22673521                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2766120                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30329953                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1053130                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1064104                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10974                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34927279                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48314                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1965798                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28121171                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3821431                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16372328                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120075435                       # Number of instructions committed
system.cpu1.commit.committedOps             122175616                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    444202256                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.275045                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.035202                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    393145969     88.51%     88.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25594031      5.76%     94.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9554703      2.15%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7350392      1.65%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1583562      0.36%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       723630      0.16%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2102609      0.47%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       325929      0.07%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3821431      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    444202256                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798263                       # Number of function calls committed.
system.cpu1.commit.int_insts                116612584                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177512                       # Number of loads committed
system.cpu1.commit.membars                    4200127                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200127      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76674517     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277513     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023315      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122175616                       # Class of committed instruction
system.cpu1.commit.refs                      41300840                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120075435                       # Number of Instructions Simulated
system.cpu1.committedOps                    122175616                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.734001                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.734001                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            347822399                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               850489                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19695310                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145012269                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26884259                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65755933                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1967281                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2006229                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5136849                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34927279                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23038149                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    419917300                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               196055                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     149400494                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5535206                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077900                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24881805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21552372                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.333214                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         447566721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.338499                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.769832                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               351854988     78.62%     78.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                60684060     13.56%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19019171      4.25%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12401841      2.77%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2522982      0.56%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1021861      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   61017      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     663      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           447566721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         795022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2084261                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30478320                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.297661                       # Inst execution rate
system.cpu1.iew.exec_refs                    45651292                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11476503                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              295279728                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34908661                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100627                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1674223                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11825562                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138496521                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34174789                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1939827                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133459916                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1926400                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5303074                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1967281                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9577822                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        81407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          848969                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        21634                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1899                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         9982                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4731149                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       702234                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1899                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       528678                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1555583                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75386614                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132030155                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850596                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64123548                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.294472                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132084313                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169246478                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89033442                       # number of integer regfile writes
system.cpu1.ipc                              0.267809                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.267809                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200228      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84985988     62.77%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36776241     27.16%     93.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9437139      6.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135399743                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2734163                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020193                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 634559     23.21%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1774716     64.91%     88.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               324886     11.88%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133933664                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         721299546                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132030143                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154818908                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132195679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135399743                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300842                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16320904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           199202                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           162                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6556507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    447566721                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.302524                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.788918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          365237617     81.61%     81.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51291431     11.46%     93.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19084347      4.26%     97.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6045381      1.35%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3696967      0.83%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             857520      0.19%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             885200      0.20%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             329257      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             139001      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      447566721                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.301988                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13366712                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1345480                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34908661                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11825562                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       448361743                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2087960962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              319965476                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81695739                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14111738                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30409704                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3989625                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                29197                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180470244                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142345661                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96106994                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66238687                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10383038                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1967281                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28954966                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14411255                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180470232                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30607                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               606                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 27847753                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   578928574                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280467232                       # The number of ROB writes
system.cpu1.timesIdled                          16763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3444238                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17964                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3650250                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12735266                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7393327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14689403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       492746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        91154                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69817034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6033615                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139726347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6124769                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4474788                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3831980                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3463989                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              328                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2917938                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2917933                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4474788                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22082124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22082124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    718380864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               718380864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7393434                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7393434    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7393434                       # Request fanout histogram
system.membus.respLayer1.occupancy        39169575529                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32030918237                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    549611916.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   695193755.790673                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       130500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1642302000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1264866583500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3297671500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    216081797                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       216081797                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    216081797                       # number of overall hits
system.cpu0.icache.overall_hits::total      216081797                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36658187                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36658187                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36658187                       # number of overall misses
system.cpu0.icache.overall_misses::total     36658187                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 482793951999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 482793951999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 482793951999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 482793951999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    252739984                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    252739984                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    252739984                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    252739984                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145043                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13170.153559                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13170.153559                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13170.153559                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13170.153559                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1644                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          279                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.880000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    55.800000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34693944                       # number of writebacks
system.cpu0.icache.writebacks::total         34693944                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1964209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1964209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1964209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1964209                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34693978                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34693978                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34693978                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34693978                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 429061822000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 429061822000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 429061822000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 429061822000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.137271                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.137271                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.137271                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.137271                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12367.040240                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12367.040240                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12367.040240                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12367.040240                       # average overall mshr miss latency
system.cpu0.icache.replacements              34693944                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    216081797                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      216081797                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36658187                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36658187                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 482793951999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 482793951999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    252739984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    252739984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13170.153559                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13170.153559                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1964209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1964209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34693978                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34693978                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 429061822000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 429061822000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.137271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.137271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12367.040240                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12367.040240                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999955                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          250775501                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34693944                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.228221                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        540173944                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       540173944                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500675894                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500675894                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500675894                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500675894                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     54228058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      54228058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     54228058                       # number of overall misses
system.cpu0.dcache.overall_misses::total     54228058                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1421857829085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1421857829085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1421857829085                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1421857829085                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    554903952                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    554903952                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    554903952                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    554903952                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097725                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097725                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097725                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097725                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26219.965854                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26219.965854                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26219.965854                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26219.965854                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8324496                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       259538                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181665                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3385                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.823334                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.672969                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32174225                       # number of writebacks
system.cpu0.dcache.writebacks::total         32174225                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22965194                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22965194                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22965194                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22965194                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31262864                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31262864                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31262864                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31262864                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 578137510676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 578137510676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 578137510676                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 578137510676                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056339                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056339                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056339                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056339                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18492.787823                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18492.787823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18492.787823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18492.787823                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32174225                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    360289422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      360289422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43433798                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43433798                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 972389079500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 972389079500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403723220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403723220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107583                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107583                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22387.843667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22387.843667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15960062                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15960062                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27473736                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27473736                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 444291107500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 444291107500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068051                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068051                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16171.484923                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16171.484923                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140386472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140386472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10794260                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10794260                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 449468749585                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 449468749585                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.071400                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071400                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41639.607494                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41639.607494                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7005132                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7005132                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3789128                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3789128                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 133846403176                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 133846403176                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025064                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025064                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35323.800932                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35323.800932                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1765                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1765                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10059500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10059500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448539                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448539                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5699.433428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5699.433428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1747                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1747                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1030000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1030000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004574                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004574                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       685500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       685500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041170                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041170                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4311.320755                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4311.320755                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       527500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       527500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.041170                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041170                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3317.610063                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3317.610063                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912212                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912212                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92284798500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92284798500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100270                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100270                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434331                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434331                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101165.955392                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101165.955392                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912212                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912212                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91372586500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91372586500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434331                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434331                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100165.955392                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100165.955392                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999422                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534042473                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32174852                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.598133                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1146198922                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1146198922                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34554053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29172508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19005                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1155122                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64900688                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34554053                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29172508                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19005                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1155122                       # number of overall hits
system.l2.overall_hits::total                64900688                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            139924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3001291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1812845                       # number of demand (read+write) misses
system.l2.demand_misses::total                4960927                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           139924                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3001291                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6867                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1812845                       # number of overall misses
system.l2.overall_misses::total               4960927                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12265313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 291750377950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    635187000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 190632274457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     495283152407                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12265313000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 291750377950                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    635187000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 190632274457                       # number of overall miss cycles
system.l2.overall_miss_latency::total    495283152407                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34693977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32173799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2967967                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69861615                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34693977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32173799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2967967                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69861615                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.093284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.265422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.610804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071011                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.093284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.265422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.610804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071011                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87656.963780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97208.294014                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92498.470948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105156.411308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99836.815258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87656.963780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97208.294014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92498.470948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105156.411308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99836.815258                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              38374                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       308                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     124.590909                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1039957                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3831981                       # number of writebacks
system.l2.writebacks::total                   3831981                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         101470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          62310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              163892                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        101470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         62310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             163892                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       139883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2899821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1750535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4797035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       139883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2899821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1750535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2601553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7398588                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10863543502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 254782034460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    564210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 167818389466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 434028177928                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10863543502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 254782034460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    564210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 167818389466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 233746682632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 667774860560                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.090130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.262678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.589809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068665                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.090130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.262678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.589809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105903                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77661.642244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87861.297115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83020.968217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95866.914667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90478.426346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77661.642244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87861.297115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83020.968217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95866.914667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89848.902802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90257.068046                       # average overall mshr miss latency
system.l2.replacements                       13405745                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7871416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7871416                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7871416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7871416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61548152                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61548152                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61548152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61548152                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2601553                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2601553                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 233746682632                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 233746682632                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89848.902802                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89848.902802                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.516129                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.707692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3966.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2586.956522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       594500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       308500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       903000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.516129                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.707692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19816.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19281.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19630.434783                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       310000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       310000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2935640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           423572                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3359212                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1767434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1273460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3040894                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 180530432471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 135018038968                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  315548471439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4703074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1697032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6400106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.375804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.750404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102142.672638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106024.562191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103768.323210                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        78881                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        46125                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           125006                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1688553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1227335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2915888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 156867579977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 118399869473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 275267449450                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.359032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.723224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.455600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92900.595940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96469.072807                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94402.614041                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34554053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19005                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34573058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       139924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           146791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12265313000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    635187000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12900500000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34693977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34719849                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.265422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87656.963780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92498.470948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87883.453345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       139883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       146679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10863543502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    564210500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11427754002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.262678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77661.642244                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83020.968217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77909.953040                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26236868                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       731550                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26968418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1233857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       539385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1773242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 111219945479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55614235489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 166834180968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27470725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1270935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28741660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.424400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90140.061189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103106.752114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94084.271052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22589                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16185                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        38774                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1211268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       523200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1734468                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  97914454483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  49418519993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 147332974476                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.411665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80836.325638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94454.357785                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84944.187195                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                82                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           99                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           55                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             154                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       697999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1014500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1712499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          144                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.687500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.597826                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.652542                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7050.494949                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18445.454545                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11120.123377                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          117                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1589998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       721498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2311496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.562500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.391304                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.495763                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19629.604938                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20041.611111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19756.376068                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999927                       # Cycle average of tags in use
system.l2.tags.total_refs                   141712961                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13405864                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.570968                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.678217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.440949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.270014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.419532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.161234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.069390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.191719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.268144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1127658000                       # Number of tag accesses
system.l2.tags.data_accesses               1127658000                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8952448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     185668416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        434944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     112086400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    165991936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          473134144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8952448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       434944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9387392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245246720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245246720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         139882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2901069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1751350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2593624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7392721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3831980                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3831980                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7059376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        146407230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           342971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88384765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    130891511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             373085854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7059376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       342971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7402347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193387189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193387189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193387189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7059376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       146407230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          342971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88384765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    130891511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            566473043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3712256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    139881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2768947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1744874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2593344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005556121750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227085                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227085                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15900495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3497193                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7392721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3831980                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7392721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3831980                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 138879                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                119724                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            395262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            454589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            397863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            438072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            707599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            706476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            432830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            407023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            398053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            491123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           396588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           402580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           394285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           402836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           395584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           433079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            231298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            227580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            245146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           231975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232162                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 251448181607                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                36269210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            387457719107                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34664.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53414.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4075012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1714165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7392721                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3831980                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2932671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1670442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  705583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  559299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  452651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  243977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  172682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  130837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  103135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   80296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  61755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  52769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  35724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 157527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 200832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 220433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 230065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 235069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 240979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 254950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 241317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 239055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5176894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.569302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.147081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.894803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3866211     74.68%     74.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       663369     12.81%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       232866      4.50%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       153757      2.97%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47917      0.93%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23336      0.45%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18454      0.36%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15588      0.30%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155396      3.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5176894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.943127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.390575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    300.105077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227080    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.347341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           193358     85.15%     85.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4467      1.97%     87.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19121      8.42%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6718      2.96%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2171      0.96%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              700      0.31%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              289      0.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              127      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               67      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227085                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              464245888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8888256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237583104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               473134144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245246720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       366.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    373.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1268164160000                       # Total gap between requests
system.mem_ctrls.avgGap                     112979.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8952384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    177212608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       434944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    111671936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    165974016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237583104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7059325.292211457156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 139739475.624945759773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 342971.344827882713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88057943.251207619905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 130877380.706492155790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187344110.246980577707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       139882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2901069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1751350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2593624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3831980                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5047343611                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 135562821327                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    278599767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  94923342011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 151645612391                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30428273115436                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36082.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46728.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40994.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54200.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58468.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7940613.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17888506020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9507955050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23662873920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9728686260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100107646080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     253163895450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     273784425120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       687843987900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.393452                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 708990706688                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42346720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 516826828312                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19074567120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10138357680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28129557960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9649185660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100107646080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     390807927510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     157873661280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       715780903290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.422866                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 406262221091                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42346720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 819555313909                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12135439029.069767                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60878974924.205849                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       122500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 498970981500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   224516498500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1043647756500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23008425                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23008425                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23008425                       # number of overall hits
system.cpu1.icache.overall_hits::total       23008425                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        29724                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         29724                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        29724                       # number of overall misses
system.cpu1.icache.overall_misses::total        29724                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1029213000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1029213000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1029213000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1029213000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23038149                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23038149                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23038149                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23038149                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001290                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001290                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001290                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001290                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34625.656036                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34625.656036                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34625.656036                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34625.656036                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25840                       # number of writebacks
system.cpu1.icache.writebacks::total            25840                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3852                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3852                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3852                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3852                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25872                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25872                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25872                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25872                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    885103500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    885103500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    885103500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    885103500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001123                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001123                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001123                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001123                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34210.865028                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34210.865028                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34210.865028                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34210.865028                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25840                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23008425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23008425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        29724                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        29724                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1029213000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1029213000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23038149                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23038149                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001290                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001290                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34625.656036                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34625.656036                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3852                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3852                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25872                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25872                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    885103500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    885103500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34210.865028                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34210.865028                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991425                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22292156                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25840                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           862.699536                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335684000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991425                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999732                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999732                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46102170                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46102170                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32642273                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32642273                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32642273                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32642273                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9373272                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9373272                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9373272                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9373272                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 591032386298                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 591032386298                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 591032386298                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 591032386298                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42015545                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42015545                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42015545                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42015545                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.223091                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.223091                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.223091                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.223091                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63055.076850                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63055.076850                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63055.076850                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63055.076850                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5015300                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       203805                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            92242                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2819                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.371111                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.296914                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2967900                       # number of writebacks
system.cpu1.dcache.writebacks::total          2967900                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7177677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7177677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7177677                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7177677                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2195595                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2195595                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2195595                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2195595                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 135850169826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 135850169826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 135850169826                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 135850169826                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052257                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052257                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052257                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052257                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61873.965748                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61873.965748                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61873.965748                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61873.965748                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2967900                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27624315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27624315                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5368354                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5368354                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 333102879500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 333102879500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32992669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32992669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162714                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162714                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62049.350602                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62049.350602                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4097082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4097082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1271272                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1271272                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  66536097000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66536097000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 52338.206930                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52338.206930                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5017958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5017958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4004918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4004918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 257929506798                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 257929506798                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022876                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022876                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.443863                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.443863                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64403.192974                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64403.192974                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3080595                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3080595                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       924323                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       924323                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  69314072826                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  69314072826                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102442                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102442                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 74989.016638                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74989.016638                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7285000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7285000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.341053                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.341053                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44969.135802                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44969.135802                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094737                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094737                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73088.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73088.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       948000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       948000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257778                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8172.413793                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8172.413793                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       833000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       833000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7181.034483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7181.034483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326725                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326725                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773276                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773276                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  74867898500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  74867898500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368226                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368226                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 96819.115684                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 96819.115684                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773276                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773276                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74094622500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74094622500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368226                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368226                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 95819.115684                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 95819.115684                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.275002                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36936836                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2968755                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.441861                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335695500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.275002                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.914844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91201729                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91201729                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1268164255000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63462377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11703397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61990493                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9573764                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4462470                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            614                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6400904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6400904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34719849                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28742529                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          236                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104081897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96523460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8905042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209587983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4440826880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4118273536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3309568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    379895488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8942305472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17870408                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245353600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         87732528                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076501                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.271770                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81160084     92.51%     92.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6434888      7.33%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 135920      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1636      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           87732528                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139725211741                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48273264660                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52095212284                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4456098214                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38872870                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2320039693000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156256                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747592                       # Number of bytes of host memory used
host_op_rate                                   157170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15728.53                       # Real time elapsed on the host
host_tick_rate                               66876917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457683021                       # Number of instructions simulated
sim_ops                                    2472050058                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.051875                       # Number of seconds simulated
sim_ticks                                1051875438000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.543237                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167696136                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           185211111                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19288978                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        228122833                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16933993                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17106303                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          172310                       # Number of indirect misses.
system.cpu0.branchPred.lookups              311403548                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       274221                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25018                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18661772                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131671112                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17849150                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11637989                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      489211488                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534352298                       # Number of instructions committed
system.cpu0.commit.committedOps             540146915                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2016019531                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.267927                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.007208                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1780353456     88.31%     88.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122648475      6.08%     94.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46879327      2.33%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28794374      1.43%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9310655      0.46%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5918135      0.29%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2131544      0.11%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2134415      0.11%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17849150      0.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2016019531                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14690462                       # Number of function calls committed.
system.cpu0.commit.int_insts                512073432                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124456247                       # Number of loads committed
system.cpu0.commit.membars                    8698269                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8699104      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396650432     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124480793     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10210562      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540146915                       # Class of committed instruction
system.cpu0.commit.refs                     134691893                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534352298                       # Number of Instructions Simulated
system.cpu0.committedOps                    540146915                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.930571                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.930571                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1322167450                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               632224                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143018077                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1106564141                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               175610066                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                558726617                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18663002                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               638025                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16616928                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  311403548                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                188494542                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1865351483                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3128309                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1270847952                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4684                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38580990                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148266                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         207137009                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         184630129                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.605077                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2091784063                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.616744                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.981466                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1277930021     61.09%     61.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               480792777     22.98%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               266776994     12.75%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                31509192      1.51%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8208456      0.39%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17260636      0.83%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3080691      0.15%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6202261      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   23035      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2091784063                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2159                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1400                       # number of floating regfile writes
system.cpu0.idleCycles                        8525418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19788431                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               205362843                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.420000                       # Inst execution rate
system.cpu0.iew.exec_refs                   222011636                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12019618                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              211076448                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            236098989                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5829984                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10845336                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16455369                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1027764575                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            209992018                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17992150                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            882129243                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1606296                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             71186402                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18663002                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             73515766                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2038981                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          165964                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          467                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1164                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11323                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    111642742                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6219723                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1164                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9012927                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10775504                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                644016215                       # num instructions consuming a value
system.cpu0.iew.wb_count                    854715877                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.757299                       # average fanout of values written-back
system.cpu0.iew.wb_producers                487712895                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.406948                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     857247949                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1145013068                       # number of integer regfile reads
system.cpu0.int_regfile_writes              647891868                       # number of integer regfile writes
system.cpu0.ipc                              0.254416                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.254416                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8699782      0.97%      0.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            663077938     73.67%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32313      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82239      0.01%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 91      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                861      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                35      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           216182741     24.02%     98.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12044065      1.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            583      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             900121392                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2389                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4703                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2273                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2665                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2523530                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002804                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 972964     38.56%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    130      0.01%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     38.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1515697     60.06%     98.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                34600      1.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               59      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             893942751                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3896042932                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    854713604                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1515380573                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1007612523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                900121392                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20152052                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      487617663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1497257                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8514063                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    222696855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2091784063                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.430313                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.919275                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1574460603     75.27%     75.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          275952717     13.19%     88.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163107327      7.80%     96.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42452010      2.03%     98.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17882903      0.85%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11122447      0.53%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4860336      0.23%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1273632      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             672088      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2091784063                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.428566                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11277600                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1629456                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           236098989                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16455369                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3057                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2100309481                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3442582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              368025232                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399837868                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8149393                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               190388964                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              76319433                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2025572                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1414219984                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1068471060                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          804221311                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                555474589                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5847066                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18663002                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             97352361                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               404383448                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2380                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1414217604                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     861879915                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6215266                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52406752                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6216818                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3027524702                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2135124682                       # The number of ROB writes
system.cpu0.timesIdled                         338471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  382                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.839020                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              151255611                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           166509515                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16485944                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        191255754                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14273944                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14340491                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           66547                       # Number of indirect misses.
system.cpu1.branchPred.lookups              265304778                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       253227                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2372                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15598496                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119610767                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19202196                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8740512                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      398979966                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486701510                       # Number of instructions committed
system.cpu1.commit.committedOps             491070179                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1505390585                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.326208                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.138485                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1299491155     86.32%     86.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    106639217      7.08%     93.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     39239218      2.61%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24433061      1.62%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8472815      0.56%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4431716      0.29%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1382514      0.09%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2098693      0.14%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19202196      1.28%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1505390585                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12305942                       # Number of function calls committed.
system.cpu1.commit.int_insts                465219823                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113764568                       # Number of loads committed
system.cpu1.commit.membars                    6553769                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6553769      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362653805     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113766940     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8095489      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491070179                       # Class of committed instruction
system.cpu1.commit.refs                     121862429                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486701510                       # Number of Instructions Simulated
system.cpu1.committedOps                    491070179                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.220545                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.220545                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            884078528                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               893614                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           131454790                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             960071450                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               147350918                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                506679949                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15598887                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               658542                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13306106                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  265304778                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                161045730                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1380593102                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2747607                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1085535014                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32972670                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.169259                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         169934951                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         165529555                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.692551                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1567014388                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.702863                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.987750                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               859544186     54.85%     54.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               416865739     26.60%     81.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               243738622     15.55%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21915472      1.40%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4971989      0.32%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12508727      0.80%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3416989      0.22%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4048155      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4509      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1567014388                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         429879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16549956                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               182784700                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.500477                       # Inst execution rate
system.cpu1.iew.exec_refs                   196286931                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9535361                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              126238137                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            205153756                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3948905                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12384880                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12723077                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          888562489                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            186751570                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15450736                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            784470156                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1123190                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             72794780                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15598887                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             74268577                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1917257                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           17478                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     91389188                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4625216                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           261                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6946765                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9603191                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                561248518                       # num instructions consuming a value
system.cpu1.iew.wb_count                    759437705                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.772337                       # average fanout of values written-back
system.cpu1.iew.wb_producers                433473078                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.484507                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     761697875                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1018945049                       # number of integer regfile reads
system.cpu1.int_regfile_writes              576001300                       # number of integer regfile writes
system.cpu1.ipc                              0.310506                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.310506                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6554066      0.82%      0.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            591722810     73.97%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 116      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           192087185     24.01%     98.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9556619      1.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             799920892                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2834964                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003544                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1363046     48.08%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1471883     51.92%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   35      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             796201790                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3171282961                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    759437705                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1286054913                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 874608768                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                799920892                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13953721                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      397492310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1591825                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5213209                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    164178333                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1567014388                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.510475                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.984863                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1109564617     70.81%     70.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          240907077     15.37%     86.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148339794      9.47%     95.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36334082      2.32%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15013280      0.96%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10402808      0.66%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4548958      0.29%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1259103      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             644669      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1567014388                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.510335                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9113010                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1514810                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           205153756                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12723077                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    297                       # number of misc regfile reads
system.cpu1.numCycles                      1567444267                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   536076696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              288129155                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365148162                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5091063                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               160648053                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              66655944                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1678329                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1222232843                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             925885883                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          698269909                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                502576325                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5747598                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15598887                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             83633403                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               333121747                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1222232843                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     516428565                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4294348                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 42848161                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4297207                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2376236961                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1842132866                       # The number of ROB writes
system.cpu1.timesIdled                           4858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10155206                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                51637                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10736663                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              85678157                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     33163100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      65826385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1085404                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       473996                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31384635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20819034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62771180                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21293030                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           32937162                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5123459                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27543753                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3915                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1543                       # Transaction distribution
system.membus.trans_dist::ReadExReq            216525                       # Transaction distribution
system.membus.trans_dist::ReadExResp           216493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      32937163                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            27                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     98980040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               98980040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2449735296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2449735296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1767                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33159173                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33159173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33159173                       # Request fanout histogram
system.membus.respLayer1.occupancy       177896682771                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         93678359526                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                140                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    24590371.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   26774676.960214                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    150462000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1050154112000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1721326000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    188029671                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       188029671                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    188029671                       # number of overall hits
system.cpu0.icache.overall_hits::total      188029671                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       464871                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        464871                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       464871                       # number of overall misses
system.cpu0.icache.overall_misses::total       464871                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10644951497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10644951497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10644951497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10644951497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    188494542                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    188494542                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    188494542                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    188494542                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002466                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002466                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002466                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002466                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22898.721359                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22898.721359                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22898.721359                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22898.721359                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6345                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              102                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.205882                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       420735                       # number of writebacks
system.cpu0.icache.writebacks::total           420735                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44136                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44136                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       420735                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       420735                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       420735                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       420735                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9471098997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9471098997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9471098997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9471098997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002232                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22510.841734                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22510.841734                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22510.841734                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22510.841734                       # average overall mshr miss latency
system.cpu0.icache.replacements                420735                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    188029671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      188029671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       464871                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       464871                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10644951497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10644951497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    188494542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    188494542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002466                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002466                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22898.721359                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22898.721359                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44136                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44136                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       420735                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       420735                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9471098997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9471098997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22510.841734                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22510.841734                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          188450678                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           420767                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           447.874187                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        377409819                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       377409819                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    171200985                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       171200985                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    171200985                       # number of overall hits
system.cpu0.dcache.overall_hits::total      171200985                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     33403884                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      33403884                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     33403884                       # number of overall misses
system.cpu0.dcache.overall_misses::total     33403884                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2469197338182                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2469197338182                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2469197338182                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2469197338182                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    204604869                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    204604869                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    204604869                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    204604869                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.163260                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.163260                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.163260                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.163260                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73919.468113                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73919.468113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73919.468113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73919.468113                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    154448541                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       232303                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2420146                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3688                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.817861                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.988883                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17799566                       # number of writebacks
system.cpu0.dcache.writebacks::total         17799566                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15605110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15605110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15605110                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15605110                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17798774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17798774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17798774                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17798774                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1512019506334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1512019506334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1512019506334                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1512019506334                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086991                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086991                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086991                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086991                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84950.767190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84950.767190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84950.767190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84950.767190                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17799565                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    166256687                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      166256687                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31051039                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31051039                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2315172866500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2315172866500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197307726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197307726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.157374                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.157374                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74560.238274                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74560.238274                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13524852                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13524852                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17526187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17526187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1496505131000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1496505131000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088827                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088827                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85386.806098                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85386.806098                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4944298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4944298                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2352845                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2352845                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 154024471682                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 154024471682                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7297143                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7297143                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.322434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.322434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65463.076268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65463.076268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2080258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2080258                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       272587                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       272587                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15514375334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15514375334                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037355                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037355                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56915.316336                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56915.316336                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2916937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2916937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13710                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13710                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    211423000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    211423000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2930647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2930647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004678                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004678                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 15421.079504                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15421.079504                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6654                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6654                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7056                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7056                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    134698500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    134698500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002408                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002408                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19089.923469                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19089.923469                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2912350                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2912350                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1130                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1130                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     16071000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16071000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2913480                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2913480                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000388                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000388                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 14222.123894                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14222.123894                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1096                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1096                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     14978000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     14978000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 13666.058394                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13666.058394                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        37500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        37500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21223                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21223                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3795                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3795                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    177186499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    177186499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25018                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25018                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151691                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151691                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46689.459552                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46689.459552                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3795                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3795                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    173391499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    173391499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45689.459552                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45689.459552                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995453                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          194875439                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17805523                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.944662                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995453                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        438753519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       438753519                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              366869                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3707187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1572                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2658182                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6733810                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             366869                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3707187                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1572                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2658182                       # number of overall hits
system.l2.overall_hits::total                 6733810                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14089765                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3990                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          10488467                       # number of demand (read+write) misses
system.l2.demand_misses::total               24636089                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53867                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14089765                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3990                       # number of overall misses
system.l2.overall_misses::.cpu1.data         10488467                       # number of overall misses
system.l2.overall_misses::total              24636089                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4461959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1437314574491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    353031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1095428376988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2537557941979                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4461959000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1437314574491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    353031500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1095428376988                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2537557941979                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          420736                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17796952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13146649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31369899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         420736                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17796952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13146649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31369899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.128030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.791695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.717368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.797805                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785342                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.128030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.791695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.717368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.797805                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785342                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82832.884697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102011.252458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88479.072682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104441.228350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103001.655091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82832.884697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102011.252458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88479.072682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104441.228350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103001.655091                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8284                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       201                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.213930                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5629367                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5123458                       # number of writebacks
system.l2.writebacks::total                   5123458                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          48372                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          42642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               91161                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         48372                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         42642                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              91161                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        53816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14041393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     10445825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          24544928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        53816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14041393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     10445825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8634197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         33179125                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3920316500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1294335417013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    310263000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 988751661009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2287317657522                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3920316500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1294335417013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    310263000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 988751661009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 707289489460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2994607146982                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.127909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.788977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.700108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.794562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.782436                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.127909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.788977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.700108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.794562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.057674                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72846.671993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92179.986488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79677.195686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94655.200619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93189.014754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72846.671993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92179.986488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79677.195686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94655.200619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81917.228604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90255.760120                       # average overall mshr miss latency
system.l2.replacements                       53888514                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5501137                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5501137                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5501137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5501137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24827230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24827230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24827230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24827230                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8634197                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8634197                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 707289489460                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 707289489460                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81917.228604                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81917.228604                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2454                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3176                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5630                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1847                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3091                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     34883500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     49534500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     84418000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3698                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.336398                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.367709                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.354432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 28041.398714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26818.895506                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27310.902621                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1243                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1845                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3088                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     24976000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     36924500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     61900500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.336128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.367310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.354088                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20093.322607                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20013.279133                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20045.498705                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           311                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           290                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                601                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          300                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          315                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              615                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4592000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4317500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      8909500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          611                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          605                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.490998                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.520661                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.505757                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15306.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13706.349206                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14486.991870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          298                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          314                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          612                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5964000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      6344000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12308000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.487725                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.519008                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.503289                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20013.422819                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20203.821656                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           126356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            88871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                215227                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         147283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         133734                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              281017                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13746410000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12698245000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26444655000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       273639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            496244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.538238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.600768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.566288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93333.310701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94951.508218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94103.399438                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        32567                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31954                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            64521                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       114716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       101780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         216496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10889526000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10037017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20926543000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.419224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.457222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94925.956275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98614.826096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96660.183098                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        366869                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             368441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4461959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    353031500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4814990500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       420736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         426298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.128030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.717368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.135720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82832.884697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88479.072682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83222.263512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        53816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        57710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3920316500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    310263000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4230579500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.127909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.700108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.135375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72846.671993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79677.195686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73307.563680                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3580831                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2569311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6150142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13942482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     10354733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        24297215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1423568164491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1082730131988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2506298296479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17523313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12924044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30447357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.795653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.801199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.798007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102102.922886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104563.790490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103151.669707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15805                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10688                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        26493                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13926677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     10344045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     24270722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1283445891013                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 978714644009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2262160535022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.794751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.800372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.797137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92157.367548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94616.239973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93205.325125                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          163                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               163                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           72                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              72                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1766000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1766000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          235                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           235                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.306383                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.306383                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24527.777778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24527.777778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       516000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       516000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.114894                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.114894                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19111.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19111.111111                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999990                       # Cycle average of tags in use
system.l2.tags.total_refs                    70225477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  53888786                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.303156                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.530882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.185410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.300902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.359248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.618273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.336420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.285952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.161863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.212786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 547556746                       # Number of tag accesses
system.l2.tags.data_accesses                547556746                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3444224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     898652352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        249216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     668533184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    550954944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2121833920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3444224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       249216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3693440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    327901376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       327901376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          53816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14041443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       10445831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8608671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            33153655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5123459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5123459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3274365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        854333431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           236925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        635563071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    523783448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2017191241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3274365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       236925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3511290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      311730234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            311730234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      311730234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3274365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       854333431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          236925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       635563071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    523783448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2328921474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5112018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     53817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13963117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  10405274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8590837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000376979750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       308529                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       308529                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            59445805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4818872                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    33153656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5123459                       # Number of write requests accepted
system.mem_ctrls.readBursts                  33153656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5123459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 136717                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11441                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1908394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1911820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1885659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1897214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1924728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2675610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2407956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2308247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2087781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2394287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2005462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1909838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1959658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1945629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1902521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1892135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           319944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317638                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1086839501326                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               165084695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1705907107576                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32917.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51667.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14607417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3468992                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              33153656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5123459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8323792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7250298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5512110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4155510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3009597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1952766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1184578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  703529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  408446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  237811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 131139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  37781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  51907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  64334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 218720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 282407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 303907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 314692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 322615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 332369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 341594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 320202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 316428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 313651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 311672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 311176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 310939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20052553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.692928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.708414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.523547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     14717243     73.39%     73.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2910852     14.52%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1217398      6.07%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       572196      2.85%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       210757      1.05%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       107906      0.54%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        71297      0.36%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46075      0.23%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       198829      0.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20052553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       308529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.014128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.073111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.237960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          46856     15.19%     15.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        120229     38.97%     54.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         17472      5.66%     59.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        27209      8.82%     68.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        28951      9.38%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        19084      6.19%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        12487      4.05%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         8869      2.87%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         6279      2.04%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         4432      1.44%     94.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         3283      1.06%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2680      0.87%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         2286      0.74%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447         2008      0.65%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479         1812      0.59%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511         1574      0.51%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543         1157      0.38%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          813      0.26%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          485      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639          303      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671          140      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           59      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           28      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        308529                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       308529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.569010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.528064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.248716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           237813     77.08%     77.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10605      3.44%     80.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            35007     11.35%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15650      5.07%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5547      1.80%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1936      0.63%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              842      0.27%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              382      0.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              227      0.07%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              115      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               81      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               41      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               41      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               48      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               42      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               43      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               26      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               30      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        308529                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2113084096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8749888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327169280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2121833984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            327901376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2008.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       311.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2017.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    311.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1051875509500                       # Total gap between requests
system.mem_ctrls.avgGap                      27480.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3444288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    893639488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       249216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    665937536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    549813568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327169280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3274425.731005613692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 849567786.941708207130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 236925.391540514334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 633095433.111539244652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 522698361.552577674389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 311034242.440405786037                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        53817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14041443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     10445831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8608671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5123459                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1698746563                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 712849701931                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    148029012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 556049749918                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 435160880152                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25797691920541                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31565.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50767.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38014.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53231.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50549.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5035209.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          70693011480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          37574230485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        114934800540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13154185980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      83034176160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     473818964370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4914724800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       798124093815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        758.762934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8797123194                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35124440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1007953874806                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          72482188380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          38525208150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        120806136780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13530558420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      83034176160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     475466647410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3527202240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       807372117540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        767.554872                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5168656372                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35124440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1011582341628                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                362                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          182                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1473370302.197802                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3168988704.013003                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          182    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  10684916500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            182                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   783722043000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 268153395000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    161039770                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       161039770                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    161039770                       # number of overall hits
system.cpu1.icache.overall_hits::total      161039770                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5960                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5960                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5960                       # number of overall misses
system.cpu1.icache.overall_misses::total         5960                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    409779500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    409779500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    409779500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    409779500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    161045730                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    161045730                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    161045730                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    161045730                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68754.949664                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68754.949664                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68754.949664                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68754.949664                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          549                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.312500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5562                       # number of writebacks
system.cpu1.icache.writebacks::total             5562                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          398                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          398                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          398                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          398                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5562                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5562                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5562                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5562                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    379123000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    379123000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    379123000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    379123000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68163.070838                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68163.070838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68163.070838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68163.070838                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5562                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    161039770                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      161039770                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5960                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5960                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    409779500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    409779500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    161045730                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    161045730                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68754.949664                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68754.949664                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          398                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          398                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5562                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5562                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    379123000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    379123000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68163.070838                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68163.070838                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          161787473                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5594                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28921.607615                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        322097022                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       322097022                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    151816278                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       151816278                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    151816278                       # number of overall hits
system.cpu1.dcache.overall_hits::total      151816278                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     29164780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      29164780                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     29164780                       # number of overall misses
system.cpu1.dcache.overall_misses::total     29164780                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2142117093529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2142117093529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2142117093529                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2142117093529                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    180981058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    180981058                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    180981058                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    180981058                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.161148                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.161148                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.161148                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.161148                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73448.765721                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73448.765721                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73448.765721                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73448.765721                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    142159761                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       263525                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2155222                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4077                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.960611                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.636988                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13148270                       # number of writebacks
system.cpu1.dcache.writebacks::total         13148270                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16014378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16014378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16014378                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16014378                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13150402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13150402                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13150402                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13150402                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1150282418175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1150282418175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1150282418175                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1150282418175                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.072662                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.072662                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.072662                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.072662                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87471.274123                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87471.274123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87471.274123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87471.274123                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13148270                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    148121269                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      148121269                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     26948374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     26948374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1993377903000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1993377903000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    175069643                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    175069643                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153929                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153929                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73970.247815                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73970.247815                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14022503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14022503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12925871                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12925871                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1136326282500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1136326282500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073833                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073833                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87911.002864                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87911.002864                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3695009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3695009                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2216406                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2216406                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 148739190529                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 148739190529                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5911415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5911415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.374937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.374937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67108.278235                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67108.278235                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1991875                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1991875                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224531                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224531                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13956135675                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13956135675                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037983                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037983                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62156.832130                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62156.832130                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2176602                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2176602                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7716                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7716                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    156803000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    156803000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2184318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2184318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003532                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003532                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20321.798860                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20321.798860                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1080                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1080                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6636                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6636                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    131108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    131108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003038                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003038                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19757.082580                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19757.082580                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2183000                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2183000                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1067                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1067                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16107500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16107500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2184067                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2184067                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000489                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000489                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 15096.063730                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15096.063730                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1055                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1055                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     15055500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15055500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000483                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000483                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 14270.616114                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14270.616114                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        64500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        64500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          482                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            482                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1890                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1890                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    143191999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    143191999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2372                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2372                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.796796                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.796796                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 75762.962434                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 75762.962434                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1890                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1890                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    141301999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    141301999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.796796                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.796796                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 74762.962434                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 74762.962434                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.978678                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          169351806                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13153594                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.874946                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.978678                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        383857192                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       383857192                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1051875438000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30888494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10624595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25872985                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        48765056                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14747385                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9527                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11672                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           496616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          496616                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        426298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30462197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          235                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          235                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1262206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53411783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39460544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94151219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     53854080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2278176768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       711936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1682874688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4015617472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        68652855                       # Total snoops (count)
system.tol2bus.snoopTraffic                 328875456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100032946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.228470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430985                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               77652405     77.63%     77.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1               21906544     21.90%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 473996      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100032946                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62759752421                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26722967762                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         631263178                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19744807465                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8395395                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
