

================================================================
== Vivado HLS Report for 'addRoundKey4'
================================================================
* Date:           Tue Jan 14 16:43:24 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0" [AES_HLS/aes_implementation.cpp:273]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_data_V_addr_46 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1" [AES_HLS/aes_implementation.cpp:273]
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%state_data_V_load = load i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%state_data_V_load_46 = load i8* %state_data_V_addr_46, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%state_data_V_addr_47 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2" [AES_HLS/aes_implementation.cpp:273]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%state_data_V_addr_48 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3" [AES_HLS/aes_implementation.cpp:273]
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%state_data_V_load = load i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%state_data_V_load_46 = load i8* %state_data_V_addr_46, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%state_data_V_load_47 = load i8* %state_data_V_addr_47, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%state_data_V_load_48 = load i8* %state_data_V_addr_48, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%state_data_V_addr_49 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4" [AES_HLS/aes_implementation.cpp:273]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%state_data_V_addr_50 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5" [AES_HLS/aes_implementation.cpp:273]
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%state_data_V_load_47 = load i8* %state_data_V_addr_47, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%state_data_V_load_48 = load i8* %state_data_V_addr_48, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [2/2] (2.32ns)   --->   "%state_data_V_load_49 = load i8* %state_data_V_addr_49, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%state_data_V_load_50 = load i8* %state_data_V_addr_50, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%state_data_V_addr_51 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6" [AES_HLS/aes_implementation.cpp:273]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%state_data_V_addr_52 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7" [AES_HLS/aes_implementation.cpp:273]
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%state_data_V_load_49 = load i8* %state_data_V_addr_49, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 36 [1/2] (2.32ns)   --->   "%state_data_V_load_50 = load i8* %state_data_V_addr_50, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [2/2] (2.32ns)   --->   "%state_data_V_load_51 = load i8* %state_data_V_addr_51, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [2/2] (2.32ns)   --->   "%state_data_V_load_52 = load i8* %state_data_V_addr_52, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 5> : 2.32ns
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%state_data_V_addr_53 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8" [AES_HLS/aes_implementation.cpp:273]
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%state_data_V_addr_54 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9" [AES_HLS/aes_implementation.cpp:273]
ST_5 : Operation 41 [1/2] (2.32ns)   --->   "%state_data_V_load_51 = load i8* %state_data_V_addr_51, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 42 [1/2] (2.32ns)   --->   "%state_data_V_load_52 = load i8* %state_data_V_addr_52, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 43 [2/2] (2.32ns)   --->   "%state_data_V_load_53 = load i8* %state_data_V_addr_53, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 44 [2/2] (2.32ns)   --->   "%state_data_V_load_54 = load i8* %state_data_V_addr_54, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 6> : 2.32ns
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%state_data_V_addr_55 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10" [AES_HLS/aes_implementation.cpp:273]
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%state_data_V_addr_56 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11" [AES_HLS/aes_implementation.cpp:273]
ST_6 : Operation 47 [1/2] (2.32ns)   --->   "%state_data_V_load_53 = load i8* %state_data_V_addr_53, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 48 [1/2] (2.32ns)   --->   "%state_data_V_load_54 = load i8* %state_data_V_addr_54, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 49 [2/2] (2.32ns)   --->   "%state_data_V_load_55 = load i8* %state_data_V_addr_55, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 50 [2/2] (2.32ns)   --->   "%state_data_V_load_56 = load i8* %state_data_V_addr_56, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%state_data_V_addr_57 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12" [AES_HLS/aes_implementation.cpp:273]
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%state_data_V_addr_58 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13" [AES_HLS/aes_implementation.cpp:273]
ST_7 : Operation 53 [1/2] (2.32ns)   --->   "%state_data_V_load_55 = load i8* %state_data_V_addr_55, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 54 [1/2] (2.32ns)   --->   "%state_data_V_load_56 = load i8* %state_data_V_addr_56, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 55 [2/2] (2.32ns)   --->   "%state_data_V_load_57 = load i8* %state_data_V_addr_57, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 56 [2/2] (2.32ns)   --->   "%state_data_V_load_58 = load i8* %state_data_V_addr_58, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 8> : 2.32ns
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%state_data_V_addr_59 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14" [AES_HLS/aes_implementation.cpp:273]
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%state_data_V_addr_60 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15" [AES_HLS/aes_implementation.cpp:273]
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 0" [AES_HLS/aes_implementation.cpp:273]
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_1 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 1" [AES_HLS/aes_implementation.cpp:273]
ST_8 : Operation 61 [2/2] (2.32ns)   --->   "%roundKey_data_V_load = load i8* %roundKey_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 62 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_1 = load i8* %roundKey_data_V_addr_1, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 63 [1/2] (2.32ns)   --->   "%state_data_V_load_57 = load i8* %state_data_V_addr_57, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 64 [1/2] (2.32ns)   --->   "%state_data_V_load_58 = load i8* %state_data_V_addr_58, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 65 [2/2] (2.32ns)   --->   "%state_data_V_load_59 = load i8* %state_data_V_addr_59, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 66 [2/2] (2.32ns)   --->   "%state_data_V_load_60 = load i8* %state_data_V_addr_60, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 9> : 5.63ns
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_2 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 2" [AES_HLS/aes_implementation.cpp:273]
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_3 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 3" [AES_HLS/aes_implementation.cpp:273]
ST_9 : Operation 69 [1/2] (2.32ns)   --->   "%roundKey_data_V_load = load i8* %roundKey_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 70 [1/1] (0.99ns)   --->   "%op2_V_read_assign = xor i8 %roundKey_data_V_load, %state_data_V_load" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign, i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 72 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_1 = load i8* %roundKey_data_V_addr_1, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 73 [1/1] (0.99ns)   --->   "%op2_V_read_assign_s = xor i8 %roundKey_data_V_load_1, %state_data_V_load_46" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_s, i8* %state_data_V_addr_46, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 75 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_2 = load i8* %roundKey_data_V_addr_2, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 76 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_3 = load i8* %roundKey_data_V_addr_3, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 77 [1/2] (2.32ns)   --->   "%state_data_V_load_59 = load i8* %state_data_V_addr_59, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 78 [1/2] (2.32ns)   --->   "%state_data_V_load_60 = load i8* %state_data_V_addr_60, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 10> : 5.63ns
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_4 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 4" [AES_HLS/aes_implementation.cpp:273]
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_5 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 5" [AES_HLS/aes_implementation.cpp:273]
ST_10 : Operation 81 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_2 = load i8* %roundKey_data_V_addr_2, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 82 [1/1] (0.99ns)   --->   "%op2_V_read_assign_28 = xor i8 %roundKey_data_V_load_2, %state_data_V_load_47" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_28, i8* %state_data_V_addr_47, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 84 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_3 = load i8* %roundKey_data_V_addr_3, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 85 [1/1] (0.99ns)   --->   "%op2_V_read_assign_29 = xor i8 %roundKey_data_V_load_3, %state_data_V_load_48" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_29, i8* %state_data_V_addr_48, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 87 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_4 = load i8* %roundKey_data_V_addr_4, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 88 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_5 = load i8* %roundKey_data_V_addr_5, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 11> : 5.63ns
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_6 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 6" [AES_HLS/aes_implementation.cpp:273]
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_7 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 7" [AES_HLS/aes_implementation.cpp:273]
ST_11 : Operation 91 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_4 = load i8* %roundKey_data_V_addr_4, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 92 [1/1] (0.99ns)   --->   "%op2_V_read_assign_30 = xor i8 %roundKey_data_V_load_4, %state_data_V_load_49" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_30, i8* %state_data_V_addr_49, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 94 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_5 = load i8* %roundKey_data_V_addr_5, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 95 [1/1] (0.99ns)   --->   "%op2_V_read_assign_31 = xor i8 %roundKey_data_V_load_5, %state_data_V_load_50" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_31, i8* %state_data_V_addr_50, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 97 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_6 = load i8* %roundKey_data_V_addr_6, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 98 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_7 = load i8* %roundKey_data_V_addr_7, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 12> : 5.63ns
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_8 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 8" [AES_HLS/aes_implementation.cpp:273]
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_9 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 9" [AES_HLS/aes_implementation.cpp:273]
ST_12 : Operation 101 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_6 = load i8* %roundKey_data_V_addr_6, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 102 [1/1] (0.99ns)   --->   "%op2_V_read_assign_32 = xor i8 %roundKey_data_V_load_6, %state_data_V_load_51" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_32, i8* %state_data_V_addr_51, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 104 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_7 = load i8* %roundKey_data_V_addr_7, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 105 [1/1] (0.99ns)   --->   "%op2_V_read_assign_33 = xor i8 %roundKey_data_V_load_7, %state_data_V_load_52" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_33, i8* %state_data_V_addr_52, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 107 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_8 = load i8* %roundKey_data_V_addr_8, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 108 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_9 = load i8* %roundKey_data_V_addr_9, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 13> : 5.63ns
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_10 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 10" [AES_HLS/aes_implementation.cpp:273]
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_11 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 11" [AES_HLS/aes_implementation.cpp:273]
ST_13 : Operation 111 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_8 = load i8* %roundKey_data_V_addr_8, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 112 [1/1] (0.99ns)   --->   "%op2_V_read_assign_34 = xor i8 %roundKey_data_V_load_8, %state_data_V_load_53" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_34, i8* %state_data_V_addr_53, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 114 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_9 = load i8* %roundKey_data_V_addr_9, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 115 [1/1] (0.99ns)   --->   "%op2_V_read_assign_35 = xor i8 %roundKey_data_V_load_9, %state_data_V_load_54" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_35, i8* %state_data_V_addr_54, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 117 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_10 = load i8* %roundKey_data_V_addr_10, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 118 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_11 = load i8* %roundKey_data_V_addr_11, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 14> : 5.63ns
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_12 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 12" [AES_HLS/aes_implementation.cpp:273]
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_13 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 13" [AES_HLS/aes_implementation.cpp:273]
ST_14 : Operation 121 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_10 = load i8* %roundKey_data_V_addr_10, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 122 [1/1] (0.99ns)   --->   "%op2_V_read_assign_36 = xor i8 %roundKey_data_V_load_10, %state_data_V_load_55" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_36, i8* %state_data_V_addr_55, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 124 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_11 = load i8* %roundKey_data_V_addr_11, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 125 [1/1] (0.99ns)   --->   "%op2_V_read_assign_37 = xor i8 %roundKey_data_V_load_11, %state_data_V_load_56" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_37, i8* %state_data_V_addr_56, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 127 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_12 = load i8* %roundKey_data_V_addr_12, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 128 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_13 = load i8* %roundKey_data_V_addr_13, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 15> : 5.63ns
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_14 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 14" [AES_HLS/aes_implementation.cpp:273]
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%roundKey_data_V_addr_15 = getelementptr [16 x i8]* %roundKey_data_V, i64 0, i64 15" [AES_HLS/aes_implementation.cpp:273]
ST_15 : Operation 131 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_12 = load i8* %roundKey_data_V_addr_12, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 132 [1/1] (0.99ns)   --->   "%op2_V_read_assign_38 = xor i8 %roundKey_data_V_load_12, %state_data_V_load_57" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_38, i8* %state_data_V_addr_57, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 134 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_13 = load i8* %roundKey_data_V_addr_13, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 135 [1/1] (0.99ns)   --->   "%op2_V_read_assign_39 = xor i8 %roundKey_data_V_load_13, %state_data_V_load_58" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_39, i8* %state_data_V_addr_58, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 137 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_14 = load i8* %roundKey_data_V_addr_14, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 138 [2/2] (2.32ns)   --->   "%roundKey_data_V_load_15 = load i8* %roundKey_data_V_addr_15, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 16> : 5.63ns
ST_16 : Operation 139 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_14 = load i8* %roundKey_data_V_addr_14, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 140 [1/1] (0.99ns)   --->   "%op2_V_read_assign_40 = xor i8 %roundKey_data_V_load_14, %state_data_V_load_59" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_40, i8* %state_data_V_addr_59, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 142 [1/2] (2.32ns)   --->   "%roundKey_data_V_load_15 = load i8* %roundKey_data_V_addr_15, align 1" [AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 143 [1/1] (0.99ns)   --->   "%op2_V_read_assign_41 = xor i8 %roundKey_data_V_load_15, %state_data_V_load_60" [AES_HLS/aes_implementation.cpp:273]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_41, i8* %state_data_V_addr_60, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [AES_HLS/aes_implementation.cpp:276]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr', AES_HLS/aes_implementation.cpp:273) [3]  (0 ns)
	'load' operation ('state_data_V_load', AES_HLS/aes_implementation.cpp:273) on array 'state_data_V' [35]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_47', AES_HLS/aes_implementation.cpp:273) [5]  (0 ns)
	'load' operation ('state_data_V_load_47', AES_HLS/aes_implementation.cpp:273) on array 'state_data_V' [43]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_49', AES_HLS/aes_implementation.cpp:273) [7]  (0 ns)
	'load' operation ('state_data_V_load_49', AES_HLS/aes_implementation.cpp:273) on array 'state_data_V' [51]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_51', AES_HLS/aes_implementation.cpp:273) [9]  (0 ns)
	'load' operation ('state_data_V_load_51', AES_HLS/aes_implementation.cpp:273) on array 'state_data_V' [59]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_53', AES_HLS/aes_implementation.cpp:273) [11]  (0 ns)
	'load' operation ('state_data_V_load_53', AES_HLS/aes_implementation.cpp:273) on array 'state_data_V' [67]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_55', AES_HLS/aes_implementation.cpp:273) [13]  (0 ns)
	'load' operation ('state_data_V_load_55', AES_HLS/aes_implementation.cpp:273) on array 'state_data_V' [75]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_57', AES_HLS/aes_implementation.cpp:273) [15]  (0 ns)
	'load' operation ('state_data_V_load_57', AES_HLS/aes_implementation.cpp:273) on array 'state_data_V' [83]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_59', AES_HLS/aes_implementation.cpp:273) [17]  (0 ns)
	'load' operation ('state_data_V_load_59', AES_HLS/aes_implementation.cpp:273) on array 'state_data_V' [91]  (2.32 ns)

 <State 9>: 5.63ns
The critical path consists of the following:
	'load' operation ('roundKey_data_V_load', AES_HLS/aes_implementation.cpp:273) on array 'roundKey_data_V' [36]  (2.32 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:273) [37]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273) of variable 'op2.V', AES_HLS/aes_implementation.cpp:273 on array 'state_data_V' [38]  (2.32 ns)

 <State 10>: 5.63ns
The critical path consists of the following:
	'load' operation ('roundKey_data_V_load_2', AES_HLS/aes_implementation.cpp:273) on array 'roundKey_data_V' [44]  (2.32 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:273) [45]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273) of variable 'op2.V', AES_HLS/aes_implementation.cpp:273 on array 'state_data_V' [46]  (2.32 ns)

 <State 11>: 5.63ns
The critical path consists of the following:
	'load' operation ('roundKey_data_V_load_4', AES_HLS/aes_implementation.cpp:273) on array 'roundKey_data_V' [52]  (2.32 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:273) [53]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273) of variable 'op2.V', AES_HLS/aes_implementation.cpp:273 on array 'state_data_V' [54]  (2.32 ns)

 <State 12>: 5.63ns
The critical path consists of the following:
	'load' operation ('roundKey_data_V_load_6', AES_HLS/aes_implementation.cpp:273) on array 'roundKey_data_V' [60]  (2.32 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:273) [61]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273) of variable 'op2.V', AES_HLS/aes_implementation.cpp:273 on array 'state_data_V' [62]  (2.32 ns)

 <State 13>: 5.63ns
The critical path consists of the following:
	'load' operation ('roundKey_data_V_load_8', AES_HLS/aes_implementation.cpp:273) on array 'roundKey_data_V' [68]  (2.32 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:273) [69]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273) of variable 'op2.V', AES_HLS/aes_implementation.cpp:273 on array 'state_data_V' [70]  (2.32 ns)

 <State 14>: 5.63ns
The critical path consists of the following:
	'load' operation ('roundKey_data_V_load_10', AES_HLS/aes_implementation.cpp:273) on array 'roundKey_data_V' [76]  (2.32 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:273) [77]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273) of variable 'op2.V', AES_HLS/aes_implementation.cpp:273 on array 'state_data_V' [78]  (2.32 ns)

 <State 15>: 5.63ns
The critical path consists of the following:
	'load' operation ('roundKey_data_V_load_12', AES_HLS/aes_implementation.cpp:273) on array 'roundKey_data_V' [84]  (2.32 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:273) [85]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273) of variable 'op2.V', AES_HLS/aes_implementation.cpp:273 on array 'state_data_V' [86]  (2.32 ns)

 <State 16>: 5.63ns
The critical path consists of the following:
	'load' operation ('roundKey_data_V_load_14', AES_HLS/aes_implementation.cpp:273) on array 'roundKey_data_V' [92]  (2.32 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:273) [93]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:273) of variable 'op2.V', AES_HLS/aes_implementation.cpp:273 on array 'state_data_V' [94]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
