
Special1_A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f04  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080040fc  080040fc  000050fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800416c  0800416c  00006050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800416c  0800416c  0000516c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004174  08004174  00006050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004174  08004174  00005174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004178  08004178  00005178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  0800417c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000050  080041cc  00006050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  080041cc  00006258  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00006050  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ab1c  00000000  00000000  0000607e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a76  00000000  00000000  00010b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f0  00000000  00000000  00012610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000614  00000000  00000000  00012e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002693e  00000000  00000000  00013414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad84  00000000  00000000  00039d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f09c6  00000000  00000000  00044ad6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013549c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f54  00000000  00000000  001354e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  00137434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000050 	.word	0x20000050
 8000214:	00000000 	.word	0x00000000
 8000218:	080040e4 	.word	0x080040e4

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000054 	.word	0x20000054
 8000234:	080040e4 	.word	0x080040e4

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b988 	b.w	8000570 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	468e      	mov	lr, r1
 8000280:	4604      	mov	r4, r0
 8000282:	4688      	mov	r8, r1
 8000284:	2b00      	cmp	r3, #0
 8000286:	d14a      	bne.n	800031e <__udivmoddi4+0xa6>
 8000288:	428a      	cmp	r2, r1
 800028a:	4617      	mov	r7, r2
 800028c:	d962      	bls.n	8000354 <__udivmoddi4+0xdc>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	b14e      	cbz	r6, 80002a8 <__udivmoddi4+0x30>
 8000294:	f1c6 0320 	rsb	r3, r6, #32
 8000298:	fa01 f806 	lsl.w	r8, r1, r6
 800029c:	fa20 f303 	lsr.w	r3, r0, r3
 80002a0:	40b7      	lsls	r7, r6
 80002a2:	ea43 0808 	orr.w	r8, r3, r8
 80002a6:	40b4      	lsls	r4, r6
 80002a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ac:	fa1f fc87 	uxth.w	ip, r7
 80002b0:	fbb8 f1fe 	udiv	r1, r8, lr
 80002b4:	0c23      	lsrs	r3, r4, #16
 80002b6:	fb0e 8811 	mls	r8, lr, r1, r8
 80002ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002be:	fb01 f20c 	mul.w	r2, r1, ip
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d909      	bls.n	80002da <__udivmoddi4+0x62>
 80002c6:	18fb      	adds	r3, r7, r3
 80002c8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002cc:	f080 80ea 	bcs.w	80004a4 <__udivmoddi4+0x22c>
 80002d0:	429a      	cmp	r2, r3
 80002d2:	f240 80e7 	bls.w	80004a4 <__udivmoddi4+0x22c>
 80002d6:	3902      	subs	r1, #2
 80002d8:	443b      	add	r3, r7
 80002da:	1a9a      	subs	r2, r3, r2
 80002dc:	b2a3      	uxth	r3, r4
 80002de:	fbb2 f0fe 	udiv	r0, r2, lr
 80002e2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ea:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ee:	459c      	cmp	ip, r3
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0x8e>
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f8:	f080 80d6 	bcs.w	80004a8 <__udivmoddi4+0x230>
 80002fc:	459c      	cmp	ip, r3
 80002fe:	f240 80d3 	bls.w	80004a8 <__udivmoddi4+0x230>
 8000302:	443b      	add	r3, r7
 8000304:	3802      	subs	r0, #2
 8000306:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800030a:	eba3 030c 	sub.w	r3, r3, ip
 800030e:	2100      	movs	r1, #0
 8000310:	b11d      	cbz	r5, 800031a <__udivmoddi4+0xa2>
 8000312:	40f3      	lsrs	r3, r6
 8000314:	2200      	movs	r2, #0
 8000316:	e9c5 3200 	strd	r3, r2, [r5]
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	428b      	cmp	r3, r1
 8000320:	d905      	bls.n	800032e <__udivmoddi4+0xb6>
 8000322:	b10d      	cbz	r5, 8000328 <__udivmoddi4+0xb0>
 8000324:	e9c5 0100 	strd	r0, r1, [r5]
 8000328:	2100      	movs	r1, #0
 800032a:	4608      	mov	r0, r1
 800032c:	e7f5      	b.n	800031a <__udivmoddi4+0xa2>
 800032e:	fab3 f183 	clz	r1, r3
 8000332:	2900      	cmp	r1, #0
 8000334:	d146      	bne.n	80003c4 <__udivmoddi4+0x14c>
 8000336:	4573      	cmp	r3, lr
 8000338:	d302      	bcc.n	8000340 <__udivmoddi4+0xc8>
 800033a:	4282      	cmp	r2, r0
 800033c:	f200 8105 	bhi.w	800054a <__udivmoddi4+0x2d2>
 8000340:	1a84      	subs	r4, r0, r2
 8000342:	eb6e 0203 	sbc.w	r2, lr, r3
 8000346:	2001      	movs	r0, #1
 8000348:	4690      	mov	r8, r2
 800034a:	2d00      	cmp	r5, #0
 800034c:	d0e5      	beq.n	800031a <__udivmoddi4+0xa2>
 800034e:	e9c5 4800 	strd	r4, r8, [r5]
 8000352:	e7e2      	b.n	800031a <__udivmoddi4+0xa2>
 8000354:	2a00      	cmp	r2, #0
 8000356:	f000 8090 	beq.w	800047a <__udivmoddi4+0x202>
 800035a:	fab2 f682 	clz	r6, r2
 800035e:	2e00      	cmp	r6, #0
 8000360:	f040 80a4 	bne.w	80004ac <__udivmoddi4+0x234>
 8000364:	1a8a      	subs	r2, r1, r2
 8000366:	0c03      	lsrs	r3, r0, #16
 8000368:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036c:	b280      	uxth	r0, r0
 800036e:	b2bc      	uxth	r4, r7
 8000370:	2101      	movs	r1, #1
 8000372:	fbb2 fcfe 	udiv	ip, r2, lr
 8000376:	fb0e 221c 	mls	r2, lr, ip, r2
 800037a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037e:	fb04 f20c 	mul.w	r2, r4, ip
 8000382:	429a      	cmp	r2, r3
 8000384:	d907      	bls.n	8000396 <__udivmoddi4+0x11e>
 8000386:	18fb      	adds	r3, r7, r3
 8000388:	f10c 38ff 	add.w	r8, ip, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x11c>
 800038e:	429a      	cmp	r2, r3
 8000390:	f200 80e0 	bhi.w	8000554 <__udivmoddi4+0x2dc>
 8000394:	46c4      	mov	ip, r8
 8000396:	1a9b      	subs	r3, r3, r2
 8000398:	fbb3 f2fe 	udiv	r2, r3, lr
 800039c:	fb0e 3312 	mls	r3, lr, r2, r3
 80003a0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003a4:	fb02 f404 	mul.w	r4, r2, r4
 80003a8:	429c      	cmp	r4, r3
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x144>
 80003ac:	18fb      	adds	r3, r7, r3
 80003ae:	f102 30ff 	add.w	r0, r2, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x142>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f200 80ca 	bhi.w	800054e <__udivmoddi4+0x2d6>
 80003ba:	4602      	mov	r2, r0
 80003bc:	1b1b      	subs	r3, r3, r4
 80003be:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003c2:	e7a5      	b.n	8000310 <__udivmoddi4+0x98>
 80003c4:	f1c1 0620 	rsb	r6, r1, #32
 80003c8:	408b      	lsls	r3, r1
 80003ca:	fa22 f706 	lsr.w	r7, r2, r6
 80003ce:	431f      	orrs	r7, r3
 80003d0:	fa0e f401 	lsl.w	r4, lr, r1
 80003d4:	fa20 f306 	lsr.w	r3, r0, r6
 80003d8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003e0:	4323      	orrs	r3, r4
 80003e2:	fa00 f801 	lsl.w	r8, r0, r1
 80003e6:	fa1f fc87 	uxth.w	ip, r7
 80003ea:	fbbe f0f9 	udiv	r0, lr, r9
 80003ee:	0c1c      	lsrs	r4, r3, #16
 80003f0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003f4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003f8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003fc:	45a6      	cmp	lr, r4
 80003fe:	fa02 f201 	lsl.w	r2, r2, r1
 8000402:	d909      	bls.n	8000418 <__udivmoddi4+0x1a0>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 3aff 	add.w	sl, r0, #4294967295
 800040a:	f080 809c 	bcs.w	8000546 <__udivmoddi4+0x2ce>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f240 8099 	bls.w	8000546 <__udivmoddi4+0x2ce>
 8000414:	3802      	subs	r0, #2
 8000416:	443c      	add	r4, r7
 8000418:	eba4 040e 	sub.w	r4, r4, lr
 800041c:	fa1f fe83 	uxth.w	lr, r3
 8000420:	fbb4 f3f9 	udiv	r3, r4, r9
 8000424:	fb09 4413 	mls	r4, r9, r3, r4
 8000428:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800042c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000430:	45a4      	cmp	ip, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x1ce>
 8000434:	193c      	adds	r4, r7, r4
 8000436:	f103 3eff 	add.w	lr, r3, #4294967295
 800043a:	f080 8082 	bcs.w	8000542 <__udivmoddi4+0x2ca>
 800043e:	45a4      	cmp	ip, r4
 8000440:	d97f      	bls.n	8000542 <__udivmoddi4+0x2ca>
 8000442:	3b02      	subs	r3, #2
 8000444:	443c      	add	r4, r7
 8000446:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800044a:	eba4 040c 	sub.w	r4, r4, ip
 800044e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000452:	4564      	cmp	r4, ip
 8000454:	4673      	mov	r3, lr
 8000456:	46e1      	mov	r9, ip
 8000458:	d362      	bcc.n	8000520 <__udivmoddi4+0x2a8>
 800045a:	d05f      	beq.n	800051c <__udivmoddi4+0x2a4>
 800045c:	b15d      	cbz	r5, 8000476 <__udivmoddi4+0x1fe>
 800045e:	ebb8 0203 	subs.w	r2, r8, r3
 8000462:	eb64 0409 	sbc.w	r4, r4, r9
 8000466:	fa04 f606 	lsl.w	r6, r4, r6
 800046a:	fa22 f301 	lsr.w	r3, r2, r1
 800046e:	431e      	orrs	r6, r3
 8000470:	40cc      	lsrs	r4, r1
 8000472:	e9c5 6400 	strd	r6, r4, [r5]
 8000476:	2100      	movs	r1, #0
 8000478:	e74f      	b.n	800031a <__udivmoddi4+0xa2>
 800047a:	fbb1 fcf2 	udiv	ip, r1, r2
 800047e:	0c01      	lsrs	r1, r0, #16
 8000480:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000484:	b280      	uxth	r0, r0
 8000486:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800048a:	463b      	mov	r3, r7
 800048c:	4638      	mov	r0, r7
 800048e:	463c      	mov	r4, r7
 8000490:	46b8      	mov	r8, r7
 8000492:	46be      	mov	lr, r7
 8000494:	2620      	movs	r6, #32
 8000496:	fbb1 f1f7 	udiv	r1, r1, r7
 800049a:	eba2 0208 	sub.w	r2, r2, r8
 800049e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004a2:	e766      	b.n	8000372 <__udivmoddi4+0xfa>
 80004a4:	4601      	mov	r1, r0
 80004a6:	e718      	b.n	80002da <__udivmoddi4+0x62>
 80004a8:	4610      	mov	r0, r2
 80004aa:	e72c      	b.n	8000306 <__udivmoddi4+0x8e>
 80004ac:	f1c6 0220 	rsb	r2, r6, #32
 80004b0:	fa2e f302 	lsr.w	r3, lr, r2
 80004b4:	40b7      	lsls	r7, r6
 80004b6:	40b1      	lsls	r1, r6
 80004b8:	fa20 f202 	lsr.w	r2, r0, r2
 80004bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c0:	430a      	orrs	r2, r1
 80004c2:	fbb3 f8fe 	udiv	r8, r3, lr
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	fb0e 3318 	mls	r3, lr, r8, r3
 80004cc:	0c11      	lsrs	r1, r2, #16
 80004ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004d2:	fb08 f904 	mul.w	r9, r8, r4
 80004d6:	40b0      	lsls	r0, r6
 80004d8:	4589      	cmp	r9, r1
 80004da:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004de:	b280      	uxth	r0, r0
 80004e0:	d93e      	bls.n	8000560 <__udivmoddi4+0x2e8>
 80004e2:	1879      	adds	r1, r7, r1
 80004e4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004e8:	d201      	bcs.n	80004ee <__udivmoddi4+0x276>
 80004ea:	4589      	cmp	r9, r1
 80004ec:	d81f      	bhi.n	800052e <__udivmoddi4+0x2b6>
 80004ee:	eba1 0109 	sub.w	r1, r1, r9
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80004fe:	b292      	uxth	r2, r2
 8000500:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000504:	4542      	cmp	r2, r8
 8000506:	d229      	bcs.n	800055c <__udivmoddi4+0x2e4>
 8000508:	18ba      	adds	r2, r7, r2
 800050a:	f109 31ff 	add.w	r1, r9, #4294967295
 800050e:	d2c4      	bcs.n	800049a <__udivmoddi4+0x222>
 8000510:	4542      	cmp	r2, r8
 8000512:	d2c2      	bcs.n	800049a <__udivmoddi4+0x222>
 8000514:	f1a9 0102 	sub.w	r1, r9, #2
 8000518:	443a      	add	r2, r7
 800051a:	e7be      	b.n	800049a <__udivmoddi4+0x222>
 800051c:	45f0      	cmp	r8, lr
 800051e:	d29d      	bcs.n	800045c <__udivmoddi4+0x1e4>
 8000520:	ebbe 0302 	subs.w	r3, lr, r2
 8000524:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000528:	3801      	subs	r0, #1
 800052a:	46e1      	mov	r9, ip
 800052c:	e796      	b.n	800045c <__udivmoddi4+0x1e4>
 800052e:	eba7 0909 	sub.w	r9, r7, r9
 8000532:	4449      	add	r1, r9
 8000534:	f1a8 0c02 	sub.w	ip, r8, #2
 8000538:	fbb1 f9fe 	udiv	r9, r1, lr
 800053c:	fb09 f804 	mul.w	r8, r9, r4
 8000540:	e7db      	b.n	80004fa <__udivmoddi4+0x282>
 8000542:	4673      	mov	r3, lr
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1ce>
 8000546:	4650      	mov	r0, sl
 8000548:	e766      	b.n	8000418 <__udivmoddi4+0x1a0>
 800054a:	4608      	mov	r0, r1
 800054c:	e6fd      	b.n	800034a <__udivmoddi4+0xd2>
 800054e:	443b      	add	r3, r7
 8000550:	3a02      	subs	r2, #2
 8000552:	e733      	b.n	80003bc <__udivmoddi4+0x144>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	443b      	add	r3, r7
 800055a:	e71c      	b.n	8000396 <__udivmoddi4+0x11e>
 800055c:	4649      	mov	r1, r9
 800055e:	e79c      	b.n	800049a <__udivmoddi4+0x222>
 8000560:	eba1 0109 	sub.w	r1, r1, r9
 8000564:	46c4      	mov	ip, r8
 8000566:	fbb1 f9fe 	udiv	r9, r1, lr
 800056a:	fb09 f804 	mul.w	r8, r9, r4
 800056e:	e7c4      	b.n	80004fa <__udivmoddi4+0x282>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000578:	f000 fb3e 	bl	8000bf8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 fcdb 	bl	8000f36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f980 	bl	8000884 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 fa4c 	bl	8000a20 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000588:	f000 f9ea 	bl	8000960 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800058c:	f000 fa18 	bl	80009c0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &rx1, 1);
 8000590:	2201      	movs	r2, #1
 8000592:	49a6      	ldr	r1, [pc, #664]	@ (800082c <main+0x2b8>)
 8000594:	48a6      	ldr	r0, [pc, #664]	@ (8000830 <main+0x2bc>)
 8000596:	f002 fad6 	bl	8002b46 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, &rx3, 1);
 800059a:	2201      	movs	r2, #1
 800059c:	49a5      	ldr	r1, [pc, #660]	@ (8000834 <main+0x2c0>)
 800059e:	48a6      	ldr	r0, [pc, #664]	@ (8000838 <main+0x2c4>)
 80005a0:	f002 fad1 	bl	8002b46 <HAL_UART_Receive_IT>


  HAL_UART_Transmit(&huart3, (uint8_t*)start_msg, strlen(start_msg), HAL_MAX_DELAY);
 80005a4:	48a5      	ldr	r0, [pc, #660]	@ (800083c <main+0x2c8>)
 80005a6:	f7ff fe47 	bl	8000238 <strlen>
 80005aa:	4603      	mov	r3, r0
 80005ac:	b29a      	uxth	r2, r3
 80005ae:	f04f 33ff 	mov.w	r3, #4294967295
 80005b2:	49a2      	ldr	r1, [pc, #648]	@ (800083c <main+0x2c8>)
 80005b4:	48a0      	ldr	r0, [pc, #640]	@ (8000838 <main+0x2c4>)
 80005b6:	f002 fa3d 	bl	8002a34 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart3, (uint8_t*)quit_msg, strlen(quit_msg), HAL_MAX_DELAY);
 80005ba:	48a1      	ldr	r0, [pc, #644]	@ (8000840 <main+0x2cc>)
 80005bc:	f7ff fe3c 	bl	8000238 <strlen>
 80005c0:	4603      	mov	r3, r0
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	f04f 33ff 	mov.w	r3, #4294967295
 80005c8:	499d      	ldr	r1, [pc, #628]	@ (8000840 <main+0x2cc>)
 80005ca:	489b      	ldr	r0, [pc, #620]	@ (8000838 <main+0x2c4>)
 80005cc:	f002 fa32 	bl	8002a34 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart3, (uint8_t*)blank, strlen(blank), HAL_MAX_DELAY);
 80005d0:	489c      	ldr	r0, [pc, #624]	@ (8000844 <main+0x2d0>)
 80005d2:	f7ff fe31 	bl	8000238 <strlen>
 80005d6:	4603      	mov	r3, r0
 80005d8:	b29a      	uxth	r2, r3
 80005da:	f04f 33ff 	mov.w	r3, #4294967295
 80005de:	4999      	ldr	r1, [pc, #612]	@ (8000844 <main+0x2d0>)
 80005e0:	4895      	ldr	r0, [pc, #596]	@ (8000838 <main+0x2c4>)
 80005e2:	f002 fa27 	bl	8002a34 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart3, (uint8_t*)name_msg, strlen(name_msg), HAL_MAX_DELAY);
 80005e6:	4898      	ldr	r0, [pc, #608]	@ (8000848 <main+0x2d4>)
 80005e8:	f7ff fe26 	bl	8000238 <strlen>
 80005ec:	4603      	mov	r3, r0
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	f04f 33ff 	mov.w	r3, #4294967295
 80005f4:	4994      	ldr	r1, [pc, #592]	@ (8000848 <main+0x2d4>)
 80005f6:	4890      	ldr	r0, [pc, #576]	@ (8000838 <main+0x2c4>)
 80005f8:	f002 fa1c 	bl	8002a34 <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(currentState)
 80005fc:	4b93      	ldr	r3, [pc, #588]	@ (800084c <main+0x2d8>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b03      	cmp	r3, #3
 8000602:	d8fb      	bhi.n	80005fc <main+0x88>
 8000604:	a201      	add	r2, pc, #4	@ (adr r2, 800060c <main+0x98>)
 8000606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800060a:	bf00      	nop
 800060c:	0800061d 	.word	0x0800061d
 8000610:	0800066f 	.word	0x0800066f
 8000614:	08000715 	.word	0x08000715
 8000618:	0800075f 	.word	0x0800075f
	  {

	  	  case Wait_Name:
	  		if (input_complete == 1)
 800061c:	4b8c      	ldr	r3, [pc, #560]	@ (8000850 <main+0x2dc>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	b2db      	uxtb	r3, r3
 8000622:	2b01      	cmp	r3, #1
 8000624:	f040 80fa 	bne.w	800081c <main+0x2a8>
	  		            {
	  		                strcpy(my_name, rx_buffer3);
 8000628:	498a      	ldr	r1, [pc, #552]	@ (8000854 <main+0x2e0>)
 800062a:	488b      	ldr	r0, [pc, #556]	@ (8000858 <main+0x2e4>)
 800062c:	f003 fd52 	bl	80040d4 <strcpy>
	  		                HAL_UART_Transmit(&huart1, (uint8_t*)my_name, strlen(my_name), 100);
 8000630:	4889      	ldr	r0, [pc, #548]	@ (8000858 <main+0x2e4>)
 8000632:	f7ff fe01 	bl	8000238 <strlen>
 8000636:	4603      	mov	r3, r0
 8000638:	b29a      	uxth	r2, r3
 800063a:	2364      	movs	r3, #100	@ 0x64
 800063c:	4986      	ldr	r1, [pc, #536]	@ (8000858 <main+0x2e4>)
 800063e:	487c      	ldr	r0, [pc, #496]	@ (8000830 <main+0x2bc>)
 8000640:	f002 f9f8 	bl	8002a34 <HAL_UART_Transmit>
							HAL_UART_Transmit(&huart1, (uint8_t*)"\n", 1, 100);
 8000644:	2364      	movs	r3, #100	@ 0x64
 8000646:	2201      	movs	r2, #1
 8000648:	4984      	ldr	r1, [pc, #528]	@ (800085c <main+0x2e8>)
 800064a:	4879      	ldr	r0, [pc, #484]	@ (8000830 <main+0x2bc>)
 800064c:	f002 f9f2 	bl	8002a34 <HAL_UART_Transmit>
	  		             	memset(rx_buffer3, 0, sizeof(rx_buffer3));
 8000650:	2232      	movs	r2, #50	@ 0x32
 8000652:	2100      	movs	r1, #0
 8000654:	487f      	ldr	r0, [pc, #508]	@ (8000854 <main+0x2e0>)
 8000656:	f003 fd11 	bl	800407c <memset>
							rx_index3 = 0;
 800065a:	4b81      	ldr	r3, [pc, #516]	@ (8000860 <main+0x2ec>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
	  		                input_complete = 0;
 8000660:	4b7b      	ldr	r3, [pc, #492]	@ (8000850 <main+0x2dc>)
 8000662:	2200      	movs	r2, #0
 8000664:	701a      	strb	r2, [r3, #0]
	  		                currentState = Wait_Ready;
 8000666:	4b79      	ldr	r3, [pc, #484]	@ (800084c <main+0x2d8>)
 8000668:	2201      	movs	r2, #1
 800066a:	701a      	strb	r2, [r3, #0]
	  		            }
	  		break;
 800066c:	e0d6      	b.n	800081c <main+0x2a8>

	  	  case Wait_Ready:
	  		if (receive_complete == 1)
 800066e:	4b7d      	ldr	r3, [pc, #500]	@ (8000864 <main+0x2f0>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	b2db      	uxtb	r3, r3
 8000674:	2b01      	cmp	r3, #1
 8000676:	f040 80d3 	bne.w	8000820 <main+0x2ac>
	  					{
	  						strcpy(user_name, rx_buffer1); // ก๊อปจาก buffer1 (เพื่อน)
 800067a:	497b      	ldr	r1, [pc, #492]	@ (8000868 <main+0x2f4>)
 800067c:	487b      	ldr	r0, [pc, #492]	@ (800086c <main+0x2f8>)
 800067e:	f003 fd29 	bl	80040d4 <strcpy>

	  						// โชว์ว่าเพื่อนชื่ออะไร
	  						HAL_UART_Transmit(&huart3, (uint8_t*)blank, strlen(blank), HAL_MAX_DELAY);
 8000682:	4870      	ldr	r0, [pc, #448]	@ (8000844 <main+0x2d0>)
 8000684:	f7ff fdd8 	bl	8000238 <strlen>
 8000688:	4603      	mov	r3, r0
 800068a:	b29a      	uxth	r2, r3
 800068c:	f04f 33ff 	mov.w	r3, #4294967295
 8000690:	496c      	ldr	r1, [pc, #432]	@ (8000844 <main+0x2d0>)
 8000692:	4869      	ldr	r0, [pc, #420]	@ (8000838 <main+0x2c4>)
 8000694:	f002 f9ce 	bl	8002a34 <HAL_UART_Transmit>
	  						HAL_UART_Transmit(&huart3, (uint8_t*)user_name, strlen(user_name), 100);
 8000698:	4874      	ldr	r0, [pc, #464]	@ (800086c <main+0x2f8>)
 800069a:	f7ff fdcd 	bl	8000238 <strlen>
 800069e:	4603      	mov	r3, r0
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	2364      	movs	r3, #100	@ 0x64
 80006a4:	4971      	ldr	r1, [pc, #452]	@ (800086c <main+0x2f8>)
 80006a6:	4864      	ldr	r0, [pc, #400]	@ (8000838 <main+0x2c4>)
 80006a8:	f002 f9c4 	bl	8002a34 <HAL_UART_Transmit>
	  						HAL_UART_Transmit(&huart3, (uint8_t*)" is ready!\r\n", 12 , 100);
 80006ac:	2364      	movs	r3, #100	@ 0x64
 80006ae:	220c      	movs	r2, #12
 80006b0:	496f      	ldr	r1, [pc, #444]	@ (8000870 <main+0x2fc>)
 80006b2:	4861      	ldr	r0, [pc, #388]	@ (8000838 <main+0x2c4>)
 80006b4:	f002 f9be 	bl	8002a34 <HAL_UART_Transmit>

	  						// เคลียร์ค่า
	  						memset(rx_buffer1, 0, sizeof(rx_buffer1));
 80006b8:	2232      	movs	r2, #50	@ 0x32
 80006ba:	2100      	movs	r1, #0
 80006bc:	486a      	ldr	r0, [pc, #424]	@ (8000868 <main+0x2f4>)
 80006be:	f003 fcdd 	bl	800407c <memset>
	  						rx_index1 = 0;
 80006c2:	4b6c      	ldr	r3, [pc, #432]	@ (8000874 <main+0x300>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
	  						receive_complete = 0;
 80006c8:	4b66      	ldr	r3, [pc, #408]	@ (8000864 <main+0x2f0>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	701a      	strb	r2, [r3, #0]
	  						HAL_UART_Transmit(&huart3, (uint8_t*)blank, strlen(blank), HAL_MAX_DELAY);
 80006ce:	485d      	ldr	r0, [pc, #372]	@ (8000844 <main+0x2d0>)
 80006d0:	f7ff fdb2 	bl	8000238 <strlen>
 80006d4:	4603      	mov	r3, r0
 80006d6:	b29a      	uxth	r2, r3
 80006d8:	f04f 33ff 	mov.w	r3, #4294967295
 80006dc:	4959      	ldr	r1, [pc, #356]	@ (8000844 <main+0x2d0>)
 80006de:	4856      	ldr	r0, [pc, #344]	@ (8000838 <main+0x2c4>)
 80006e0:	f002 f9a8 	bl	8002a34 <HAL_UART_Transmit>
	  						HAL_UART_Transmit(&huart3, (uint8_t*)my_name, strlen(my_name), 100);
 80006e4:	485c      	ldr	r0, [pc, #368]	@ (8000858 <main+0x2e4>)
 80006e6:	f7ff fda7 	bl	8000238 <strlen>
 80006ea:	4603      	mov	r3, r0
 80006ec:	b29a      	uxth	r2, r3
 80006ee:	2364      	movs	r3, #100	@ 0x64
 80006f0:	4959      	ldr	r1, [pc, #356]	@ (8000858 <main+0x2e4>)
 80006f2:	4851      	ldr	r0, [pc, #324]	@ (8000838 <main+0x2c4>)
 80006f4:	f002 f99e 	bl	8002a34 <HAL_UART_Transmit>
	  						HAL_UART_Transmit(&huart3, (uint8_t*)prompt, strlen(prompt), 100);
 80006f8:	485f      	ldr	r0, [pc, #380]	@ (8000878 <main+0x304>)
 80006fa:	f7ff fd9d 	bl	8000238 <strlen>
 80006fe:	4603      	mov	r3, r0
 8000700:	b29a      	uxth	r2, r3
 8000702:	2364      	movs	r3, #100	@ 0x64
 8000704:	495c      	ldr	r1, [pc, #368]	@ (8000878 <main+0x304>)
 8000706:	484c      	ldr	r0, [pc, #304]	@ (8000838 <main+0x2c4>)
 8000708:	f002 f994 	bl	8002a34 <HAL_UART_Transmit>
	  						// ไปต่อที่โหมด Chat หรือจบ
	  						currentState = Wait_Msg;
 800070c:	4b4f      	ldr	r3, [pc, #316]	@ (800084c <main+0x2d8>)
 800070e:	2202      	movs	r2, #2
 8000710:	701a      	strb	r2, [r3, #0]
	  					}
	  		  break;
 8000712:	e085      	b.n	8000820 <main+0x2ac>

	  	  case Wait_Msg:

	  		  if(input_complete == 1)
 8000714:	4b4e      	ldr	r3, [pc, #312]	@ (8000850 <main+0x2dc>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	b2db      	uxtb	r3, r3
 800071a:	2b01      	cmp	r3, #1
 800071c:	f040 8082 	bne.w	8000824 <main+0x2b0>
	  		  {
				HAL_UART_Transmit(&huart1, (uint8_t*)rx_buffer3, strlen(rx_buffer3), 100);
 8000720:	484c      	ldr	r0, [pc, #304]	@ (8000854 <main+0x2e0>)
 8000722:	f7ff fd89 	bl	8000238 <strlen>
 8000726:	4603      	mov	r3, r0
 8000728:	b29a      	uxth	r2, r3
 800072a:	2364      	movs	r3, #100	@ 0x64
 800072c:	4949      	ldr	r1, [pc, #292]	@ (8000854 <main+0x2e0>)
 800072e:	4840      	ldr	r0, [pc, #256]	@ (8000830 <main+0x2bc>)
 8000730:	f002 f980 	bl	8002a34 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, (uint8_t*)"\n", 1, 100);
 8000734:	2364      	movs	r3, #100	@ 0x64
 8000736:	2201      	movs	r2, #1
 8000738:	4948      	ldr	r1, [pc, #288]	@ (800085c <main+0x2e8>)
 800073a:	483d      	ldr	r0, [pc, #244]	@ (8000830 <main+0x2bc>)
 800073c:	f002 f97a 	bl	8002a34 <HAL_UART_Transmit>
				memset(rx_buffer3, 0, sizeof(rx_buffer3));
 8000740:	2232      	movs	r2, #50	@ 0x32
 8000742:	2100      	movs	r1, #0
 8000744:	4843      	ldr	r0, [pc, #268]	@ (8000854 <main+0x2e0>)
 8000746:	f003 fc99 	bl	800407c <memset>
				rx_index3 = 0;
 800074a:	4b45      	ldr	r3, [pc, #276]	@ (8000860 <main+0x2ec>)
 800074c:	2200      	movs	r2, #0
 800074e:	701a      	strb	r2, [r3, #0]
				input_complete = 0;
 8000750:	4b3f      	ldr	r3, [pc, #252]	@ (8000850 <main+0x2dc>)
 8000752:	2200      	movs	r2, #0
 8000754:	701a      	strb	r2, [r3, #0]
				currentState = Ready;
 8000756:	4b3d      	ldr	r3, [pc, #244]	@ (800084c <main+0x2d8>)
 8000758:	2203      	movs	r2, #3
 800075a:	701a      	strb	r2, [r3, #0]
	  		  }
	  		 break;
 800075c:	e062      	b.n	8000824 <main+0x2b0>

	  	  case Ready:
	  		if (receive_complete){
 800075e:	4b41      	ldr	r3, [pc, #260]	@ (8000864 <main+0x2f0>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	b2db      	uxtb	r3, r3
 8000764:	2b00      	cmp	r3, #0
 8000766:	d05f      	beq.n	8000828 <main+0x2b4>
				  HAL_UART_Transmit(&huart3, (uint8_t*)blank, strlen(blank), HAL_MAX_DELAY);
 8000768:	4836      	ldr	r0, [pc, #216]	@ (8000844 <main+0x2d0>)
 800076a:	f7ff fd65 	bl	8000238 <strlen>
 800076e:	4603      	mov	r3, r0
 8000770:	b29a      	uxth	r2, r3
 8000772:	f04f 33ff 	mov.w	r3, #4294967295
 8000776:	4933      	ldr	r1, [pc, #204]	@ (8000844 <main+0x2d0>)
 8000778:	482f      	ldr	r0, [pc, #188]	@ (8000838 <main+0x2c4>)
 800077a:	f002 f95b 	bl	8002a34 <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart3, (uint8_t*)user_name, strlen(user_name), 100);
 800077e:	483b      	ldr	r0, [pc, #236]	@ (800086c <main+0x2f8>)
 8000780:	f7ff fd5a 	bl	8000238 <strlen>
 8000784:	4603      	mov	r3, r0
 8000786:	b29a      	uxth	r2, r3
 8000788:	2364      	movs	r3, #100	@ 0x64
 800078a:	4938      	ldr	r1, [pc, #224]	@ (800086c <main+0x2f8>)
 800078c:	482a      	ldr	r0, [pc, #168]	@ (8000838 <main+0x2c4>)
 800078e:	f002 f951 	bl	8002a34 <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart3, (uint8_t*)" : ", strlen(" : "), 100);
 8000792:	2364      	movs	r3, #100	@ 0x64
 8000794:	2203      	movs	r2, #3
 8000796:	4939      	ldr	r1, [pc, #228]	@ (800087c <main+0x308>)
 8000798:	4827      	ldr	r0, [pc, #156]	@ (8000838 <main+0x2c4>)
 800079a:	f002 f94b 	bl	8002a34 <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart3, (uint8_t*)rx_buffer1, strlen(rx_buffer1), HAL_MAX_DELAY);
 800079e:	4832      	ldr	r0, [pc, #200]	@ (8000868 <main+0x2f4>)
 80007a0:	f7ff fd4a 	bl	8000238 <strlen>
 80007a4:	4603      	mov	r3, r0
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	f04f 33ff 	mov.w	r3, #4294967295
 80007ac:	492e      	ldr	r1, [pc, #184]	@ (8000868 <main+0x2f4>)
 80007ae:	4822      	ldr	r0, [pc, #136]	@ (8000838 <main+0x2c4>)
 80007b0:	f002 f940 	bl	8002a34 <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, 10);
 80007b4:	230a      	movs	r3, #10
 80007b6:	2202      	movs	r2, #2
 80007b8:	4931      	ldr	r1, [pc, #196]	@ (8000880 <main+0x30c>)
 80007ba:	481f      	ldr	r0, [pc, #124]	@ (8000838 <main+0x2c4>)
 80007bc:	f002 f93a 	bl	8002a34 <HAL_UART_Transmit>
				  memset(rx_buffer1, 0, sizeof(rx_buffer1));
 80007c0:	2232      	movs	r2, #50	@ 0x32
 80007c2:	2100      	movs	r1, #0
 80007c4:	4828      	ldr	r0, [pc, #160]	@ (8000868 <main+0x2f4>)
 80007c6:	f003 fc59 	bl	800407c <memset>
				  rx_index1 = 0;
 80007ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000874 <main+0x300>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
				  receive_complete = 0;
 80007d0:	4b24      	ldr	r3, [pc, #144]	@ (8000864 <main+0x2f0>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	701a      	strb	r2, [r3, #0]
				  HAL_UART_Transmit(&huart3, (uint8_t*)blank, strlen(blank), HAL_MAX_DELAY);
 80007d6:	481b      	ldr	r0, [pc, #108]	@ (8000844 <main+0x2d0>)
 80007d8:	f7ff fd2e 	bl	8000238 <strlen>
 80007dc:	4603      	mov	r3, r0
 80007de:	b29a      	uxth	r2, r3
 80007e0:	f04f 33ff 	mov.w	r3, #4294967295
 80007e4:	4917      	ldr	r1, [pc, #92]	@ (8000844 <main+0x2d0>)
 80007e6:	4814      	ldr	r0, [pc, #80]	@ (8000838 <main+0x2c4>)
 80007e8:	f002 f924 	bl	8002a34 <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart3, (uint8_t*)my_name, strlen(my_name), 100);
 80007ec:	481a      	ldr	r0, [pc, #104]	@ (8000858 <main+0x2e4>)
 80007ee:	f7ff fd23 	bl	8000238 <strlen>
 80007f2:	4603      	mov	r3, r0
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	2364      	movs	r3, #100	@ 0x64
 80007f8:	4917      	ldr	r1, [pc, #92]	@ (8000858 <main+0x2e4>)
 80007fa:	480f      	ldr	r0, [pc, #60]	@ (8000838 <main+0x2c4>)
 80007fc:	f002 f91a 	bl	8002a34 <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart3, (uint8_t*)prompt, strlen(prompt), 100);
 8000800:	481d      	ldr	r0, [pc, #116]	@ (8000878 <main+0x304>)
 8000802:	f7ff fd19 	bl	8000238 <strlen>
 8000806:	4603      	mov	r3, r0
 8000808:	b29a      	uxth	r2, r3
 800080a:	2364      	movs	r3, #100	@ 0x64
 800080c:	491a      	ldr	r1, [pc, #104]	@ (8000878 <main+0x304>)
 800080e:	480a      	ldr	r0, [pc, #40]	@ (8000838 <main+0x2c4>)
 8000810:	f002 f910 	bl	8002a34 <HAL_UART_Transmit>
				  currentState = Wait_Msg;
 8000814:	4b0d      	ldr	r3, [pc, #52]	@ (800084c <main+0x2d8>)
 8000816:	2202      	movs	r2, #2
 8000818:	701a      	strb	r2, [r3, #0]
			  }
	  		 break;
 800081a:	e005      	b.n	8000828 <main+0x2b4>
	  		break;
 800081c:	bf00      	nop
 800081e:	e6ed      	b.n	80005fc <main+0x88>
	  		  break;
 8000820:	bf00      	nop
 8000822:	e6eb      	b.n	80005fc <main+0x88>
	  		 break;
 8000824:	bf00      	nop
 8000826:	e6e9      	b.n	80005fc <main+0x88>
	  		 break;
 8000828:	bf00      	nop
 800082a:	e6e7      	b.n	80005fc <main+0x88>
 800082c:	2000017c 	.word	0x2000017c
 8000830:	2000006c 	.word	0x2000006c
 8000834:	2000017d 	.word	0x2000017d
 8000838:	200000f4 	.word	0x200000f4
 800083c:	20000000 	.word	0x20000000
 8000840:	20000018 	.word	0x20000018
 8000844:	20000028 	.word	0x20000028
 8000848:	20000034 	.word	0x20000034
 800084c:	20000252 	.word	0x20000252
 8000850:	200001e8 	.word	0x200001e8
 8000854:	200001b4 	.word	0x200001b4
 8000858:	200001ec 	.word	0x200001ec
 800085c:	080040fc 	.word	0x080040fc
 8000860:	200001e7 	.word	0x200001e7
 8000864:	200001e9 	.word	0x200001e9
 8000868:	20000180 	.word	0x20000180
 800086c:	20000220 	.word	0x20000220
 8000870:	08004100 	.word	0x08004100
 8000874:	200001e6 	.word	0x200001e6
 8000878:	2000003c 	.word	0x2000003c
 800087c:	08004110 	.word	0x08004110
 8000880:	08004114 	.word	0x08004114

08000884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b094      	sub	sp, #80	@ 0x50
 8000888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088a:	f107 031c 	add.w	r3, r7, #28
 800088e:	2234      	movs	r2, #52	@ 0x34
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f003 fbf2 	bl	800407c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000898:	f107 0308 	add.w	r3, r7, #8
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
 80008a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000958 <SystemClock_Config+0xd4>)
 80008aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ac:	4a2a      	ldr	r2, [pc, #168]	@ (8000958 <SystemClock_Config+0xd4>)
 80008ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80008b4:	4b28      	ldr	r3, [pc, #160]	@ (8000958 <SystemClock_Config+0xd4>)
 80008b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008c0:	4b26      	ldr	r3, [pc, #152]	@ (800095c <SystemClock_Config+0xd8>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a25      	ldr	r2, [pc, #148]	@ (800095c <SystemClock_Config+0xd8>)
 80008c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008ca:	6013      	str	r3, [r2, #0]
 80008cc:	4b23      	ldr	r3, [pc, #140]	@ (800095c <SystemClock_Config+0xd8>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008d4:	603b      	str	r3, [r7, #0]
 80008d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008d8:	2302      	movs	r3, #2
 80008da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008dc:	2301      	movs	r3, #1
 80008de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008e0:	2310      	movs	r3, #16
 80008e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008e4:	2302      	movs	r3, #2
 80008e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008e8:	2300      	movs	r3, #0
 80008ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008ec:	2308      	movs	r3, #8
 80008ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80008f0:	23d8      	movs	r3, #216	@ 0xd8
 80008f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008f4:	2302      	movs	r3, #2
 80008f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80008f8:	2302      	movs	r3, #2
 80008fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008fc:	2302      	movs	r3, #2
 80008fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000900:	f107 031c 	add.w	r3, r7, #28
 8000904:	4618      	mov	r0, r3
 8000906:	f000 ff8b 	bl	8001820 <HAL_RCC_OscConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000910:	f000 f99e 	bl	8000c50 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000914:	f000 ff34 	bl	8001780 <HAL_PWREx_EnableOverDrive>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800091e:	f000 f997 	bl	8000c50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000922:	230f      	movs	r3, #15
 8000924:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000926:	2302      	movs	r3, #2
 8000928:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092a:	2300      	movs	r3, #0
 800092c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800092e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000932:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000934:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000938:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800093a:	f107 0308 	add.w	r3, r7, #8
 800093e:	2107      	movs	r1, #7
 8000940:	4618      	mov	r0, r3
 8000942:	f001 fa1b 	bl	8001d7c <HAL_RCC_ClockConfig>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800094c:	f000 f980 	bl	8000c50 <Error_Handler>
  }
}
 8000950:	bf00      	nop
 8000952:	3750      	adds	r7, #80	@ 0x50
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40023800 	.word	0x40023800
 800095c:	40007000 	.word	0x40007000

08000960 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000964:	4b14      	ldr	r3, [pc, #80]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 8000966:	4a15      	ldr	r2, [pc, #84]	@ (80009bc <MX_USART1_UART_Init+0x5c>)
 8000968:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800096a:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 800096c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000970:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000978:	4b0f      	ldr	r3, [pc, #60]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800097e:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 8000980:	2200      	movs	r2, #0
 8000982:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 8000986:	220c      	movs	r2, #12
 8000988:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098a:	4b0b      	ldr	r3, [pc, #44]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 800098c:	2200      	movs	r2, #0
 800098e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000990:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 8000992:	2200      	movs	r2, #0
 8000994:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000996:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 8000998:	2200      	movs	r2, #0
 800099a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800099c:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 800099e:	2200      	movs	r2, #0
 80009a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009a2:	4805      	ldr	r0, [pc, #20]	@ (80009b8 <MX_USART1_UART_Init+0x58>)
 80009a4:	f001 fff8 	bl	8002998 <HAL_UART_Init>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80009ae:	f000 f94f 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	2000006c 	.word	0x2000006c
 80009bc:	40011000 	.word	0x40011000

080009c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009c6:	4a15      	ldr	r2, [pc, #84]	@ (8000a1c <MX_USART3_UART_Init+0x5c>)
 80009c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009ca:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009e6:	220c      	movs	r2, #12
 80009e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_USART3_UART_Init+0x58>)
 8000a04:	f001 ffc8 	bl	8002998 <HAL_UART_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000a0e:	f000 f91f 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	200000f4 	.word	0x200000f4
 8000a1c:	40004800 	.word	0x40004800

08000a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a26:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <MX_GPIO_Init+0x44>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a64 <MX_GPIO_Init+0x44>)
 8000a2c:	f043 0302 	orr.w	r3, r3, #2
 8000a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a32:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <MX_GPIO_Init+0x44>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	f003 0302 	and.w	r3, r3, #2
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a3e:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <MX_GPIO_Init+0x44>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a08      	ldr	r2, [pc, #32]	@ (8000a64 <MX_GPIO_Init+0x44>)
 8000a44:	f043 0308 	orr.w	r3, r3, #8
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <MX_GPIO_Init+0x44>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f003 0308 	and.w	r3, r3, #8
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a56:	bf00      	nop
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	40023800 	.word	0x40023800

08000a68 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	// --- ส่วนของ UART3 (รับจากคีย์บอร์ดเรา) ---
	if (huart->Instance == USART3)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a4f      	ldr	r2, [pc, #316]	@ (8000bb4 <HAL_UART_RxCpltCallback+0x14c>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d153      	bne.n	8000b22 <HAL_UART_RxCpltCallback+0xba>
	{
		if (rx3 == 'q' && rx_index3 == 0 && currentState == Wait_Name)
 8000a7a:	4b4f      	ldr	r3, [pc, #316]	@ (8000bb8 <HAL_UART_RxCpltCallback+0x150>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b71      	cmp	r3, #113	@ 0x71
 8000a80:	d118      	bne.n	8000ab4 <HAL_UART_RxCpltCallback+0x4c>
 8000a82:	4b4e      	ldr	r3, [pc, #312]	@ (8000bbc <HAL_UART_RxCpltCallback+0x154>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d113      	bne.n	8000ab4 <HAL_UART_RxCpltCallback+0x4c>
 8000a8c:	4b4c      	ldr	r3, [pc, #304]	@ (8000bc0 <HAL_UART_RxCpltCallback+0x158>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d10f      	bne.n	8000ab4 <HAL_UART_RxCpltCallback+0x4c>
		{
			HAL_UART_Transmit(&huart3, (uint8_t*)"\r\nQuit Program.\r\n", 15, 100);
 8000a94:	2364      	movs	r3, #100	@ 0x64
 8000a96:	220f      	movs	r2, #15
 8000a98:	494a      	ldr	r1, [pc, #296]	@ (8000bc4 <HAL_UART_RxCpltCallback+0x15c>)
 8000a9a:	484b      	ldr	r0, [pc, #300]	@ (8000bc8 <HAL_UART_RxCpltCallback+0x160>)
 8000a9c:	f001 ffca 	bl	8002a34 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, (uint8_t*)"~", 1, 100);
 8000aa0:	2364      	movs	r3, #100	@ 0x64
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	4949      	ldr	r1, [pc, #292]	@ (8000bcc <HAL_UART_RxCpltCallback+0x164>)
 8000aa6:	484a      	ldr	r0, [pc, #296]	@ (8000bd0 <HAL_UART_RxCpltCallback+0x168>)
 8000aa8:	f001 ffc4 	bl	8002a34 <HAL_UART_Transmit>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aac:	b672      	cpsid	i
}
 8000aae:	bf00      	nop
			__disable_irq(); // ปิด Interrupt ทั้งหมดเพื่อความปลอดภัย
			while(1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <HAL_UART_RxCpltCallback+0x48>
			{

			}
		}
		// จบเมื่อเจอ Enter (\r หรือ \n)
		if (rx3 == '\r' || rx3 == '\n')
 8000ab4:	4b40      	ldr	r3, [pc, #256]	@ (8000bb8 <HAL_UART_RxCpltCallback+0x150>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b0d      	cmp	r3, #13
 8000aba:	d003      	beq.n	8000ac4 <HAL_UART_RxCpltCallback+0x5c>
 8000abc:	4b3e      	ldr	r3, [pc, #248]	@ (8000bb8 <HAL_UART_RxCpltCallback+0x150>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b0a      	cmp	r3, #10
 8000ac2:	d118      	bne.n	8000af6 <HAL_UART_RxCpltCallback+0x8e>
		{
			if (rx_index3 > 0)
 8000ac4:	4b3d      	ldr	r3, [pc, #244]	@ (8000bbc <HAL_UART_RxCpltCallback+0x154>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d024      	beq.n	8000b18 <HAL_UART_RxCpltCallback+0xb0>
			{
				rx_buffer3[rx_index3] = '\0'; // ปิดท้าย String
 8000ace:	4b3b      	ldr	r3, [pc, #236]	@ (8000bbc <HAL_UART_RxCpltCallback+0x154>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8000bd4 <HAL_UART_RxCpltCallback+0x16c>)
 8000ad8:	2100      	movs	r1, #0
 8000ada:	5499      	strb	r1, [r3, r2]
				input_complete = 1;           // ยกธง
 8000adc:	4b3e      	ldr	r3, [pc, #248]	@ (8000bd8 <HAL_UART_RxCpltCallback+0x170>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	701a      	strb	r2, [r3, #0]
				rx_index3 = 0;                // รีเซ็ต index
 8000ae2:	4b36      	ldr	r3, [pc, #216]	@ (8000bbc <HAL_UART_RxCpltCallback+0x154>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, 10);
 8000ae8:	230a      	movs	r3, #10
 8000aea:	2202      	movs	r2, #2
 8000aec:	493b      	ldr	r1, [pc, #236]	@ (8000bdc <HAL_UART_RxCpltCallback+0x174>)
 8000aee:	4836      	ldr	r0, [pc, #216]	@ (8000bc8 <HAL_UART_RxCpltCallback+0x160>)
 8000af0:	f001 ffa0 	bl	8002a34 <HAL_UART_Transmit>
			if (rx_index3 > 0)
 8000af4:	e010      	b.n	8000b18 <HAL_UART_RxCpltCallback+0xb0>
			}
		}
		else
		{
			if (rx_index3 < 49) rx_buffer3[rx_index3++] = rx3;
 8000af6:	4b31      	ldr	r3, [pc, #196]	@ (8000bbc <HAL_UART_RxCpltCallback+0x154>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2b30      	cmp	r3, #48	@ 0x30
 8000afe:	d80b      	bhi.n	8000b18 <HAL_UART_RxCpltCallback+0xb0>
 8000b00:	4b2e      	ldr	r3, [pc, #184]	@ (8000bbc <HAL_UART_RxCpltCallback+0x154>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	1c5a      	adds	r2, r3, #1
 8000b08:	b2d1      	uxtb	r1, r2
 8000b0a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bbc <HAL_UART_RxCpltCallback+0x154>)
 8000b0c:	7011      	strb	r1, [r2, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	4b29      	ldr	r3, [pc, #164]	@ (8000bb8 <HAL_UART_RxCpltCallback+0x150>)
 8000b12:	7819      	ldrb	r1, [r3, #0]
 8000b14:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd4 <HAL_UART_RxCpltCallback+0x16c>)
 8000b16:	5499      	strb	r1, [r3, r2]

		}
		HAL_UART_Receive_IT(&huart3, &rx3, 1); // รอรับตัวต่อไป
 8000b18:	2201      	movs	r2, #1
 8000b1a:	4927      	ldr	r1, [pc, #156]	@ (8000bb8 <HAL_UART_RxCpltCallback+0x150>)
 8000b1c:	482a      	ldr	r0, [pc, #168]	@ (8000bc8 <HAL_UART_RxCpltCallback+0x160>)
 8000b1e:	f002 f812 	bl	8002b46 <HAL_UART_Receive_IT>
	}

	// --- ส่วนของ UART1 (รับจากอีกบอร์ด) ---
	if (huart->Instance == USART1)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a2e      	ldr	r2, [pc, #184]	@ (8000be0 <HAL_UART_RxCpltCallback+0x178>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d13e      	bne.n	8000baa <HAL_UART_RxCpltCallback+0x142>
	{

		if (rx1 == '~')
 8000b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8000be4 <HAL_UART_RxCpltCallback+0x17c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b7e      	cmp	r3, #126	@ 0x7e
 8000b32:	d109      	bne.n	8000b48 <HAL_UART_RxCpltCallback+0xe0>
		{
			 HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n[System] Partner disconnected.\r\n", 34, 100);
 8000b34:	2364      	movs	r3, #100	@ 0x64
 8000b36:	2222      	movs	r2, #34	@ 0x22
 8000b38:	492b      	ldr	r1, [pc, #172]	@ (8000be8 <HAL_UART_RxCpltCallback+0x180>)
 8000b3a:	4823      	ldr	r0, [pc, #140]	@ (8000bc8 <HAL_UART_RxCpltCallback+0x160>)
 8000b3c:	f001 ff7a 	bl	8002a34 <HAL_UART_Transmit>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b40:	b672      	cpsid	i
}
 8000b42:	bf00      	nop
			 __disable_irq();
			 while(1);
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
		}
		// สมมติว่าตกลงกันว่า "ส่งจบจะตามด้วย \n เสมอ"
		if (rx1 == '\n')
 8000b48:	4b26      	ldr	r3, [pc, #152]	@ (8000be4 <HAL_UART_RxCpltCallback+0x17c>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2b0a      	cmp	r3, #10
 8000b4e:	d112      	bne.n	8000b76 <HAL_UART_RxCpltCallback+0x10e>
		{
			if (rx_index1 > 0)
 8000b50:	4b26      	ldr	r3, [pc, #152]	@ (8000bec <HAL_UART_RxCpltCallback+0x184>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d022      	beq.n	8000ba0 <HAL_UART_RxCpltCallback+0x138>
			{
				rx_buffer1[rx_index1] = '\0'; // ปิดท้าย String
 8000b5a:	4b24      	ldr	r3, [pc, #144]	@ (8000bec <HAL_UART_RxCpltCallback+0x184>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	461a      	mov	r2, r3
 8000b62:	4b23      	ldr	r3, [pc, #140]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x188>)
 8000b64:	2100      	movs	r1, #0
 8000b66:	5499      	strb	r1, [r3, r2]
				receive_complete = 1;         // ยกธงว่าเพื่อนส่งมาแล้ว
 8000b68:	4b22      	ldr	r3, [pc, #136]	@ (8000bf4 <HAL_UART_RxCpltCallback+0x18c>)
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	701a      	strb	r2, [r3, #0]
				rx_index1 = 0;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <HAL_UART_RxCpltCallback+0x184>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	701a      	strb	r2, [r3, #0]
 8000b74:	e014      	b.n	8000ba0 <HAL_UART_RxCpltCallback+0x138>
			}
		}
		else
		{
			// เก็บข้อมูลถ้าไม่ใช่ \n (และกันขยะ \r)
			if (rx1 != '\r' && rx_index1 < 49)
 8000b76:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <HAL_UART_RxCpltCallback+0x17c>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b0d      	cmp	r3, #13
 8000b7c:	d010      	beq.n	8000ba0 <HAL_UART_RxCpltCallback+0x138>
 8000b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bec <HAL_UART_RxCpltCallback+0x184>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	2b30      	cmp	r3, #48	@ 0x30
 8000b86:	d80b      	bhi.n	8000ba0 <HAL_UART_RxCpltCallback+0x138>
			{
				rx_buffer1[rx_index1++] = rx1;
 8000b88:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <HAL_UART_RxCpltCallback+0x184>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	1c5a      	adds	r2, r3, #1
 8000b90:	b2d1      	uxtb	r1, r2
 8000b92:	4a16      	ldr	r2, [pc, #88]	@ (8000bec <HAL_UART_RxCpltCallback+0x184>)
 8000b94:	7011      	strb	r1, [r2, #0]
 8000b96:	461a      	mov	r2, r3
 8000b98:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <HAL_UART_RxCpltCallback+0x17c>)
 8000b9a:	7819      	ldrb	r1, [r3, #0]
 8000b9c:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <HAL_UART_RxCpltCallback+0x188>)
 8000b9e:	5499      	strb	r1, [r3, r2]
			}
		}
		HAL_UART_Receive_IT(&huart1, &rx1, 1); // รอรับตัวต่อไป
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	4910      	ldr	r1, [pc, #64]	@ (8000be4 <HAL_UART_RxCpltCallback+0x17c>)
 8000ba4:	480a      	ldr	r0, [pc, #40]	@ (8000bd0 <HAL_UART_RxCpltCallback+0x168>)
 8000ba6:	f001 ffce 	bl	8002b46 <HAL_UART_Receive_IT>
	}
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40004800 	.word	0x40004800
 8000bb8:	2000017d 	.word	0x2000017d
 8000bbc:	200001e7 	.word	0x200001e7
 8000bc0:	20000252 	.word	0x20000252
 8000bc4:	08004118 	.word	0x08004118
 8000bc8:	200000f4 	.word	0x200000f4
 8000bcc:	0800412c 	.word	0x0800412c
 8000bd0:	2000006c 	.word	0x2000006c
 8000bd4:	200001b4 	.word	0x200001b4
 8000bd8:	200001e8 	.word	0x200001e8
 8000bdc:	08004114 	.word	0x08004114
 8000be0:	40011000 	.word	0x40011000
 8000be4:	2000017c 	.word	0x2000017c
 8000be8:	08004130 	.word	0x08004130
 8000bec:	200001e6 	.word	0x200001e6
 8000bf0:	20000180 	.word	0x20000180
 8000bf4:	200001e9 	.word	0x200001e9

08000bf8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000bfe:	463b      	mov	r3, r7
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c0a:	f000 fb03 	bl	8001214 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c1a:	231f      	movs	r3, #31
 8000c1c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c1e:	2387      	movs	r3, #135	@ 0x87
 8000c20:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c26:	2300      	movs	r3, #0
 8000c28:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c32:	2300      	movs	r3, #0
 8000c34:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c36:	2300      	movs	r3, #0
 8000c38:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c3a:	463b      	mov	r3, r7
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f000 fb21 	bl	8001284 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c42:	2004      	movs	r0, #4
 8000c44:	f000 fafe 	bl	8001244 <HAL_MPU_Enable>

}
 8000c48:	bf00      	nop
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c54:	b672      	cpsid	i
}
 8000c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <Error_Handler+0x8>

08000c5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca0 <HAL_MspInit+0x44>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ca0 <HAL_MspInit+0x44>)
 8000c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <HAL_MspInit+0x44>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c76:	607b      	str	r3, [r7, #4]
 8000c78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ca0 <HAL_MspInit+0x44>)
 8000c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ca0 <HAL_MspInit+0x44>)
 8000c80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c86:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <HAL_MspInit+0x44>)
 8000c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c8e:	603b      	str	r3, [r7, #0]
 8000c90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	40023800 	.word	0x40023800

08000ca4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b0b0      	sub	sp, #192	@ 0xc0
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 031c 	add.w	r3, r7, #28
 8000cc0:	2290      	movs	r2, #144	@ 0x90
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f003 f9d9 	bl	800407c <memset>
  if(huart->Instance==USART1)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a55      	ldr	r2, [pc, #340]	@ (8000e24 <HAL_UART_MspInit+0x180>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d159      	bne.n	8000d88 <HAL_UART_MspInit+0xe4>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cd4:	2340      	movs	r3, #64	@ 0x40
 8000cd6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f001 fa31 	bl	8002148 <HAL_RCCEx_PeriphCLKConfig>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cec:	f7ff ffb0 	bl	8000c50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cf0:	4b4d      	ldr	r3, [pc, #308]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cf4:	4a4c      	ldr	r2, [pc, #304]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000cf6:	f043 0310 	orr.w	r3, r3, #16
 8000cfa:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cfc:	4b4a      	ldr	r3, [pc, #296]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d00:	f003 0310 	and.w	r3, r3, #16
 8000d04:	61bb      	str	r3, [r7, #24]
 8000d06:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d08:	4b47      	ldr	r3, [pc, #284]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0c:	4a46      	ldr	r2, [pc, #280]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000d0e:	f043 0302 	orr.w	r3, r3, #2
 8000d12:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d14:	4b44      	ldr	r3, [pc, #272]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d18:	f003 0302 	and.w	r3, r3, #2
 8000d1c:	617b      	str	r3, [r7, #20]
 8000d1e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d34:	2303      	movs	r3, #3
 8000d36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000d3a:	2304      	movs	r3, #4
 8000d3c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d40:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000d44:	4619      	mov	r1, r3
 8000d46:	4839      	ldr	r0, [pc, #228]	@ (8000e2c <HAL_UART_MspInit+0x188>)
 8000d48:	f000 fb6e 	bl	8001428 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d4c:	2340      	movs	r3, #64	@ 0x40
 8000d4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d64:	2307      	movs	r3, #7
 8000d66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000d6e:	4619      	mov	r1, r3
 8000d70:	482e      	ldr	r0, [pc, #184]	@ (8000e2c <HAL_UART_MspInit+0x188>)
 8000d72:	f000 fb59 	bl	8001428 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d76:	2200      	movs	r2, #0
 8000d78:	2100      	movs	r1, #0
 8000d7a:	2025      	movs	r0, #37	@ 0x25
 8000d7c:	f000 fa13 	bl	80011a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d80:	2025      	movs	r0, #37	@ 0x25
 8000d82:	f000 fa2c 	bl	80011de <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d86:	e049      	b.n	8000e1c <HAL_UART_MspInit+0x178>
  else if(huart->Instance==USART3)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a28      	ldr	r2, [pc, #160]	@ (8000e30 <HAL_UART_MspInit+0x18c>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d144      	bne.n	8000e1c <HAL_UART_MspInit+0x178>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d96:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d9c:	f107 031c 	add.w	r3, r7, #28
 8000da0:	4618      	mov	r0, r3
 8000da2:	f001 f9d1 	bl	8002148 <HAL_RCCEx_PeriphCLKConfig>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <HAL_UART_MspInit+0x10c>
      Error_Handler();
 8000dac:	f7ff ff50 	bl	8000c50 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000db0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db4:	4a1c      	ldr	r2, [pc, #112]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000db6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000dba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dc4:	613b      	str	r3, [r7, #16]
 8000dc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc8:	4b17      	ldr	r3, [pc, #92]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dcc:	4a16      	ldr	r2, [pc, #88]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000dce:	f043 0308 	orr.w	r3, r3, #8
 8000dd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd4:	4b14      	ldr	r3, [pc, #80]	@ (8000e28 <HAL_UART_MspInit+0x184>)
 8000dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd8:	f003 0308 	and.w	r3, r3, #8
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000de0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000de4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de8:	2302      	movs	r3, #2
 8000dea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df4:	2303      	movs	r3, #3
 8000df6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000dfa:	2307      	movs	r3, #7
 8000dfc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e00:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e04:	4619      	mov	r1, r3
 8000e06:	480b      	ldr	r0, [pc, #44]	@ (8000e34 <HAL_UART_MspInit+0x190>)
 8000e08:	f000 fb0e 	bl	8001428 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2100      	movs	r1, #0
 8000e10:	2027      	movs	r0, #39	@ 0x27
 8000e12:	f000 f9c8 	bl	80011a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000e16:	2027      	movs	r0, #39	@ 0x27
 8000e18:	f000 f9e1 	bl	80011de <HAL_NVIC_EnableIRQ>
}
 8000e1c:	bf00      	nop
 8000e1e:	37c0      	adds	r7, #192	@ 0xc0
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40011000 	.word	0x40011000
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40004800 	.word	0x40004800
 8000e34:	40020c00 	.word	0x40020c00

08000e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <NMI_Handler+0x4>

08000e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <HardFault_Handler+0x4>

08000e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <MemManage_Handler+0x4>

08000e50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <BusFault_Handler+0x4>

08000e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <UsageFault_Handler+0x4>

08000e60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e8e:	f000 f88f 	bl	8000fb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e9c:	4802      	ldr	r0, [pc, #8]	@ (8000ea8 <USART1_IRQHandler+0x10>)
 8000e9e:	f001 fe97 	bl	8002bd0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	2000006c 	.word	0x2000006c

08000eac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000eb0:	4802      	ldr	r0, [pc, #8]	@ (8000ebc <USART3_IRQHandler+0x10>)
 8000eb2:	f001 fe8d 	bl	8002bd0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200000f4 	.word	0x200000f4

08000ec0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ec4:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <SystemInit+0x20>)
 8000ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <SystemInit+0x20>)
 8000ecc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ed0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ee4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f1c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ee8:	f7ff ffea 	bl	8000ec0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eec:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eee:	490d      	ldr	r1, [pc, #52]	@ (8000f24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0a      	ldr	r2, [pc, #40]	@ (8000f2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f04:	4c0a      	ldr	r4, [pc, #40]	@ (8000f30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f12:	f003 f8bb 	bl	800408c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f16:	f7ff fb2d 	bl	8000574 <main>
  bx  lr    
 8000f1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f1c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f24:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8000f28:	0800417c 	.word	0x0800417c
  ldr r2, =_sbss
 8000f2c:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8000f30:	20000258 	.word	0x20000258

08000f34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f34:	e7fe      	b.n	8000f34 <ADC_IRQHandler>

08000f36 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f3a:	2003      	movs	r0, #3
 8000f3c:	f000 f928 	bl	8001190 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f40:	200f      	movs	r0, #15
 8000f42:	f000 f805 	bl	8000f50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f46:	f7ff fe89 	bl	8000c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f58:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <HAL_InitTick+0x54>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <HAL_InitTick+0x58>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	4619      	mov	r1, r3
 8000f62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f000 f943 	bl	80011fa <HAL_SYSTICK_Config>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e00e      	b.n	8000f9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2b0f      	cmp	r3, #15
 8000f82:	d80a      	bhi.n	8000f9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f84:	2200      	movs	r2, #0
 8000f86:	6879      	ldr	r1, [r7, #4]
 8000f88:	f04f 30ff 	mov.w	r0, #4294967295
 8000f8c:	f000 f90b 	bl	80011a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f90:	4a06      	ldr	r2, [pc, #24]	@ (8000fac <HAL_InitTick+0x5c>)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f96:	2300      	movs	r3, #0
 8000f98:	e000      	b.n	8000f9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000044 	.word	0x20000044
 8000fa8:	2000004c 	.word	0x2000004c
 8000fac:	20000048 	.word	0x20000048

08000fb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fb4:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <HAL_IncTick+0x20>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	461a      	mov	r2, r3
 8000fba:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <HAL_IncTick+0x24>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	4a04      	ldr	r2, [pc, #16]	@ (8000fd4 <HAL_IncTick+0x24>)
 8000fc2:	6013      	str	r3, [r2, #0]
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	2000004c 	.word	0x2000004c
 8000fd4:	20000254 	.word	0x20000254

08000fd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  return uwTick;
 8000fdc:	4b03      	ldr	r3, [pc, #12]	@ (8000fec <HAL_GetTick+0x14>)
 8000fde:	681b      	ldr	r3, [r3, #0]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000254 	.word	0x20000254

08000ff0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001000:	4b0b      	ldr	r3, [pc, #44]	@ (8001030 <__NVIC_SetPriorityGrouping+0x40>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800100c:	4013      	ands	r3, r2
 800100e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <__NVIC_SetPriorityGrouping+0x44>)
 800101a:	4313      	orrs	r3, r2
 800101c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800101e:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <__NVIC_SetPriorityGrouping+0x40>)
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	60d3      	str	r3, [r2, #12]
}
 8001024:	bf00      	nop
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	e000ed00 	.word	0xe000ed00
 8001034:	05fa0000 	.word	0x05fa0000

08001038 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800103c:	4b04      	ldr	r3, [pc, #16]	@ (8001050 <__NVIC_GetPriorityGrouping+0x18>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	0a1b      	lsrs	r3, r3, #8
 8001042:	f003 0307 	and.w	r3, r3, #7
}
 8001046:	4618      	mov	r0, r3
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001062:	2b00      	cmp	r3, #0
 8001064:	db0b      	blt.n	800107e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	f003 021f 	and.w	r2, r3, #31
 800106c:	4907      	ldr	r1, [pc, #28]	@ (800108c <__NVIC_EnableIRQ+0x38>)
 800106e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001072:	095b      	lsrs	r3, r3, #5
 8001074:	2001      	movs	r0, #1
 8001076:	fa00 f202 	lsl.w	r2, r0, r2
 800107a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000e100 	.word	0xe000e100

08001090 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	6039      	str	r1, [r7, #0]
 800109a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800109c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	db0a      	blt.n	80010ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	490c      	ldr	r1, [pc, #48]	@ (80010dc <__NVIC_SetPriority+0x4c>)
 80010aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ae:	0112      	lsls	r2, r2, #4
 80010b0:	b2d2      	uxtb	r2, r2
 80010b2:	440b      	add	r3, r1
 80010b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b8:	e00a      	b.n	80010d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	4908      	ldr	r1, [pc, #32]	@ (80010e0 <__NVIC_SetPriority+0x50>)
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	f003 030f 	and.w	r3, r3, #15
 80010c6:	3b04      	subs	r3, #4
 80010c8:	0112      	lsls	r2, r2, #4
 80010ca:	b2d2      	uxtb	r2, r2
 80010cc:	440b      	add	r3, r1
 80010ce:	761a      	strb	r2, [r3, #24]
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000e100 	.word	0xe000e100
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b089      	sub	sp, #36	@ 0x24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f003 0307 	and.w	r3, r3, #7
 80010f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	f1c3 0307 	rsb	r3, r3, #7
 80010fe:	2b04      	cmp	r3, #4
 8001100:	bf28      	it	cs
 8001102:	2304      	movcs	r3, #4
 8001104:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	3304      	adds	r3, #4
 800110a:	2b06      	cmp	r3, #6
 800110c:	d902      	bls.n	8001114 <NVIC_EncodePriority+0x30>
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3b03      	subs	r3, #3
 8001112:	e000      	b.n	8001116 <NVIC_EncodePriority+0x32>
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001118:	f04f 32ff 	mov.w	r2, #4294967295
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	43da      	mvns	r2, r3
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	401a      	ands	r2, r3
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800112c:	f04f 31ff 	mov.w	r1, #4294967295
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	fa01 f303 	lsl.w	r3, r1, r3
 8001136:	43d9      	mvns	r1, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800113c:	4313      	orrs	r3, r2
         );
}
 800113e:	4618      	mov	r0, r3
 8001140:	3724      	adds	r7, #36	@ 0x24
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
	...

0800114c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3b01      	subs	r3, #1
 8001158:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800115c:	d301      	bcc.n	8001162 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800115e:	2301      	movs	r3, #1
 8001160:	e00f      	b.n	8001182 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <SysTick_Config+0x40>)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3b01      	subs	r3, #1
 8001168:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800116a:	210f      	movs	r1, #15
 800116c:	f04f 30ff 	mov.w	r0, #4294967295
 8001170:	f7ff ff8e 	bl	8001090 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001174:	4b05      	ldr	r3, [pc, #20]	@ (800118c <SysTick_Config+0x40>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800117a:	4b04      	ldr	r3, [pc, #16]	@ (800118c <SysTick_Config+0x40>)
 800117c:	2207      	movs	r2, #7
 800117e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	e000e010 	.word	0xe000e010

08001190 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff ff29 	bl	8000ff0 <__NVIC_SetPriorityGrouping>
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b086      	sub	sp, #24
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	4603      	mov	r3, r0
 80011ae:	60b9      	str	r1, [r7, #8]
 80011b0:	607a      	str	r2, [r7, #4]
 80011b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011b8:	f7ff ff3e 	bl	8001038 <__NVIC_GetPriorityGrouping>
 80011bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	68b9      	ldr	r1, [r7, #8]
 80011c2:	6978      	ldr	r0, [r7, #20]
 80011c4:	f7ff ff8e 	bl	80010e4 <NVIC_EncodePriority>
 80011c8:	4602      	mov	r2, r0
 80011ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ce:	4611      	mov	r1, r2
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff ff5d 	bl	8001090 <__NVIC_SetPriority>
}
 80011d6:	bf00      	nop
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b082      	sub	sp, #8
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	4603      	mov	r3, r0
 80011e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff31 	bl	8001054 <__NVIC_EnableIRQ>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ffa2 	bl	800114c <SysTick_Config>
 8001208:	4603      	mov	r3, r0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001218:	f3bf 8f5f 	dmb	sy
}
 800121c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800121e:	4b07      	ldr	r3, [pc, #28]	@ (800123c <HAL_MPU_Disable+0x28>)
 8001220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001222:	4a06      	ldr	r2, [pc, #24]	@ (800123c <HAL_MPU_Disable+0x28>)
 8001224:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001228:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800122a:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <HAL_MPU_Disable+0x2c>)
 800122c:	2200      	movs	r2, #0
 800122e:	605a      	str	r2, [r3, #4]
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	e000ed00 	.word	0xe000ed00
 8001240:	e000ed90 	.word	0xe000ed90

08001244 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800124c:	4a0b      	ldr	r2, [pc, #44]	@ (800127c <HAL_MPU_Enable+0x38>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001256:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <HAL_MPU_Enable+0x3c>)
 8001258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800125a:	4a09      	ldr	r2, [pc, #36]	@ (8001280 <HAL_MPU_Enable+0x3c>)
 800125c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001260:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001262:	f3bf 8f4f 	dsb	sy
}
 8001266:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001268:	f3bf 8f6f 	isb	sy
}
 800126c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	e000ed90 	.word	0xe000ed90
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	785a      	ldrb	r2, [r3, #1]
 8001290:	4b1b      	ldr	r3, [pc, #108]	@ (8001300 <HAL_MPU_ConfigRegion+0x7c>)
 8001292:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001294:	4b1a      	ldr	r3, [pc, #104]	@ (8001300 <HAL_MPU_ConfigRegion+0x7c>)
 8001296:	691b      	ldr	r3, [r3, #16]
 8001298:	4a19      	ldr	r2, [pc, #100]	@ (8001300 <HAL_MPU_ConfigRegion+0x7c>)
 800129a:	f023 0301 	bic.w	r3, r3, #1
 800129e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80012a0:	4a17      	ldr	r2, [pc, #92]	@ (8001300 <HAL_MPU_ConfigRegion+0x7c>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7b1b      	ldrb	r3, [r3, #12]
 80012ac:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	7adb      	ldrb	r3, [r3, #11]
 80012b2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80012b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	7a9b      	ldrb	r3, [r3, #10]
 80012ba:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80012bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	7b5b      	ldrb	r3, [r3, #13]
 80012c2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80012c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	7b9b      	ldrb	r3, [r3, #14]
 80012ca:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80012cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	7bdb      	ldrb	r3, [r3, #15]
 80012d2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80012d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	7a5b      	ldrb	r3, [r3, #9]
 80012da:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80012dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	7a1b      	ldrb	r3, [r3, #8]
 80012e2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80012e4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	7812      	ldrb	r2, [r2, #0]
 80012ea:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80012ec:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80012ee:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80012f0:	6113      	str	r3, [r2, #16]
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000ed90 	.word	0xe000ed90

08001304 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001310:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001312:	f7ff fe61 	bl	8000fd8 <HAL_GetTick>
 8001316:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2b02      	cmp	r3, #2
 8001322:	d008      	beq.n	8001336 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2280      	movs	r2, #128	@ 0x80
 8001328:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2200      	movs	r2, #0
 800132e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e052      	b.n	80013dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f022 0216 	bic.w	r2, r2, #22
 8001344:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	695a      	ldr	r2, [r3, #20]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001354:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135a:	2b00      	cmp	r3, #0
 800135c:	d103      	bne.n	8001366 <HAL_DMA_Abort+0x62>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001362:	2b00      	cmp	r3, #0
 8001364:	d007      	beq.n	8001376 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f022 0208 	bic.w	r2, r2, #8
 8001374:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f022 0201 	bic.w	r2, r2, #1
 8001384:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001386:	e013      	b.n	80013b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001388:	f7ff fe26 	bl	8000fd8 <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b05      	cmp	r3, #5
 8001394:	d90c      	bls.n	80013b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2220      	movs	r2, #32
 800139a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2203      	movs	r2, #3
 80013a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e015      	b.n	80013dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1e4      	bne.n	8001388 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013c2:	223f      	movs	r2, #63	@ 0x3f
 80013c4:	409a      	lsls	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2201      	movs	r2, #1
 80013ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80013da:	2300      	movs	r3, #0
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d004      	beq.n	8001402 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2280      	movs	r2, #128	@ 0x80
 80013fc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e00c      	b.n	800141c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2205      	movs	r2, #5
 8001406:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f022 0201 	bic.w	r2, r2, #1
 8001418:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001428:	b480      	push	{r7}
 800142a:	b089      	sub	sp, #36	@ 0x24
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800143e:	2300      	movs	r3, #0
 8001440:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
 8001446:	e175      	b.n	8001734 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001448:	2201      	movs	r2, #1
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	429a      	cmp	r2, r3
 8001462:	f040 8164 	bne.w	800172e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f003 0303 	and.w	r3, r3, #3
 800146e:	2b01      	cmp	r3, #1
 8001470:	d005      	beq.n	800147e <HAL_GPIO_Init+0x56>
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 0303 	and.w	r3, r3, #3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d130      	bne.n	80014e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	2203      	movs	r2, #3
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	43db      	mvns	r3, r3
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	4013      	ands	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014b4:	2201      	movs	r2, #1
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	43db      	mvns	r3, r3
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	4013      	ands	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	091b      	lsrs	r3, r3, #4
 80014ca:	f003 0201 	and.w	r2, r3, #1
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	2b03      	cmp	r3, #3
 80014ea:	d017      	beq.n	800151c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	2203      	movs	r2, #3
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	43db      	mvns	r3, r3
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	4013      	ands	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	689a      	ldr	r2, [r3, #8]
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4313      	orrs	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d123      	bne.n	8001570 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	08da      	lsrs	r2, r3, #3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3208      	adds	r2, #8
 8001530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	f003 0307 	and.w	r3, r3, #7
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	220f      	movs	r2, #15
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	4013      	ands	r3, r2
 800154a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	691a      	ldr	r2, [r3, #16]
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	4313      	orrs	r3, r2
 8001560:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	08da      	lsrs	r2, r3, #3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	3208      	adds	r2, #8
 800156a:	69b9      	ldr	r1, [r7, #24]
 800156c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	2203      	movs	r2, #3
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	4013      	ands	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f003 0203 	and.w	r2, r3, #3
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4313      	orrs	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	f000 80be 	beq.w	800172e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b2:	4b66      	ldr	r3, [pc, #408]	@ (800174c <HAL_GPIO_Init+0x324>)
 80015b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b6:	4a65      	ldr	r2, [pc, #404]	@ (800174c <HAL_GPIO_Init+0x324>)
 80015b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80015be:	4b63      	ldr	r3, [pc, #396]	@ (800174c <HAL_GPIO_Init+0x324>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80015ca:	4a61      	ldr	r2, [pc, #388]	@ (8001750 <HAL_GPIO_Init+0x328>)
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	089b      	lsrs	r3, r3, #2
 80015d0:	3302      	adds	r3, #2
 80015d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	f003 0303 	and.w	r3, r3, #3
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	220f      	movs	r2, #15
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	43db      	mvns	r3, r3
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	4013      	ands	r3, r2
 80015ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a58      	ldr	r2, [pc, #352]	@ (8001754 <HAL_GPIO_Init+0x32c>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d037      	beq.n	8001666 <HAL_GPIO_Init+0x23e>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4a57      	ldr	r2, [pc, #348]	@ (8001758 <HAL_GPIO_Init+0x330>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d031      	beq.n	8001662 <HAL_GPIO_Init+0x23a>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a56      	ldr	r2, [pc, #344]	@ (800175c <HAL_GPIO_Init+0x334>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d02b      	beq.n	800165e <HAL_GPIO_Init+0x236>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a55      	ldr	r2, [pc, #340]	@ (8001760 <HAL_GPIO_Init+0x338>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d025      	beq.n	800165a <HAL_GPIO_Init+0x232>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a54      	ldr	r2, [pc, #336]	@ (8001764 <HAL_GPIO_Init+0x33c>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d01f      	beq.n	8001656 <HAL_GPIO_Init+0x22e>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a53      	ldr	r2, [pc, #332]	@ (8001768 <HAL_GPIO_Init+0x340>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d019      	beq.n	8001652 <HAL_GPIO_Init+0x22a>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a52      	ldr	r2, [pc, #328]	@ (800176c <HAL_GPIO_Init+0x344>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d013      	beq.n	800164e <HAL_GPIO_Init+0x226>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a51      	ldr	r2, [pc, #324]	@ (8001770 <HAL_GPIO_Init+0x348>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d00d      	beq.n	800164a <HAL_GPIO_Init+0x222>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a50      	ldr	r2, [pc, #320]	@ (8001774 <HAL_GPIO_Init+0x34c>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d007      	beq.n	8001646 <HAL_GPIO_Init+0x21e>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a4f      	ldr	r2, [pc, #316]	@ (8001778 <HAL_GPIO_Init+0x350>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d101      	bne.n	8001642 <HAL_GPIO_Init+0x21a>
 800163e:	2309      	movs	r3, #9
 8001640:	e012      	b.n	8001668 <HAL_GPIO_Init+0x240>
 8001642:	230a      	movs	r3, #10
 8001644:	e010      	b.n	8001668 <HAL_GPIO_Init+0x240>
 8001646:	2308      	movs	r3, #8
 8001648:	e00e      	b.n	8001668 <HAL_GPIO_Init+0x240>
 800164a:	2307      	movs	r3, #7
 800164c:	e00c      	b.n	8001668 <HAL_GPIO_Init+0x240>
 800164e:	2306      	movs	r3, #6
 8001650:	e00a      	b.n	8001668 <HAL_GPIO_Init+0x240>
 8001652:	2305      	movs	r3, #5
 8001654:	e008      	b.n	8001668 <HAL_GPIO_Init+0x240>
 8001656:	2304      	movs	r3, #4
 8001658:	e006      	b.n	8001668 <HAL_GPIO_Init+0x240>
 800165a:	2303      	movs	r3, #3
 800165c:	e004      	b.n	8001668 <HAL_GPIO_Init+0x240>
 800165e:	2302      	movs	r3, #2
 8001660:	e002      	b.n	8001668 <HAL_GPIO_Init+0x240>
 8001662:	2301      	movs	r3, #1
 8001664:	e000      	b.n	8001668 <HAL_GPIO_Init+0x240>
 8001666:	2300      	movs	r3, #0
 8001668:	69fa      	ldr	r2, [r7, #28]
 800166a:	f002 0203 	and.w	r2, r2, #3
 800166e:	0092      	lsls	r2, r2, #2
 8001670:	4093      	lsls	r3, r2
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	4313      	orrs	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001678:	4935      	ldr	r1, [pc, #212]	@ (8001750 <HAL_GPIO_Init+0x328>)
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	089b      	lsrs	r3, r3, #2
 800167e:	3302      	adds	r3, #2
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001686:	4b3d      	ldr	r3, [pc, #244]	@ (800177c <HAL_GPIO_Init+0x354>)
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	43db      	mvns	r3, r3
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	4013      	ands	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d003      	beq.n	80016aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016aa:	4a34      	ldr	r2, [pc, #208]	@ (800177c <HAL_GPIO_Init+0x354>)
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016b0:	4b32      	ldr	r3, [pc, #200]	@ (800177c <HAL_GPIO_Init+0x354>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	43db      	mvns	r3, r3
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4013      	ands	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016d4:	4a29      	ldr	r2, [pc, #164]	@ (800177c <HAL_GPIO_Init+0x354>)
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016da:	4b28      	ldr	r3, [pc, #160]	@ (800177c <HAL_GPIO_Init+0x354>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	43db      	mvns	r3, r3
 80016e4:	69ba      	ldr	r2, [r7, #24]
 80016e6:	4013      	ands	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016fe:	4a1f      	ldr	r2, [pc, #124]	@ (800177c <HAL_GPIO_Init+0x354>)
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <HAL_GPIO_Init+0x354>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	43db      	mvns	r3, r3
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	4013      	ands	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d003      	beq.n	8001728 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	4313      	orrs	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001728:	4a14      	ldr	r2, [pc, #80]	@ (800177c <HAL_GPIO_Init+0x354>)
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	3301      	adds	r3, #1
 8001732:	61fb      	str	r3, [r7, #28]
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	2b0f      	cmp	r3, #15
 8001738:	f67f ae86 	bls.w	8001448 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800173c:	bf00      	nop
 800173e:	bf00      	nop
 8001740:	3724      	adds	r7, #36	@ 0x24
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40023800 	.word	0x40023800
 8001750:	40013800 	.word	0x40013800
 8001754:	40020000 	.word	0x40020000
 8001758:	40020400 	.word	0x40020400
 800175c:	40020800 	.word	0x40020800
 8001760:	40020c00 	.word	0x40020c00
 8001764:	40021000 	.word	0x40021000
 8001768:	40021400 	.word	0x40021400
 800176c:	40021800 	.word	0x40021800
 8001770:	40021c00 	.word	0x40021c00
 8001774:	40022000 	.word	0x40022000
 8001778:	40022400 	.word	0x40022400
 800177c:	40013c00 	.word	0x40013c00

08001780 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800178a:	4b23      	ldr	r3, [pc, #140]	@ (8001818 <HAL_PWREx_EnableOverDrive+0x98>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	4a22      	ldr	r2, [pc, #136]	@ (8001818 <HAL_PWREx_EnableOverDrive+0x98>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001794:	6413      	str	r3, [r2, #64]	@ 0x40
 8001796:	4b20      	ldr	r3, [pc, #128]	@ (8001818 <HAL_PWREx_EnableOverDrive+0x98>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80017a2:	4b1e      	ldr	r3, [pc, #120]	@ (800181c <HAL_PWREx_EnableOverDrive+0x9c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a1d      	ldr	r2, [pc, #116]	@ (800181c <HAL_PWREx_EnableOverDrive+0x9c>)
 80017a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ac:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017ae:	f7ff fc13 	bl	8000fd8 <HAL_GetTick>
 80017b2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80017b4:	e009      	b.n	80017ca <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80017b6:	f7ff fc0f 	bl	8000fd8 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017c4:	d901      	bls.n	80017ca <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e022      	b.n	8001810 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80017ca:	4b14      	ldr	r3, [pc, #80]	@ (800181c <HAL_PWREx_EnableOverDrive+0x9c>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017d6:	d1ee      	bne.n	80017b6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80017d8:	4b10      	ldr	r3, [pc, #64]	@ (800181c <HAL_PWREx_EnableOverDrive+0x9c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a0f      	ldr	r2, [pc, #60]	@ (800181c <HAL_PWREx_EnableOverDrive+0x9c>)
 80017de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017e2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017e4:	f7ff fbf8 	bl	8000fd8 <HAL_GetTick>
 80017e8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80017ea:	e009      	b.n	8001800 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80017ec:	f7ff fbf4 	bl	8000fd8 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017fa:	d901      	bls.n	8001800 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e007      	b.n	8001810 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001800:	4b06      	ldr	r3, [pc, #24]	@ (800181c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001808:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800180c:	d1ee      	bne.n	80017ec <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800180e:	2300      	movs	r3, #0
}
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40023800 	.word	0x40023800
 800181c:	40007000 	.word	0x40007000

08001820 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001828:	2300      	movs	r3, #0
 800182a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d101      	bne.n	8001836 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e29b      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 8087 	beq.w	8001952 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001844:	4b96      	ldr	r3, [pc, #600]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f003 030c 	and.w	r3, r3, #12
 800184c:	2b04      	cmp	r3, #4
 800184e:	d00c      	beq.n	800186a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001850:	4b93      	ldr	r3, [pc, #588]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f003 030c 	and.w	r3, r3, #12
 8001858:	2b08      	cmp	r3, #8
 800185a:	d112      	bne.n	8001882 <HAL_RCC_OscConfig+0x62>
 800185c:	4b90      	ldr	r3, [pc, #576]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001864:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001868:	d10b      	bne.n	8001882 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800186a:	4b8d      	ldr	r3, [pc, #564]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d06c      	beq.n	8001950 <HAL_RCC_OscConfig+0x130>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d168      	bne.n	8001950 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e275      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800188a:	d106      	bne.n	800189a <HAL_RCC_OscConfig+0x7a>
 800188c:	4b84      	ldr	r3, [pc, #528]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a83      	ldr	r2, [pc, #524]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001892:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	e02e      	b.n	80018f8 <HAL_RCC_OscConfig+0xd8>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10c      	bne.n	80018bc <HAL_RCC_OscConfig+0x9c>
 80018a2:	4b7f      	ldr	r3, [pc, #508]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a7e      	ldr	r2, [pc, #504]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	4b7c      	ldr	r3, [pc, #496]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a7b      	ldr	r2, [pc, #492]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	e01d      	b.n	80018f8 <HAL_RCC_OscConfig+0xd8>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018c4:	d10c      	bne.n	80018e0 <HAL_RCC_OscConfig+0xc0>
 80018c6:	4b76      	ldr	r3, [pc, #472]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a75      	ldr	r2, [pc, #468]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	4b73      	ldr	r3, [pc, #460]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a72      	ldr	r2, [pc, #456]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	e00b      	b.n	80018f8 <HAL_RCC_OscConfig+0xd8>
 80018e0:	4b6f      	ldr	r3, [pc, #444]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a6e      	ldr	r2, [pc, #440]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018ea:	6013      	str	r3, [r2, #0]
 80018ec:	4b6c      	ldr	r3, [pc, #432]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80018f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d013      	beq.n	8001928 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff fb6a 	bl	8000fd8 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001908:	f7ff fb66 	bl	8000fd8 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b64      	cmp	r3, #100	@ 0x64
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e229      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191a:	4b61      	ldr	r3, [pc, #388]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d0f0      	beq.n	8001908 <HAL_RCC_OscConfig+0xe8>
 8001926:	e014      	b.n	8001952 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001928:	f7ff fb56 	bl	8000fd8 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001930:	f7ff fb52 	bl	8000fd8 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b64      	cmp	r3, #100	@ 0x64
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e215      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001942:	4b57      	ldr	r3, [pc, #348]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f0      	bne.n	8001930 <HAL_RCC_OscConfig+0x110>
 800194e:	e000      	b.n	8001952 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d069      	beq.n	8001a32 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800195e:	4b50      	ldr	r3, [pc, #320]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f003 030c 	and.w	r3, r3, #12
 8001966:	2b00      	cmp	r3, #0
 8001968:	d00b      	beq.n	8001982 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800196a:	4b4d      	ldr	r3, [pc, #308]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b08      	cmp	r3, #8
 8001974:	d11c      	bne.n	80019b0 <HAL_RCC_OscConfig+0x190>
 8001976:	4b4a      	ldr	r3, [pc, #296]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d116      	bne.n	80019b0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	4b47      	ldr	r3, [pc, #284]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d005      	beq.n	800199a <HAL_RCC_OscConfig+0x17a>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d001      	beq.n	800199a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e1e9      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199a:	4b41      	ldr	r3, [pc, #260]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	00db      	lsls	r3, r3, #3
 80019a8:	493d      	ldr	r1, [pc, #244]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019aa:	4313      	orrs	r3, r2
 80019ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ae:	e040      	b.n	8001a32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d023      	beq.n	8001a00 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019b8:	4b39      	ldr	r3, [pc, #228]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a38      	ldr	r2, [pc, #224]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c4:	f7ff fb08 	bl	8000fd8 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019cc:	f7ff fb04 	bl	8000fd8 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e1c7      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019de:	4b30      	ldr	r3, [pc, #192]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0f0      	beq.n	80019cc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ea:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	4929      	ldr	r1, [pc, #164]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	600b      	str	r3, [r1, #0]
 80019fe:	e018      	b.n	8001a32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a00:	4b27      	ldr	r3, [pc, #156]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a26      	ldr	r2, [pc, #152]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a06:	f023 0301 	bic.w	r3, r3, #1
 8001a0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0c:	f7ff fae4 	bl	8000fd8 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a14:	f7ff fae0 	bl	8000fd8 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e1a3      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a26:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0308 	and.w	r3, r3, #8
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d038      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d019      	beq.n	8001a7a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a46:	4b16      	ldr	r3, [pc, #88]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a4a:	4a15      	ldr	r2, [pc, #84]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a52:	f7ff fac1 	bl	8000fd8 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a5a:	f7ff fabd 	bl	8000fd8 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e180      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x23a>
 8001a78:	e01a      	b.n	8001ab0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a7a:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a7e:	4a08      	ldr	r2, [pc, #32]	@ (8001aa0 <HAL_RCC_OscConfig+0x280>)
 8001a80:	f023 0301 	bic.w	r3, r3, #1
 8001a84:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a86:	f7ff faa7 	bl	8000fd8 <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a8c:	e00a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a8e:	f7ff faa3 	bl	8000fd8 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d903      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e166      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
 8001aa0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa4:	4b92      	ldr	r3, [pc, #584]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001aa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1ee      	bne.n	8001a8e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f000 80a4 	beq.w	8001c06 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001abe:	4b8c      	ldr	r3, [pc, #560]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10d      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aca:	4b89      	ldr	r3, [pc, #548]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ace:	4a88      	ldr	r2, [pc, #544]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad6:	4b86      	ldr	r3, [pc, #536]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ae6:	4b83      	ldr	r3, [pc, #524]	@ (8001cf4 <HAL_RCC_OscConfig+0x4d4>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d118      	bne.n	8001b24 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001af2:	4b80      	ldr	r3, [pc, #512]	@ (8001cf4 <HAL_RCC_OscConfig+0x4d4>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a7f      	ldr	r2, [pc, #508]	@ (8001cf4 <HAL_RCC_OscConfig+0x4d4>)
 8001af8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001afc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001afe:	f7ff fa6b 	bl	8000fd8 <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b04:	e008      	b.n	8001b18 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b06:	f7ff fa67 	bl	8000fd8 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b64      	cmp	r3, #100	@ 0x64
 8001b12:	d901      	bls.n	8001b18 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001b14:	2303      	movs	r3, #3
 8001b16:	e12a      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b18:	4b76      	ldr	r3, [pc, #472]	@ (8001cf4 <HAL_RCC_OscConfig+0x4d4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d0f0      	beq.n	8001b06 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d106      	bne.n	8001b3a <HAL_RCC_OscConfig+0x31a>
 8001b2c:	4b70      	ldr	r3, [pc, #448]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b30:	4a6f      	ldr	r2, [pc, #444]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b38:	e02d      	b.n	8001b96 <HAL_RCC_OscConfig+0x376>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d10c      	bne.n	8001b5c <HAL_RCC_OscConfig+0x33c>
 8001b42:	4b6b      	ldr	r3, [pc, #428]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b46:	4a6a      	ldr	r2, [pc, #424]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b48:	f023 0301 	bic.w	r3, r3, #1
 8001b4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b4e:	4b68      	ldr	r3, [pc, #416]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b52:	4a67      	ldr	r2, [pc, #412]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b54:	f023 0304 	bic.w	r3, r3, #4
 8001b58:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b5a:	e01c      	b.n	8001b96 <HAL_RCC_OscConfig+0x376>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2b05      	cmp	r3, #5
 8001b62:	d10c      	bne.n	8001b7e <HAL_RCC_OscConfig+0x35e>
 8001b64:	4b62      	ldr	r3, [pc, #392]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b68:	4a61      	ldr	r2, [pc, #388]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b6a:	f043 0304 	orr.w	r3, r3, #4
 8001b6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b70:	4b5f      	ldr	r3, [pc, #380]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b74:	4a5e      	ldr	r2, [pc, #376]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b7c:	e00b      	b.n	8001b96 <HAL_RCC_OscConfig+0x376>
 8001b7e:	4b5c      	ldr	r3, [pc, #368]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b82:	4a5b      	ldr	r2, [pc, #364]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b8a:	4b59      	ldr	r3, [pc, #356]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b8e:	4a58      	ldr	r2, [pc, #352]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001b90:	f023 0304 	bic.w	r3, r3, #4
 8001b94:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d015      	beq.n	8001bca <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fa1b 	bl	8000fd8 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba4:	e00a      	b.n	8001bbc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba6:	f7ff fa17 	bl	8000fd8 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e0d8      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bbc:	4b4c      	ldr	r3, [pc, #304]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0ee      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x386>
 8001bc8:	e014      	b.n	8001bf4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bca:	f7ff fa05 	bl	8000fd8 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd0:	e00a      	b.n	8001be8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd2:	f7ff fa01 	bl	8000fd8 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e0c2      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001be8:	4b41      	ldr	r3, [pc, #260]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001bea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d1ee      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bf4:	7dfb      	ldrb	r3, [r7, #23]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d105      	bne.n	8001c06 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bfa:	4b3d      	ldr	r3, [pc, #244]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	4a3c      	ldr	r2, [pc, #240]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c04:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 80ae 	beq.w	8001d6c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c10:	4b37      	ldr	r3, [pc, #220]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 030c 	and.w	r3, r3, #12
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d06d      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d14b      	bne.n	8001cbc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c24:	4b32      	ldr	r3, [pc, #200]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a31      	ldr	r2, [pc, #196]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c30:	f7ff f9d2 	bl	8000fd8 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c38:	f7ff f9ce 	bl	8000fd8 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e091      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4a:	4b29      	ldr	r3, [pc, #164]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f0      	bne.n	8001c38 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69da      	ldr	r2, [r3, #28]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c64:	019b      	lsls	r3, r3, #6
 8001c66:	431a      	orrs	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c6c:	085b      	lsrs	r3, r3, #1
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	041b      	lsls	r3, r3, #16
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c78:	061b      	lsls	r3, r3, #24
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c80:	071b      	lsls	r3, r3, #28
 8001c82:	491b      	ldr	r1, [pc, #108]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c84:	4313      	orrs	r3, r2
 8001c86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c88:	4b19      	ldr	r3, [pc, #100]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a18      	ldr	r2, [pc, #96]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001c8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7ff f9a0 	bl	8000fd8 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9c:	f7ff f99c 	bl	8000fd8 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e05f      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cae:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0f0      	beq.n	8001c9c <HAL_RCC_OscConfig+0x47c>
 8001cba:	e057      	b.n	8001d6c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001cc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc8:	f7ff f986 	bl	8000fd8 <HAL_GetTick>
 8001ccc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd0:	f7ff f982 	bl	8000fd8 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e045      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ce2:	4b03      	ldr	r3, [pc, #12]	@ (8001cf0 <HAL_RCC_OscConfig+0x4d0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1f0      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4b0>
 8001cee:	e03d      	b.n	8001d6c <HAL_RCC_OscConfig+0x54c>
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d78 <HAL_RCC_OscConfig+0x558>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d030      	beq.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d129      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d122      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001d28:	4013      	ands	r3, r2
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d2e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d119      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d3e:	085b      	lsrs	r3, r3, #1
 8001d40:	3b01      	subs	r3, #1
 8001d42:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d10f      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d52:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d107      	bne.n	8001d68 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d001      	beq.n	8001d6c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e000      	b.n	8001d6e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3718      	adds	r7, #24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800

08001d7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e0d0      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d94:	4b6a      	ldr	r3, [pc, #424]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 030f 	and.w	r3, r3, #15
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d910      	bls.n	8001dc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da2:	4b67      	ldr	r3, [pc, #412]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f023 020f 	bic.w	r2, r3, #15
 8001daa:	4965      	ldr	r1, [pc, #404]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db2:	4b63      	ldr	r3, [pc, #396]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d001      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e0b8      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d020      	beq.n	8001e12 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d005      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ddc:	4b59      	ldr	r3, [pc, #356]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	4a58      	ldr	r2, [pc, #352]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001de2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001de6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d005      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001df4:	4b53      	ldr	r3, [pc, #332]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	4a52      	ldr	r2, [pc, #328]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001dfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001dfe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e00:	4b50      	ldr	r3, [pc, #320]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	494d      	ldr	r1, [pc, #308]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d040      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d107      	bne.n	8001e36 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e26:	4b47      	ldr	r3, [pc, #284]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d115      	bne.n	8001e5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e07f      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d107      	bne.n	8001e4e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e3e:	4b41      	ldr	r3, [pc, #260]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d109      	bne.n	8001e5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e073      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e06b      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e5e:	4b39      	ldr	r3, [pc, #228]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f023 0203 	bic.w	r2, r3, #3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	4936      	ldr	r1, [pc, #216]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e70:	f7ff f8b2 	bl	8000fd8 <HAL_GetTick>
 8001e74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e76:	e00a      	b.n	8001e8e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e78:	f7ff f8ae 	bl	8000fd8 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e053      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f003 020c 	and.w	r2, r3, #12
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d1eb      	bne.n	8001e78 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea0:	4b27      	ldr	r3, [pc, #156]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 030f 	and.w	r3, r3, #15
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d210      	bcs.n	8001ed0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eae:	4b24      	ldr	r3, [pc, #144]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f023 020f 	bic.w	r2, r3, #15
 8001eb6:	4922      	ldr	r1, [pc, #136]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ebe:	4b20      	ldr	r3, [pc, #128]	@ (8001f40 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d001      	beq.n	8001ed0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e032      	b.n	8001f36 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d008      	beq.n	8001eee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001edc:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	4916      	ldr	r1, [pc, #88]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0308 	and.w	r3, r3, #8
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d009      	beq.n	8001f0e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001efa:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	490e      	ldr	r1, [pc, #56]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f0e:	f000 f821 	bl	8001f54 <HAL_RCC_GetSysClockFreq>
 8001f12:	4602      	mov	r2, r0
 8001f14:	4b0b      	ldr	r3, [pc, #44]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c8>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	091b      	lsrs	r3, r3, #4
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	490a      	ldr	r1, [pc, #40]	@ (8001f48 <HAL_RCC_ClockConfig+0x1cc>)
 8001f20:	5ccb      	ldrb	r3, [r1, r3]
 8001f22:	fa22 f303 	lsr.w	r3, r2, r3
 8001f26:	4a09      	ldr	r2, [pc, #36]	@ (8001f4c <HAL_RCC_ClockConfig+0x1d0>)
 8001f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f2a:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <HAL_RCC_ClockConfig+0x1d4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff f80e 	bl	8000f50 <HAL_InitTick>

  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023c00 	.word	0x40023c00
 8001f44:	40023800 	.word	0x40023800
 8001f48:	08004154 	.word	0x08004154
 8001f4c:	20000044 	.word	0x20000044
 8001f50:	20000048 	.word	0x20000048

08001f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f58:	b090      	sub	sp, #64	@ 0x40
 8001f5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f60:	2300      	movs	r3, #0
 8001f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f64:	2300      	movs	r3, #0
 8001f66:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f6c:	4b59      	ldr	r3, [pc, #356]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f003 030c 	and.w	r3, r3, #12
 8001f74:	2b08      	cmp	r3, #8
 8001f76:	d00d      	beq.n	8001f94 <HAL_RCC_GetSysClockFreq+0x40>
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	f200 80a1 	bhi.w	80020c0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d002      	beq.n	8001f88 <HAL_RCC_GetSysClockFreq+0x34>
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	d003      	beq.n	8001f8e <HAL_RCC_GetSysClockFreq+0x3a>
 8001f86:	e09b      	b.n	80020c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f88:	4b53      	ldr	r3, [pc, #332]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001f8c:	e09b      	b.n	80020c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f8e:	4b53      	ldr	r3, [pc, #332]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x188>)
 8001f90:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001f92:	e098      	b.n	80020c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f94:	4b4f      	ldr	r3, [pc, #316]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001f9e:	4b4d      	ldr	r3, [pc, #308]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d028      	beq.n	8001ffc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001faa:	4b4a      	ldr	r3, [pc, #296]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	099b      	lsrs	r3, r3, #6
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	623b      	str	r3, [r7, #32]
 8001fb4:	627a      	str	r2, [r7, #36]	@ 0x24
 8001fb6:	6a3b      	ldr	r3, [r7, #32]
 8001fb8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	4b47      	ldr	r3, [pc, #284]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x188>)
 8001fc0:	fb03 f201 	mul.w	r2, r3, r1
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	fb00 f303 	mul.w	r3, r0, r3
 8001fca:	4413      	add	r3, r2
 8001fcc:	4a43      	ldr	r2, [pc, #268]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x188>)
 8001fce:	fba0 1202 	umull	r1, r2, r0, r2
 8001fd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001fd4:	460a      	mov	r2, r1
 8001fd6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001fd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001fda:	4413      	add	r3, r2
 8001fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	61bb      	str	r3, [r7, #24]
 8001fe4:	61fa      	str	r2, [r7, #28]
 8001fe6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001fee:	f7fe f92b 	bl	8000248 <__aeabi_uldivmod>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ffa:	e053      	b.n	80020a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ffc:	4b35      	ldr	r3, [pc, #212]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	099b      	lsrs	r3, r3, #6
 8002002:	2200      	movs	r2, #0
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	617a      	str	r2, [r7, #20]
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800200e:	f04f 0b00 	mov.w	fp, #0
 8002012:	4652      	mov	r2, sl
 8002014:	465b      	mov	r3, fp
 8002016:	f04f 0000 	mov.w	r0, #0
 800201a:	f04f 0100 	mov.w	r1, #0
 800201e:	0159      	lsls	r1, r3, #5
 8002020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002024:	0150      	lsls	r0, r2, #5
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	ebb2 080a 	subs.w	r8, r2, sl
 800202e:	eb63 090b 	sbc.w	r9, r3, fp
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	f04f 0300 	mov.w	r3, #0
 800203a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800203e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002042:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002046:	ebb2 0408 	subs.w	r4, r2, r8
 800204a:	eb63 0509 	sbc.w	r5, r3, r9
 800204e:	f04f 0200 	mov.w	r2, #0
 8002052:	f04f 0300 	mov.w	r3, #0
 8002056:	00eb      	lsls	r3, r5, #3
 8002058:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800205c:	00e2      	lsls	r2, r4, #3
 800205e:	4614      	mov	r4, r2
 8002060:	461d      	mov	r5, r3
 8002062:	eb14 030a 	adds.w	r3, r4, sl
 8002066:	603b      	str	r3, [r7, #0]
 8002068:	eb45 030b 	adc.w	r3, r5, fp
 800206c:	607b      	str	r3, [r7, #4]
 800206e:	f04f 0200 	mov.w	r2, #0
 8002072:	f04f 0300 	mov.w	r3, #0
 8002076:	e9d7 4500 	ldrd	r4, r5, [r7]
 800207a:	4629      	mov	r1, r5
 800207c:	028b      	lsls	r3, r1, #10
 800207e:	4621      	mov	r1, r4
 8002080:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002084:	4621      	mov	r1, r4
 8002086:	028a      	lsls	r2, r1, #10
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800208e:	2200      	movs	r2, #0
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	60fa      	str	r2, [r7, #12]
 8002094:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002098:	f7fe f8d6 	bl	8000248 <__aeabi_uldivmod>
 800209c:	4602      	mov	r2, r0
 800209e:	460b      	mov	r3, r1
 80020a0:	4613      	mov	r3, r2
 80020a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80020a4:	4b0b      	ldr	r3, [pc, #44]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	0c1b      	lsrs	r3, r3, #16
 80020aa:	f003 0303 	and.w	r3, r3, #3
 80020ae:	3301      	adds	r3, #1
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80020b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80020b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80020be:	e002      	b.n	80020c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020c0:	4b05      	ldr	r3, [pc, #20]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80020c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80020c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3740      	adds	r7, #64	@ 0x40
 80020cc:	46bd      	mov	sp, r7
 80020ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020d2:	bf00      	nop
 80020d4:	40023800 	.word	0x40023800
 80020d8:	00f42400 	.word	0x00f42400
 80020dc:	017d7840 	.word	0x017d7840

080020e0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020e4:	4b03      	ldr	r3, [pc, #12]	@ (80020f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80020e6:	681b      	ldr	r3, [r3, #0]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20000044 	.word	0x20000044

080020f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020fc:	f7ff fff0 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8002100:	4602      	mov	r2, r0
 8002102:	4b05      	ldr	r3, [pc, #20]	@ (8002118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	0a9b      	lsrs	r3, r3, #10
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	4903      	ldr	r1, [pc, #12]	@ (800211c <HAL_RCC_GetPCLK1Freq+0x24>)
 800210e:	5ccb      	ldrb	r3, [r1, r3]
 8002110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002114:	4618      	mov	r0, r3
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40023800 	.word	0x40023800
 800211c:	08004164 	.word	0x08004164

08002120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002124:	f7ff ffdc 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8002128:	4602      	mov	r2, r0
 800212a:	4b05      	ldr	r3, [pc, #20]	@ (8002140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	0b5b      	lsrs	r3, r3, #13
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	4903      	ldr	r1, [pc, #12]	@ (8002144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002136:	5ccb      	ldrb	r3, [r1, r3]
 8002138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800213c:	4618      	mov	r0, r3
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40023800 	.word	0x40023800
 8002144:	08004164 	.word	0x08004164

08002148 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002158:	2300      	movs	r3, #0
 800215a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002160:	2300      	movs	r3, #0
 8002162:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d012      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002170:	4b69      	ldr	r3, [pc, #420]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	4a68      	ldr	r2, [pc, #416]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002176:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800217a:	6093      	str	r3, [r2, #8]
 800217c:	4b66      	ldr	r3, [pc, #408]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002184:	4964      	ldr	r1, [pc, #400]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002186:	4313      	orrs	r3, r2
 8002188:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002192:	2301      	movs	r3, #1
 8002194:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d017      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021a2:	4b5d      	ldr	r3, [pc, #372]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021a8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b0:	4959      	ldr	r1, [pc, #356]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80021c0:	d101      	bne.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80021c2:	2301      	movs	r3, #1
 80021c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d101      	bne.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80021ce:	2301      	movs	r3, #1
 80021d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d017      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021de:	4b4e      	ldr	r3, [pc, #312]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021e4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	494a      	ldr	r1, [pc, #296]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021fc:	d101      	bne.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80021fe:	2301      	movs	r3, #1
 8002200:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800220a:	2301      	movs	r3, #1
 800220c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800221a:	2301      	movs	r3, #1
 800221c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0320 	and.w	r3, r3, #32
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 808b 	beq.w	8002342 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800222c:	4b3a      	ldr	r3, [pc, #232]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800222e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002230:	4a39      	ldr	r2, [pc, #228]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002236:	6413      	str	r3, [r2, #64]	@ 0x40
 8002238:	4b37      	ldr	r3, [pc, #220]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800223a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002244:	4b35      	ldr	r3, [pc, #212]	@ (800231c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a34      	ldr	r2, [pc, #208]	@ (800231c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800224a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800224e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002250:	f7fe fec2 	bl	8000fd8 <HAL_GetTick>
 8002254:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002256:	e008      	b.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002258:	f7fe febe 	bl	8000fd8 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b64      	cmp	r3, #100	@ 0x64
 8002264:	d901      	bls.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e38f      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800226a:	4b2c      	ldr	r3, [pc, #176]	@ (800231c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f0      	beq.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002276:	4b28      	ldr	r3, [pc, #160]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800227a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800227e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d035      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	429a      	cmp	r2, r3
 8002292:	d02e      	beq.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002294:	4b20      	ldr	r3, [pc, #128]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800229c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800229e:	4b1e      	ldr	r3, [pc, #120]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022a2:	4a1d      	ldr	r2, [pc, #116]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022b4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80022b6:	4a18      	ldr	r2, [pc, #96]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80022bc:	4b16      	ldr	r3, [pc, #88]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d114      	bne.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c8:	f7fe fe86 	bl	8000fd8 <HAL_GetTick>
 80022cc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ce:	e00a      	b.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022d0:	f7fe fe82 	bl	8000fd8 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022de:	4293      	cmp	r3, r2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e351      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0ee      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80022fe:	d111      	bne.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002300:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800230c:	4b04      	ldr	r3, [pc, #16]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800230e:	400b      	ands	r3, r1
 8002310:	4901      	ldr	r1, [pc, #4]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002312:	4313      	orrs	r3, r2
 8002314:	608b      	str	r3, [r1, #8]
 8002316:	e00b      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002318:	40023800 	.word	0x40023800
 800231c:	40007000 	.word	0x40007000
 8002320:	0ffffcff 	.word	0x0ffffcff
 8002324:	4bac      	ldr	r3, [pc, #688]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	4aab      	ldr	r2, [pc, #684]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800232a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800232e:	6093      	str	r3, [r2, #8]
 8002330:	4ba9      	ldr	r3, [pc, #676]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002332:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002338:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800233c:	49a6      	ldr	r1, [pc, #664]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800233e:	4313      	orrs	r3, r2
 8002340:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0310 	and.w	r3, r3, #16
 800234a:	2b00      	cmp	r3, #0
 800234c:	d010      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800234e:	4ba2      	ldr	r3, [pc, #648]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002350:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002354:	4aa0      	ldr	r2, [pc, #640]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002356:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800235a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800235e:	4b9e      	ldr	r3, [pc, #632]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002360:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002368:	499b      	ldr	r1, [pc, #620]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800236a:	4313      	orrs	r3, r2
 800236c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d00a      	beq.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800237c:	4b96      	ldr	r3, [pc, #600]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800237e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002382:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800238a:	4993      	ldr	r1, [pc, #588]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800238c:	4313      	orrs	r3, r2
 800238e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00a      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800239e:	4b8e      	ldr	r3, [pc, #568]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023ac:	498a      	ldr	r1, [pc, #552]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00a      	beq.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023c0:	4b85      	ldr	r3, [pc, #532]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023ce:	4982      	ldr	r1, [pc, #520]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00a      	beq.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80023e2:	4b7d      	ldr	r3, [pc, #500]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023e8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023f0:	4979      	ldr	r1, [pc, #484]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00a      	beq.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002404:	4b74      	ldr	r3, [pc, #464]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800240a:	f023 0203 	bic.w	r2, r3, #3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	4971      	ldr	r1, [pc, #452]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002414:	4313      	orrs	r3, r2
 8002416:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00a      	beq.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002426:	4b6c      	ldr	r3, [pc, #432]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800242c:	f023 020c 	bic.w	r2, r3, #12
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002434:	4968      	ldr	r1, [pc, #416]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002436:	4313      	orrs	r3, r2
 8002438:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00a      	beq.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002448:	4b63      	ldr	r3, [pc, #396]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800244a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800244e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002456:	4960      	ldr	r1, [pc, #384]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002458:	4313      	orrs	r3, r2
 800245a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00a      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800246a:	4b5b      	ldr	r3, [pc, #364]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800246c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002470:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002478:	4957      	ldr	r1, [pc, #348]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800247a:	4313      	orrs	r3, r2
 800247c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00a      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800248c:	4b52      	ldr	r3, [pc, #328]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800248e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002492:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800249a:	494f      	ldr	r1, [pc, #316]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800249c:	4313      	orrs	r3, r2
 800249e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00a      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80024ae:	4b4a      	ldr	r3, [pc, #296]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024b4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024bc:	4946      	ldr	r1, [pc, #280]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00a      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80024d0:	4b41      	ldr	r3, [pc, #260]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024d6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024de:	493e      	ldr	r1, [pc, #248]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d00a      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80024f2:	4b39      	ldr	r3, [pc, #228]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024f8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002500:	4935      	ldr	r1, [pc, #212]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002502:	4313      	orrs	r3, r2
 8002504:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d00a      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002514:	4b30      	ldr	r3, [pc, #192]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800251a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002522:	492d      	ldr	r1, [pc, #180]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002524:	4313      	orrs	r3, r2
 8002526:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d011      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002536:	4b28      	ldr	r3, [pc, #160]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002538:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800253c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002544:	4924      	ldr	r1, [pc, #144]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002546:	4313      	orrs	r3, r2
 8002548:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002550:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002554:	d101      	bne.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002556:	2301      	movs	r3, #1
 8002558:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0308 	and.w	r3, r3, #8
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002566:	2301      	movs	r3, #1
 8002568:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00a      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002576:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800257c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002584:	4914      	ldr	r1, [pc, #80]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002586:	4313      	orrs	r3, r2
 8002588:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00b      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002598:	4b0f      	ldr	r3, [pc, #60]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800259a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800259e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025a8:	490b      	ldr	r1, [pc, #44]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00f      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80025bc:	4b06      	ldr	r3, [pc, #24]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025cc:	4902      	ldr	r1, [pc, #8]	@ (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80025d4:	e002      	b.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x494>
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00b      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025e8:	4b8a      	ldr	r3, [pc, #552]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025f8:	4986      	ldr	r1, [pc, #536]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00b      	beq.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800260c:	4b81      	ldr	r3, [pc, #516]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800260e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002612:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800261c:	497d      	ldr	r1, [pc, #500]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800261e:	4313      	orrs	r3, r2
 8002620:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d006      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	f000 80d6 	beq.w	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002638:	4b76      	ldr	r3, [pc, #472]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a75      	ldr	r2, [pc, #468]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800263e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002642:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002644:	f7fe fcc8 	bl	8000fd8 <HAL_GetTick>
 8002648:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800264c:	f7fe fcc4 	bl	8000fd8 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	@ 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e195      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800265e:	4b6d      	ldr	r3, [pc, #436]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d021      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800267a:	2b00      	cmp	r3, #0
 800267c:	d11d      	bne.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800267e:	4b65      	ldr	r3, [pc, #404]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002680:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002684:	0c1b      	lsrs	r3, r3, #16
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800268c:	4b61      	ldr	r3, [pc, #388]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800268e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002692:	0e1b      	lsrs	r3, r3, #24
 8002694:	f003 030f 	and.w	r3, r3, #15
 8002698:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	019a      	lsls	r2, r3, #6
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	041b      	lsls	r3, r3, #16
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	061b      	lsls	r3, r3, #24
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	071b      	lsls	r3, r3, #28
 80026b2:	4958      	ldr	r1, [pc, #352]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d004      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026ce:	d00a      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d02e      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026e4:	d129      	bne.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80026e6:	4b4b      	ldr	r3, [pc, #300]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026ec:	0c1b      	lsrs	r3, r3, #16
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80026f4:	4b47      	ldr	r3, [pc, #284]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80026f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026fa:	0f1b      	lsrs	r3, r3, #28
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	019a      	lsls	r2, r3, #6
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	041b      	lsls	r3, r3, #16
 800270c:	431a      	orrs	r2, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	061b      	lsls	r3, r3, #24
 8002714:	431a      	orrs	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	071b      	lsls	r3, r3, #28
 800271a:	493e      	ldr	r1, [pc, #248]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800271c:	4313      	orrs	r3, r2
 800271e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002722:	4b3c      	ldr	r3, [pc, #240]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002724:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002728:	f023 021f 	bic.w	r2, r3, #31
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002730:	3b01      	subs	r3, #1
 8002732:	4938      	ldr	r1, [pc, #224]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002734:	4313      	orrs	r3, r2
 8002736:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d01d      	beq.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002746:	4b33      	ldr	r3, [pc, #204]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002748:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800274c:	0e1b      	lsrs	r3, r3, #24
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002754:	4b2f      	ldr	r3, [pc, #188]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002756:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800275a:	0f1b      	lsrs	r3, r3, #28
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	019a      	lsls	r2, r3, #6
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	041b      	lsls	r3, r3, #16
 800276e:	431a      	orrs	r2, r3
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	061b      	lsls	r3, r3, #24
 8002774:	431a      	orrs	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	071b      	lsls	r3, r3, #28
 800277a:	4926      	ldr	r1, [pc, #152]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800277c:	4313      	orrs	r3, r2
 800277e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d011      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	019a      	lsls	r2, r3, #6
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	041b      	lsls	r3, r3, #16
 800279a:	431a      	orrs	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	061b      	lsls	r3, r3, #24
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	071b      	lsls	r3, r3, #28
 80027aa:	491a      	ldr	r1, [pc, #104]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80027b2:	4b18      	ldr	r3, [pc, #96]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a17      	ldr	r2, [pc, #92]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80027bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027be:	f7fe fc0b 	bl	8000fd8 <HAL_GetTick>
 80027c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80027c4:	e008      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80027c6:	f7fe fc07 	bl	8000fd8 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	2b64      	cmp	r3, #100	@ 0x64
 80027d2:	d901      	bls.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e0d8      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80027d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0f0      	beq.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	f040 80ce 	bne.w	8002988 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80027ec:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a08      	ldr	r2, [pc, #32]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027f8:	f7fe fbee 	bl	8000fd8 <HAL_GetTick>
 80027fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80027fe:	e00b      	b.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002800:	f7fe fbea 	bl	8000fd8 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b64      	cmp	r3, #100	@ 0x64
 800280c:	d904      	bls.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e0bb      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002812:	bf00      	nop
 8002814:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002818:	4b5e      	ldr	r3, [pc, #376]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002820:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002824:	d0ec      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002836:	2b00      	cmp	r3, #0
 8002838:	d009      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002842:	2b00      	cmp	r3, #0
 8002844:	d02e      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284a:	2b00      	cmp	r3, #0
 800284c:	d12a      	bne.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800284e:	4b51      	ldr	r3, [pc, #324]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002854:	0c1b      	lsrs	r3, r3, #16
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800285c:	4b4d      	ldr	r3, [pc, #308]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002862:	0f1b      	lsrs	r3, r3, #28
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	019a      	lsls	r2, r3, #6
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	041b      	lsls	r3, r3, #16
 8002874:	431a      	orrs	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	061b      	lsls	r3, r3, #24
 800287c:	431a      	orrs	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	071b      	lsls	r3, r3, #28
 8002882:	4944      	ldr	r1, [pc, #272]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800288a:	4b42      	ldr	r3, [pc, #264]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800288c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002890:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002898:	3b01      	subs	r3, #1
 800289a:	021b      	lsls	r3, r3, #8
 800289c:	493d      	ldr	r1, [pc, #244]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d022      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028b8:	d11d      	bne.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80028ba:	4b36      	ldr	r3, [pc, #216]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028c0:	0e1b      	lsrs	r3, r3, #24
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80028c8:	4b32      	ldr	r3, [pc, #200]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ce:	0f1b      	lsrs	r3, r3, #28
 80028d0:	f003 0307 	and.w	r3, r3, #7
 80028d4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	019a      	lsls	r2, r3, #6
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	041b      	lsls	r3, r3, #16
 80028e2:	431a      	orrs	r2, r3
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	061b      	lsls	r3, r3, #24
 80028e8:	431a      	orrs	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	071b      	lsls	r3, r3, #28
 80028ee:	4929      	ldr	r1, [pc, #164]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d028      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002902:	4b24      	ldr	r3, [pc, #144]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002908:	0e1b      	lsrs	r3, r3, #24
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002910:	4b20      	ldr	r3, [pc, #128]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002916:	0c1b      	lsrs	r3, r3, #16
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	019a      	lsls	r2, r3, #6
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	041b      	lsls	r3, r3, #16
 8002928:	431a      	orrs	r2, r3
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	061b      	lsls	r3, r3, #24
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	071b      	lsls	r3, r3, #28
 8002936:	4917      	ldr	r1, [pc, #92]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002938:	4313      	orrs	r3, r2
 800293a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800293e:	4b15      	ldr	r3, [pc, #84]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002940:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002944:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294c:	4911      	ldr	r1, [pc, #68]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800294e:	4313      	orrs	r3, r2
 8002950:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002954:	4b0f      	ldr	r3, [pc, #60]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a0e      	ldr	r2, [pc, #56]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800295a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002960:	f7fe fb3a 	bl	8000fd8 <HAL_GetTick>
 8002964:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002966:	e008      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002968:	f7fe fb36 	bl	8000fd8 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b64      	cmp	r3, #100	@ 0x64
 8002974:	d901      	bls.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e007      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800297a:	4b06      	ldr	r3, [pc, #24]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002982:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002986:	d1ef      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3720      	adds	r7, #32
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40023800 	.word	0x40023800

08002998 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e040      	b.n	8002a2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d106      	bne.n	80029c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7fe f972 	bl	8000ca4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2224      	movs	r2, #36	@ 0x24
 80029c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0201 	bic.w	r2, r2, #1
 80029d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d002      	beq.n	80029e4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 fe86 	bl	80036f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 fc1f 	bl	8003228 <UART_SetConfig>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e01b      	b.n	8002a2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689a      	ldr	r2, [r3, #8]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0201 	orr.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 ff05 	bl	8003834 <UART_CheckIdleState>
 8002a2a:	4603      	mov	r3, r0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08a      	sub	sp, #40	@ 0x28
 8002a38:	af02      	add	r7, sp, #8
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	603b      	str	r3, [r7, #0]
 8002a40:	4613      	mov	r3, r2
 8002a42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a48:	2b20      	cmp	r3, #32
 8002a4a:	d177      	bne.n	8002b3c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d002      	beq.n	8002a58 <HAL_UART_Transmit+0x24>
 8002a52:	88fb      	ldrh	r3, [r7, #6]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e070      	b.n	8002b3e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2221      	movs	r2, #33	@ 0x21
 8002a68:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a6a:	f7fe fab5 	bl	8000fd8 <HAL_GetTick>
 8002a6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	88fa      	ldrh	r2, [r7, #6]
 8002a74:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	88fa      	ldrh	r2, [r7, #6]
 8002a7c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a88:	d108      	bne.n	8002a9c <HAL_UART_Transmit+0x68>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d104      	bne.n	8002a9c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	61bb      	str	r3, [r7, #24]
 8002a9a:	e003      	b.n	8002aa4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002aa4:	e02f      	b.n	8002b06 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	2200      	movs	r2, #0
 8002aae:	2180      	movs	r1, #128	@ 0x80
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f000 ff67 	bl	8003984 <UART_WaitOnFlagUntilTimeout>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d004      	beq.n	8002ac6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e03b      	b.n	8002b3e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10b      	bne.n	8002ae4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	881b      	ldrh	r3, [r3, #0]
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ada:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	3302      	adds	r3, #2
 8002ae0:	61bb      	str	r3, [r7, #24]
 8002ae2:	e007      	b.n	8002af4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	781a      	ldrb	r2, [r3, #0]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	3301      	adds	r3, #1
 8002af2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1c9      	bne.n	8002aa6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	9300      	str	r3, [sp, #0]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	2140      	movs	r1, #64	@ 0x40
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 ff31 	bl	8003984 <UART_WaitOnFlagUntilTimeout>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d004      	beq.n	8002b32 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e005      	b.n	8002b3e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2220      	movs	r2, #32
 8002b36:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	e000      	b.n	8002b3e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002b3c:	2302      	movs	r3, #2
  }
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3720      	adds	r7, #32
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b08a      	sub	sp, #40	@ 0x28
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	60f8      	str	r0, [r7, #12]
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	4613      	mov	r3, r2
 8002b52:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b5a:	2b20      	cmp	r3, #32
 8002b5c:	d132      	bne.n	8002bc4 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d002      	beq.n	8002b6a <HAL_UART_Receive_IT+0x24>
 8002b64:	88fb      	ldrh	r3, [r7, #6]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e02b      	b.n	8002bc6 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d018      	beq.n	8002bb4 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	e853 3f00 	ldrex	r3, [r3]
 8002b8e:	613b      	str	r3, [r7, #16]
   return(result);
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b96:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	623b      	str	r3, [r7, #32]
 8002ba2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba4:	69f9      	ldr	r1, [r7, #28]
 8002ba6:	6a3a      	ldr	r2, [r7, #32]
 8002ba8:	e841 2300 	strex	r3, r2, [r1]
 8002bac:	61bb      	str	r3, [r7, #24]
   return(result);
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1e6      	bne.n	8002b82 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002bb4:	88fb      	ldrh	r3, [r7, #6]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 ff50 	bl	8003a60 <UART_Start_Receive_IT>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	e000      	b.n	8002bc6 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8002bc4:	2302      	movs	r3, #2
  }
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3728      	adds	r7, #40	@ 0x28
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b0ba      	sub	sp, #232	@ 0xe8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002bf6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002bfa:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002bfe:	4013      	ands	r3, r2
 8002c00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002c04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d115      	bne.n	8002c38 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c10:	f003 0320 	and.w	r3, r3, #32
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00f      	beq.n	8002c38 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c1c:	f003 0320 	and.w	r3, r3, #32
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d009      	beq.n	8002c38 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f000 82c6 	beq.w	80031ba <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	4798      	blx	r3
      }
      return;
 8002c36:	e2c0      	b.n	80031ba <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002c38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f000 8117 	beq.w	8002e70 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002c42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d106      	bne.n	8002c5c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002c4e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8002c52:	4b85      	ldr	r3, [pc, #532]	@ (8002e68 <HAL_UART_IRQHandler+0x298>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f000 810a 	beq.w	8002e70 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002c5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d011      	beq.n	8002c8c <HAL_UART_IRQHandler+0xbc>
 8002c68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d00b      	beq.n	8002c8c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c82:	f043 0201 	orr.w	r2, r3, #1
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d011      	beq.n	8002cbc <HAL_UART_IRQHandler+0xec>
 8002c98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00b      	beq.n	8002cbc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2202      	movs	r2, #2
 8002caa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cb2:	f043 0204 	orr.w	r2, r3, #4
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d011      	beq.n	8002cec <HAL_UART_IRQHandler+0x11c>
 8002cc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00b      	beq.n	8002cec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2204      	movs	r2, #4
 8002cda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ce2:	f043 0202 	orr.w	r2, r3, #2
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cf0:	f003 0308 	and.w	r3, r3, #8
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d017      	beq.n	8002d28 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d105      	bne.n	8002d10 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002d04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d08:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00b      	beq.n	8002d28 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2208      	movs	r2, #8
 8002d16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d1e:	f043 0208 	orr.w	r2, r3, #8
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002d28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d012      	beq.n	8002d5a <HAL_UART_IRQHandler+0x18a>
 8002d34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00c      	beq.n	8002d5a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d50:	f043 0220 	orr.w	r2, r3, #32
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f000 822c 	beq.w	80031be <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d6a:	f003 0320 	and.w	r3, r3, #32
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00d      	beq.n	8002d8e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d007      	beq.n	8002d8e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d94:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da2:	2b40      	cmp	r3, #64	@ 0x40
 8002da4:	d005      	beq.n	8002db2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002da6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002daa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d04f      	beq.n	8002e52 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 ff1a 	bl	8003bec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dc2:	2b40      	cmp	r3, #64	@ 0x40
 8002dc4:	d141      	bne.n	8002e4a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	3308      	adds	r3, #8
 8002dcc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dd4:	e853 3f00 	ldrex	r3, [r3]
 8002dd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002ddc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002de0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002de4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	3308      	adds	r3, #8
 8002dee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002df2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002df6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dfa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002dfe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002e02:	e841 2300 	strex	r3, r2, [r1]
 8002e06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1d9      	bne.n	8002dc6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d013      	beq.n	8002e42 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e1e:	4a13      	ldr	r2, [pc, #76]	@ (8002e6c <HAL_UART_IRQHandler+0x29c>)
 8002e20:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe fadc 	bl	80013e4 <HAL_DMA_Abort_IT>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d017      	beq.n	8002e62 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e3c:	4610      	mov	r0, r2
 8002e3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e40:	e00f      	b.n	8002e62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f9d0 	bl	80031e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e48:	e00b      	b.n	8002e62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 f9cc 	bl	80031e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e50:	e007      	b.n	8002e62 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 f9c8 	bl	80031e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8002e60:	e1ad      	b.n	80031be <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e62:	bf00      	nop
    return;
 8002e64:	e1ab      	b.n	80031be <HAL_UART_IRQHandler+0x5ee>
 8002e66:	bf00      	nop
 8002e68:	04000120 	.word	0x04000120
 8002e6c:	08003cb5 	.word	0x08003cb5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	f040 8166 	bne.w	8003146 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002e7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e7e:	f003 0310 	and.w	r3, r3, #16
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	f000 815f 	beq.w	8003146 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e8c:	f003 0310 	and.w	r3, r3, #16
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 8158 	beq.w	8003146 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2210      	movs	r2, #16
 8002e9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ea8:	2b40      	cmp	r3, #64	@ 0x40
 8002eaa:	f040 80d0 	bne.w	800304e <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002eba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 80ab 	beq.w	800301a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002eca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	f080 80a3 	bcs.w	800301a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002eda:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ee8:	f000 8086 	beq.w	8002ff8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ef8:	e853 3f00 	ldrex	r3, [r3]
 8002efc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002f00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	461a      	mov	r2, r3
 8002f12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002f1a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002f22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f26:	e841 2300 	strex	r3, r2, [r1]
 8002f2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002f2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1da      	bne.n	8002eec <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	3308      	adds	r3, #8
 8002f3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f40:	e853 3f00 	ldrex	r3, [r3]
 8002f44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f48:	f023 0301 	bic.w	r3, r3, #1
 8002f4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	3308      	adds	r3, #8
 8002f56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f5a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002f5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002f62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002f66:	e841 2300 	strex	r3, r2, [r1]
 8002f6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002f6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1e1      	bne.n	8002f36 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	3308      	adds	r3, #8
 8002f78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f7c:	e853 3f00 	ldrex	r3, [r3]
 8002f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002f82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	3308      	adds	r3, #8
 8002f92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002f96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f98:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002f9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f9e:	e841 2300 	strex	r3, r2, [r1]
 8002fa2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1e3      	bne.n	8002f72 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2220      	movs	r2, #32
 8002fae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fc0:	e853 3f00 	ldrex	r3, [r3]
 8002fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002fc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fc8:	f023 0310 	bic.w	r3, r3, #16
 8002fcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002fda:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002fdc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fde:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002fe0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002fe2:	e841 2300 	strex	r3, r2, [r1]
 8002fe6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002fe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1e4      	bne.n	8002fb8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fe f986 	bl	8001304 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800300a:	b29b      	uxth	r3, r3
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	b29b      	uxth	r3, r3
 8003010:	4619      	mov	r1, r3
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 f8f2 	bl	80031fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003018:	e0d3      	b.n	80031c2 <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003020:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003024:	429a      	cmp	r2, r3
 8003026:	f040 80cc 	bne.w	80031c2 <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003034:	f040 80c5 	bne.w	80031c2 <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2202      	movs	r2, #2
 800303c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003044:	4619      	mov	r1, r3
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f8d8 	bl	80031fc <HAL_UARTEx_RxEventCallback>
      return;
 800304c:	e0b9      	b.n	80031c2 <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800305a:	b29b      	uxth	r3, r3
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003068:	b29b      	uxth	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 80ab 	beq.w	80031c6 <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8003070:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003074:	2b00      	cmp	r3, #0
 8003076:	f000 80a6 	beq.w	80031c6 <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003082:	e853 3f00 	ldrex	r3, [r3]
 8003086:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800308a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800308e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800309c:	647b      	str	r3, [r7, #68]	@ 0x44
 800309e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80030a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030a4:	e841 2300 	strex	r3, r2, [r1]
 80030a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80030aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1e4      	bne.n	800307a <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	3308      	adds	r3, #8
 80030b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	e853 3f00 	ldrex	r3, [r3]
 80030be:	623b      	str	r3, [r7, #32]
   return(result);
 80030c0:	6a3b      	ldr	r3, [r7, #32]
 80030c2:	f023 0301 	bic.w	r3, r3, #1
 80030c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	3308      	adds	r3, #8
 80030d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80030d4:	633a      	str	r2, [r7, #48]	@ 0x30
 80030d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030dc:	e841 2300 	strex	r3, r2, [r1]
 80030e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80030e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1e3      	bne.n	80030b0 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2220      	movs	r2, #32
 80030ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	e853 3f00 	ldrex	r3, [r3]
 8003108:	60fb      	str	r3, [r7, #12]
   return(result);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f023 0310 	bic.w	r3, r3, #16
 8003110:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	461a      	mov	r2, r3
 800311a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800311e:	61fb      	str	r3, [r7, #28]
 8003120:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003122:	69b9      	ldr	r1, [r7, #24]
 8003124:	69fa      	ldr	r2, [r7, #28]
 8003126:	e841 2300 	strex	r3, r2, [r1]
 800312a:	617b      	str	r3, [r7, #20]
   return(result);
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1e4      	bne.n	80030fc <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2202      	movs	r2, #2
 8003136:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003138:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800313c:	4619      	mov	r1, r3
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 f85c 	bl	80031fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003144:	e03f      	b.n	80031c6 <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800314a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00e      	beq.n	8003170 <HAL_UART_IRQHandler+0x5a0>
 8003152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d008      	beq.n	8003170 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003166:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 f853 	bl	8003214 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800316e:	e02d      	b.n	80031cc <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003174:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00e      	beq.n	800319a <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800317c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003184:	2b00      	cmp	r3, #0
 8003186:	d008      	beq.n	800319a <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800318c:	2b00      	cmp	r3, #0
 800318e:	d01c      	beq.n	80031ca <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	4798      	blx	r3
    }
    return;
 8003198:	e017      	b.n	80031ca <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800319a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800319e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d012      	beq.n	80031cc <HAL_UART_IRQHandler+0x5fc>
 80031a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00c      	beq.n	80031cc <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 fd90 	bl	8003cd8 <UART_EndTransmit_IT>
    return;
 80031b8:	e008      	b.n	80031cc <HAL_UART_IRQHandler+0x5fc>
      return;
 80031ba:	bf00      	nop
 80031bc:	e006      	b.n	80031cc <HAL_UART_IRQHandler+0x5fc>
    return;
 80031be:	bf00      	nop
 80031c0:	e004      	b.n	80031cc <HAL_UART_IRQHandler+0x5fc>
      return;
 80031c2:	bf00      	nop
 80031c4:	e002      	b.n	80031cc <HAL_UART_IRQHandler+0x5fc>
      return;
 80031c6:	bf00      	nop
 80031c8:	e000      	b.n	80031cc <HAL_UART_IRQHandler+0x5fc>
    return;
 80031ca:	bf00      	nop
  }

}
 80031cc:	37e8      	adds	r7, #232	@ 0xe8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop

080031d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	431a      	orrs	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	431a      	orrs	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	69db      	ldr	r3, [r3, #28]
 8003248:	4313      	orrs	r3, r2
 800324a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	4ba6      	ldr	r3, [pc, #664]	@ (80034ec <UART_SetConfig+0x2c4>)
 8003254:	4013      	ands	r3, r2
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6812      	ldr	r2, [r2, #0]
 800325a:	6979      	ldr	r1, [r7, #20]
 800325c:	430b      	orrs	r3, r1
 800325e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	68da      	ldr	r2, [r3, #12]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	4313      	orrs	r3, r2
 8003284:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	430a      	orrs	r2, r1
 8003298:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a94      	ldr	r2, [pc, #592]	@ (80034f0 <UART_SetConfig+0x2c8>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d120      	bne.n	80032e6 <UART_SetConfig+0xbe>
 80032a4:	4b93      	ldr	r3, [pc, #588]	@ (80034f4 <UART_SetConfig+0x2cc>)
 80032a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	2b03      	cmp	r3, #3
 80032b0:	d816      	bhi.n	80032e0 <UART_SetConfig+0xb8>
 80032b2:	a201      	add	r2, pc, #4	@ (adr r2, 80032b8 <UART_SetConfig+0x90>)
 80032b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b8:	080032c9 	.word	0x080032c9
 80032bc:	080032d5 	.word	0x080032d5
 80032c0:	080032cf 	.word	0x080032cf
 80032c4:	080032db 	.word	0x080032db
 80032c8:	2301      	movs	r3, #1
 80032ca:	77fb      	strb	r3, [r7, #31]
 80032cc:	e150      	b.n	8003570 <UART_SetConfig+0x348>
 80032ce:	2302      	movs	r3, #2
 80032d0:	77fb      	strb	r3, [r7, #31]
 80032d2:	e14d      	b.n	8003570 <UART_SetConfig+0x348>
 80032d4:	2304      	movs	r3, #4
 80032d6:	77fb      	strb	r3, [r7, #31]
 80032d8:	e14a      	b.n	8003570 <UART_SetConfig+0x348>
 80032da:	2308      	movs	r3, #8
 80032dc:	77fb      	strb	r3, [r7, #31]
 80032de:	e147      	b.n	8003570 <UART_SetConfig+0x348>
 80032e0:	2310      	movs	r3, #16
 80032e2:	77fb      	strb	r3, [r7, #31]
 80032e4:	e144      	b.n	8003570 <UART_SetConfig+0x348>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a83      	ldr	r2, [pc, #524]	@ (80034f8 <UART_SetConfig+0x2d0>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d132      	bne.n	8003356 <UART_SetConfig+0x12e>
 80032f0:	4b80      	ldr	r3, [pc, #512]	@ (80034f4 <UART_SetConfig+0x2cc>)
 80032f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	2b0c      	cmp	r3, #12
 80032fc:	d828      	bhi.n	8003350 <UART_SetConfig+0x128>
 80032fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003304 <UART_SetConfig+0xdc>)
 8003300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003304:	08003339 	.word	0x08003339
 8003308:	08003351 	.word	0x08003351
 800330c:	08003351 	.word	0x08003351
 8003310:	08003351 	.word	0x08003351
 8003314:	08003345 	.word	0x08003345
 8003318:	08003351 	.word	0x08003351
 800331c:	08003351 	.word	0x08003351
 8003320:	08003351 	.word	0x08003351
 8003324:	0800333f 	.word	0x0800333f
 8003328:	08003351 	.word	0x08003351
 800332c:	08003351 	.word	0x08003351
 8003330:	08003351 	.word	0x08003351
 8003334:	0800334b 	.word	0x0800334b
 8003338:	2300      	movs	r3, #0
 800333a:	77fb      	strb	r3, [r7, #31]
 800333c:	e118      	b.n	8003570 <UART_SetConfig+0x348>
 800333e:	2302      	movs	r3, #2
 8003340:	77fb      	strb	r3, [r7, #31]
 8003342:	e115      	b.n	8003570 <UART_SetConfig+0x348>
 8003344:	2304      	movs	r3, #4
 8003346:	77fb      	strb	r3, [r7, #31]
 8003348:	e112      	b.n	8003570 <UART_SetConfig+0x348>
 800334a:	2308      	movs	r3, #8
 800334c:	77fb      	strb	r3, [r7, #31]
 800334e:	e10f      	b.n	8003570 <UART_SetConfig+0x348>
 8003350:	2310      	movs	r3, #16
 8003352:	77fb      	strb	r3, [r7, #31]
 8003354:	e10c      	b.n	8003570 <UART_SetConfig+0x348>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a68      	ldr	r2, [pc, #416]	@ (80034fc <UART_SetConfig+0x2d4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d120      	bne.n	80033a2 <UART_SetConfig+0x17a>
 8003360:	4b64      	ldr	r3, [pc, #400]	@ (80034f4 <UART_SetConfig+0x2cc>)
 8003362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003366:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800336a:	2b30      	cmp	r3, #48	@ 0x30
 800336c:	d013      	beq.n	8003396 <UART_SetConfig+0x16e>
 800336e:	2b30      	cmp	r3, #48	@ 0x30
 8003370:	d814      	bhi.n	800339c <UART_SetConfig+0x174>
 8003372:	2b20      	cmp	r3, #32
 8003374:	d009      	beq.n	800338a <UART_SetConfig+0x162>
 8003376:	2b20      	cmp	r3, #32
 8003378:	d810      	bhi.n	800339c <UART_SetConfig+0x174>
 800337a:	2b00      	cmp	r3, #0
 800337c:	d002      	beq.n	8003384 <UART_SetConfig+0x15c>
 800337e:	2b10      	cmp	r3, #16
 8003380:	d006      	beq.n	8003390 <UART_SetConfig+0x168>
 8003382:	e00b      	b.n	800339c <UART_SetConfig+0x174>
 8003384:	2300      	movs	r3, #0
 8003386:	77fb      	strb	r3, [r7, #31]
 8003388:	e0f2      	b.n	8003570 <UART_SetConfig+0x348>
 800338a:	2302      	movs	r3, #2
 800338c:	77fb      	strb	r3, [r7, #31]
 800338e:	e0ef      	b.n	8003570 <UART_SetConfig+0x348>
 8003390:	2304      	movs	r3, #4
 8003392:	77fb      	strb	r3, [r7, #31]
 8003394:	e0ec      	b.n	8003570 <UART_SetConfig+0x348>
 8003396:	2308      	movs	r3, #8
 8003398:	77fb      	strb	r3, [r7, #31]
 800339a:	e0e9      	b.n	8003570 <UART_SetConfig+0x348>
 800339c:	2310      	movs	r3, #16
 800339e:	77fb      	strb	r3, [r7, #31]
 80033a0:	e0e6      	b.n	8003570 <UART_SetConfig+0x348>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a56      	ldr	r2, [pc, #344]	@ (8003500 <UART_SetConfig+0x2d8>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d120      	bne.n	80033ee <UART_SetConfig+0x1c6>
 80033ac:	4b51      	ldr	r3, [pc, #324]	@ (80034f4 <UART_SetConfig+0x2cc>)
 80033ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80033b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80033b8:	d013      	beq.n	80033e2 <UART_SetConfig+0x1ba>
 80033ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80033bc:	d814      	bhi.n	80033e8 <UART_SetConfig+0x1c0>
 80033be:	2b80      	cmp	r3, #128	@ 0x80
 80033c0:	d009      	beq.n	80033d6 <UART_SetConfig+0x1ae>
 80033c2:	2b80      	cmp	r3, #128	@ 0x80
 80033c4:	d810      	bhi.n	80033e8 <UART_SetConfig+0x1c0>
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d002      	beq.n	80033d0 <UART_SetConfig+0x1a8>
 80033ca:	2b40      	cmp	r3, #64	@ 0x40
 80033cc:	d006      	beq.n	80033dc <UART_SetConfig+0x1b4>
 80033ce:	e00b      	b.n	80033e8 <UART_SetConfig+0x1c0>
 80033d0:	2300      	movs	r3, #0
 80033d2:	77fb      	strb	r3, [r7, #31]
 80033d4:	e0cc      	b.n	8003570 <UART_SetConfig+0x348>
 80033d6:	2302      	movs	r3, #2
 80033d8:	77fb      	strb	r3, [r7, #31]
 80033da:	e0c9      	b.n	8003570 <UART_SetConfig+0x348>
 80033dc:	2304      	movs	r3, #4
 80033de:	77fb      	strb	r3, [r7, #31]
 80033e0:	e0c6      	b.n	8003570 <UART_SetConfig+0x348>
 80033e2:	2308      	movs	r3, #8
 80033e4:	77fb      	strb	r3, [r7, #31]
 80033e6:	e0c3      	b.n	8003570 <UART_SetConfig+0x348>
 80033e8:	2310      	movs	r3, #16
 80033ea:	77fb      	strb	r3, [r7, #31]
 80033ec:	e0c0      	b.n	8003570 <UART_SetConfig+0x348>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a44      	ldr	r2, [pc, #272]	@ (8003504 <UART_SetConfig+0x2dc>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d125      	bne.n	8003444 <UART_SetConfig+0x21c>
 80033f8:	4b3e      	ldr	r3, [pc, #248]	@ (80034f4 <UART_SetConfig+0x2cc>)
 80033fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003402:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003406:	d017      	beq.n	8003438 <UART_SetConfig+0x210>
 8003408:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800340c:	d817      	bhi.n	800343e <UART_SetConfig+0x216>
 800340e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003412:	d00b      	beq.n	800342c <UART_SetConfig+0x204>
 8003414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003418:	d811      	bhi.n	800343e <UART_SetConfig+0x216>
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <UART_SetConfig+0x1fe>
 800341e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003422:	d006      	beq.n	8003432 <UART_SetConfig+0x20a>
 8003424:	e00b      	b.n	800343e <UART_SetConfig+0x216>
 8003426:	2300      	movs	r3, #0
 8003428:	77fb      	strb	r3, [r7, #31]
 800342a:	e0a1      	b.n	8003570 <UART_SetConfig+0x348>
 800342c:	2302      	movs	r3, #2
 800342e:	77fb      	strb	r3, [r7, #31]
 8003430:	e09e      	b.n	8003570 <UART_SetConfig+0x348>
 8003432:	2304      	movs	r3, #4
 8003434:	77fb      	strb	r3, [r7, #31]
 8003436:	e09b      	b.n	8003570 <UART_SetConfig+0x348>
 8003438:	2308      	movs	r3, #8
 800343a:	77fb      	strb	r3, [r7, #31]
 800343c:	e098      	b.n	8003570 <UART_SetConfig+0x348>
 800343e:	2310      	movs	r3, #16
 8003440:	77fb      	strb	r3, [r7, #31]
 8003442:	e095      	b.n	8003570 <UART_SetConfig+0x348>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a2f      	ldr	r2, [pc, #188]	@ (8003508 <UART_SetConfig+0x2e0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d125      	bne.n	800349a <UART_SetConfig+0x272>
 800344e:	4b29      	ldr	r3, [pc, #164]	@ (80034f4 <UART_SetConfig+0x2cc>)
 8003450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003454:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003458:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800345c:	d017      	beq.n	800348e <UART_SetConfig+0x266>
 800345e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003462:	d817      	bhi.n	8003494 <UART_SetConfig+0x26c>
 8003464:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003468:	d00b      	beq.n	8003482 <UART_SetConfig+0x25a>
 800346a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800346e:	d811      	bhi.n	8003494 <UART_SetConfig+0x26c>
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <UART_SetConfig+0x254>
 8003474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003478:	d006      	beq.n	8003488 <UART_SetConfig+0x260>
 800347a:	e00b      	b.n	8003494 <UART_SetConfig+0x26c>
 800347c:	2301      	movs	r3, #1
 800347e:	77fb      	strb	r3, [r7, #31]
 8003480:	e076      	b.n	8003570 <UART_SetConfig+0x348>
 8003482:	2302      	movs	r3, #2
 8003484:	77fb      	strb	r3, [r7, #31]
 8003486:	e073      	b.n	8003570 <UART_SetConfig+0x348>
 8003488:	2304      	movs	r3, #4
 800348a:	77fb      	strb	r3, [r7, #31]
 800348c:	e070      	b.n	8003570 <UART_SetConfig+0x348>
 800348e:	2308      	movs	r3, #8
 8003490:	77fb      	strb	r3, [r7, #31]
 8003492:	e06d      	b.n	8003570 <UART_SetConfig+0x348>
 8003494:	2310      	movs	r3, #16
 8003496:	77fb      	strb	r3, [r7, #31]
 8003498:	e06a      	b.n	8003570 <UART_SetConfig+0x348>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a1b      	ldr	r2, [pc, #108]	@ (800350c <UART_SetConfig+0x2e4>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d138      	bne.n	8003516 <UART_SetConfig+0x2ee>
 80034a4:	4b13      	ldr	r3, [pc, #76]	@ (80034f4 <UART_SetConfig+0x2cc>)
 80034a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034aa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80034ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034b2:	d017      	beq.n	80034e4 <UART_SetConfig+0x2bc>
 80034b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034b8:	d82a      	bhi.n	8003510 <UART_SetConfig+0x2e8>
 80034ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034be:	d00b      	beq.n	80034d8 <UART_SetConfig+0x2b0>
 80034c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034c4:	d824      	bhi.n	8003510 <UART_SetConfig+0x2e8>
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <UART_SetConfig+0x2aa>
 80034ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034ce:	d006      	beq.n	80034de <UART_SetConfig+0x2b6>
 80034d0:	e01e      	b.n	8003510 <UART_SetConfig+0x2e8>
 80034d2:	2300      	movs	r3, #0
 80034d4:	77fb      	strb	r3, [r7, #31]
 80034d6:	e04b      	b.n	8003570 <UART_SetConfig+0x348>
 80034d8:	2302      	movs	r3, #2
 80034da:	77fb      	strb	r3, [r7, #31]
 80034dc:	e048      	b.n	8003570 <UART_SetConfig+0x348>
 80034de:	2304      	movs	r3, #4
 80034e0:	77fb      	strb	r3, [r7, #31]
 80034e2:	e045      	b.n	8003570 <UART_SetConfig+0x348>
 80034e4:	2308      	movs	r3, #8
 80034e6:	77fb      	strb	r3, [r7, #31]
 80034e8:	e042      	b.n	8003570 <UART_SetConfig+0x348>
 80034ea:	bf00      	nop
 80034ec:	efff69f3 	.word	0xefff69f3
 80034f0:	40011000 	.word	0x40011000
 80034f4:	40023800 	.word	0x40023800
 80034f8:	40004400 	.word	0x40004400
 80034fc:	40004800 	.word	0x40004800
 8003500:	40004c00 	.word	0x40004c00
 8003504:	40005000 	.word	0x40005000
 8003508:	40011400 	.word	0x40011400
 800350c:	40007800 	.word	0x40007800
 8003510:	2310      	movs	r3, #16
 8003512:	77fb      	strb	r3, [r7, #31]
 8003514:	e02c      	b.n	8003570 <UART_SetConfig+0x348>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a72      	ldr	r2, [pc, #456]	@ (80036e4 <UART_SetConfig+0x4bc>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d125      	bne.n	800356c <UART_SetConfig+0x344>
 8003520:	4b71      	ldr	r3, [pc, #452]	@ (80036e8 <UART_SetConfig+0x4c0>)
 8003522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003526:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800352a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800352e:	d017      	beq.n	8003560 <UART_SetConfig+0x338>
 8003530:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003534:	d817      	bhi.n	8003566 <UART_SetConfig+0x33e>
 8003536:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800353a:	d00b      	beq.n	8003554 <UART_SetConfig+0x32c>
 800353c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003540:	d811      	bhi.n	8003566 <UART_SetConfig+0x33e>
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <UART_SetConfig+0x326>
 8003546:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800354a:	d006      	beq.n	800355a <UART_SetConfig+0x332>
 800354c:	e00b      	b.n	8003566 <UART_SetConfig+0x33e>
 800354e:	2300      	movs	r3, #0
 8003550:	77fb      	strb	r3, [r7, #31]
 8003552:	e00d      	b.n	8003570 <UART_SetConfig+0x348>
 8003554:	2302      	movs	r3, #2
 8003556:	77fb      	strb	r3, [r7, #31]
 8003558:	e00a      	b.n	8003570 <UART_SetConfig+0x348>
 800355a:	2304      	movs	r3, #4
 800355c:	77fb      	strb	r3, [r7, #31]
 800355e:	e007      	b.n	8003570 <UART_SetConfig+0x348>
 8003560:	2308      	movs	r3, #8
 8003562:	77fb      	strb	r3, [r7, #31]
 8003564:	e004      	b.n	8003570 <UART_SetConfig+0x348>
 8003566:	2310      	movs	r3, #16
 8003568:	77fb      	strb	r3, [r7, #31]
 800356a:	e001      	b.n	8003570 <UART_SetConfig+0x348>
 800356c:	2310      	movs	r3, #16
 800356e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003578:	d15b      	bne.n	8003632 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800357a:	7ffb      	ldrb	r3, [r7, #31]
 800357c:	2b08      	cmp	r3, #8
 800357e:	d828      	bhi.n	80035d2 <UART_SetConfig+0x3aa>
 8003580:	a201      	add	r2, pc, #4	@ (adr r2, 8003588 <UART_SetConfig+0x360>)
 8003582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003586:	bf00      	nop
 8003588:	080035ad 	.word	0x080035ad
 800358c:	080035b5 	.word	0x080035b5
 8003590:	080035bd 	.word	0x080035bd
 8003594:	080035d3 	.word	0x080035d3
 8003598:	080035c3 	.word	0x080035c3
 800359c:	080035d3 	.word	0x080035d3
 80035a0:	080035d3 	.word	0x080035d3
 80035a4:	080035d3 	.word	0x080035d3
 80035a8:	080035cb 	.word	0x080035cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035ac:	f7fe fda4 	bl	80020f8 <HAL_RCC_GetPCLK1Freq>
 80035b0:	61b8      	str	r0, [r7, #24]
        break;
 80035b2:	e013      	b.n	80035dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035b4:	f7fe fdb4 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 80035b8:	61b8      	str	r0, [r7, #24]
        break;
 80035ba:	e00f      	b.n	80035dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035bc:	4b4b      	ldr	r3, [pc, #300]	@ (80036ec <UART_SetConfig+0x4c4>)
 80035be:	61bb      	str	r3, [r7, #24]
        break;
 80035c0:	e00c      	b.n	80035dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035c2:	f7fe fcc7 	bl	8001f54 <HAL_RCC_GetSysClockFreq>
 80035c6:	61b8      	str	r0, [r7, #24]
        break;
 80035c8:	e008      	b.n	80035dc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035ce:	61bb      	str	r3, [r7, #24]
        break;
 80035d0:	e004      	b.n	80035dc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	77bb      	strb	r3, [r7, #30]
        break;
 80035da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d074      	beq.n	80036cc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	005a      	lsls	r2, r3, #1
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	085b      	lsrs	r3, r3, #1
 80035ec:	441a      	add	r2, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	2b0f      	cmp	r3, #15
 80035fc:	d916      	bls.n	800362c <UART_SetConfig+0x404>
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003604:	d212      	bcs.n	800362c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	b29b      	uxth	r3, r3
 800360a:	f023 030f 	bic.w	r3, r3, #15
 800360e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	085b      	lsrs	r3, r3, #1
 8003614:	b29b      	uxth	r3, r3
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	b29a      	uxth	r2, r3
 800361c:	89fb      	ldrh	r3, [r7, #14]
 800361e:	4313      	orrs	r3, r2
 8003620:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	89fa      	ldrh	r2, [r7, #14]
 8003628:	60da      	str	r2, [r3, #12]
 800362a:	e04f      	b.n	80036cc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	77bb      	strb	r3, [r7, #30]
 8003630:	e04c      	b.n	80036cc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003632:	7ffb      	ldrb	r3, [r7, #31]
 8003634:	2b08      	cmp	r3, #8
 8003636:	d828      	bhi.n	800368a <UART_SetConfig+0x462>
 8003638:	a201      	add	r2, pc, #4	@ (adr r2, 8003640 <UART_SetConfig+0x418>)
 800363a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363e:	bf00      	nop
 8003640:	08003665 	.word	0x08003665
 8003644:	0800366d 	.word	0x0800366d
 8003648:	08003675 	.word	0x08003675
 800364c:	0800368b 	.word	0x0800368b
 8003650:	0800367b 	.word	0x0800367b
 8003654:	0800368b 	.word	0x0800368b
 8003658:	0800368b 	.word	0x0800368b
 800365c:	0800368b 	.word	0x0800368b
 8003660:	08003683 	.word	0x08003683
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003664:	f7fe fd48 	bl	80020f8 <HAL_RCC_GetPCLK1Freq>
 8003668:	61b8      	str	r0, [r7, #24]
        break;
 800366a:	e013      	b.n	8003694 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800366c:	f7fe fd58 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 8003670:	61b8      	str	r0, [r7, #24]
        break;
 8003672:	e00f      	b.n	8003694 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003674:	4b1d      	ldr	r3, [pc, #116]	@ (80036ec <UART_SetConfig+0x4c4>)
 8003676:	61bb      	str	r3, [r7, #24]
        break;
 8003678:	e00c      	b.n	8003694 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800367a:	f7fe fc6b 	bl	8001f54 <HAL_RCC_GetSysClockFreq>
 800367e:	61b8      	str	r0, [r7, #24]
        break;
 8003680:	e008      	b.n	8003694 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003682:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003686:	61bb      	str	r3, [r7, #24]
        break;
 8003688:	e004      	b.n	8003694 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800368a:	2300      	movs	r3, #0
 800368c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	77bb      	strb	r3, [r7, #30]
        break;
 8003692:	bf00      	nop
    }

    if (pclk != 0U)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d018      	beq.n	80036cc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	085a      	lsrs	r2, r3, #1
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	441a      	add	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	2b0f      	cmp	r3, #15
 80036b2:	d909      	bls.n	80036c8 <UART_SetConfig+0x4a0>
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036ba:	d205      	bcs.n	80036c8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	b29a      	uxth	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	60da      	str	r2, [r3, #12]
 80036c6:	e001      	b.n	80036cc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80036d8:	7fbb      	ldrb	r3, [r7, #30]
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3720      	adds	r7, #32
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	40007c00 	.word	0x40007c00
 80036e8:	40023800 	.word	0x40023800
 80036ec:	00f42400 	.word	0x00f42400

080036f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00a      	beq.n	800371a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00a      	beq.n	800373c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00a      	beq.n	800375e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	430a      	orrs	r2, r1
 800375c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003762:	f003 0304 	and.w	r3, r3, #4
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00a      	beq.n	8003780 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	430a      	orrs	r2, r1
 800377e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003784:	f003 0310 	and.w	r3, r3, #16
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00a      	beq.n	80037a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d01a      	beq.n	8003806 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037ee:	d10a      	bne.n	8003806 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00a      	beq.n	8003828 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	605a      	str	r2, [r3, #4]
  }
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b098      	sub	sp, #96	@ 0x60
 8003838:	af02      	add	r7, sp, #8
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003844:	f7fd fbc8 	bl	8000fd8 <HAL_GetTick>
 8003848:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b08      	cmp	r3, #8
 8003856:	d12e      	bne.n	80038b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003858:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003860:	2200      	movs	r2, #0
 8003862:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f88c 	bl	8003984 <UART_WaitOnFlagUntilTimeout>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d021      	beq.n	80038b6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387a:	e853 3f00 	ldrex	r3, [r3]
 800387e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003882:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003886:	653b      	str	r3, [r7, #80]	@ 0x50
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	461a      	mov	r2, r3
 800388e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003890:	647b      	str	r3, [r7, #68]	@ 0x44
 8003892:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003894:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003896:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003898:	e841 2300 	strex	r3, r2, [r1]
 800389c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800389e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1e6      	bne.n	8003872 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2220      	movs	r2, #32
 80038a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e062      	b.n	800397c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b04      	cmp	r3, #4
 80038c2:	d149      	bne.n	8003958 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038cc:	2200      	movs	r2, #0
 80038ce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 f856 	bl	8003984 <UART_WaitOnFlagUntilTimeout>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d03c      	beq.n	8003958 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e6:	e853 3f00 	ldrex	r3, [r3]
 80038ea:	623b      	str	r3, [r7, #32]
   return(result);
 80038ec:	6a3b      	ldr	r3, [r7, #32]
 80038ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	461a      	mov	r2, r3
 80038fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80038fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80038fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003900:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003904:	e841 2300 	strex	r3, r2, [r1]
 8003908:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800390a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1e6      	bne.n	80038de <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	3308      	adds	r3, #8
 8003916:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	e853 3f00 	ldrex	r3, [r3]
 800391e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f023 0301 	bic.w	r3, r3, #1
 8003926:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	3308      	adds	r3, #8
 800392e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003930:	61fa      	str	r2, [r7, #28]
 8003932:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003934:	69b9      	ldr	r1, [r7, #24]
 8003936:	69fa      	ldr	r2, [r7, #28]
 8003938:	e841 2300 	strex	r3, r2, [r1]
 800393c:	617b      	str	r3, [r7, #20]
   return(result);
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e5      	bne.n	8003910 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2220      	movs	r2, #32
 8003948:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e011      	b.n	800397c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2220      	movs	r2, #32
 800395c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2220      	movs	r2, #32
 8003962:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3758      	adds	r7, #88	@ 0x58
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	603b      	str	r3, [r7, #0]
 8003990:	4613      	mov	r3, r2
 8003992:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003994:	e04f      	b.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800399c:	d04b      	beq.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399e:	f7fd fb1b 	bl	8000fd8 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d302      	bcc.n	80039b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d101      	bne.n	80039b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e04e      	b.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d037      	beq.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	2b80      	cmp	r3, #128	@ 0x80
 80039ca:	d034      	beq.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	2b40      	cmp	r3, #64	@ 0x40
 80039d0:	d031      	beq.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	69db      	ldr	r3, [r3, #28]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d110      	bne.n	8003a02 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2208      	movs	r2, #8
 80039e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 f8ff 	bl	8003bec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2208      	movs	r2, #8
 80039f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e029      	b.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69db      	ldr	r3, [r3, #28]
 8003a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a10:	d111      	bne.n	8003a36 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f8e5 	bl	8003bec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2220      	movs	r2, #32
 8003a26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e00f      	b.n	8003a56 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	69da      	ldr	r2, [r3, #28]
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	bf0c      	ite	eq
 8003a46:	2301      	moveq	r3, #1
 8003a48:	2300      	movne	r3, #0
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	79fb      	ldrb	r3, [r7, #7]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d0a0      	beq.n	8003996 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3710      	adds	r7, #16
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
	...

08003a60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b097      	sub	sp, #92	@ 0x5c
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	88fa      	ldrh	r2, [r7, #6]
 8003a78:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	88fa      	ldrh	r2, [r7, #6]
 8003a80:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a92:	d10e      	bne.n	8003ab2 <UART_Start_Receive_IT+0x52>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d105      	bne.n	8003aa8 <UART_Start_Receive_IT+0x48>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003aa2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003aa6:	e02d      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	22ff      	movs	r2, #255	@ 0xff
 8003aac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003ab0:	e028      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10d      	bne.n	8003ad6 <UART_Start_Receive_IT+0x76>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d104      	bne.n	8003acc <UART_Start_Receive_IT+0x6c>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	22ff      	movs	r2, #255	@ 0xff
 8003ac6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003aca:	e01b      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	227f      	movs	r2, #127	@ 0x7f
 8003ad0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003ad4:	e016      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ade:	d10d      	bne.n	8003afc <UART_Start_Receive_IT+0x9c>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d104      	bne.n	8003af2 <UART_Start_Receive_IT+0x92>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	227f      	movs	r2, #127	@ 0x7f
 8003aec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003af0:	e008      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	223f      	movs	r2, #63	@ 0x3f
 8003af6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003afa:	e003      	b.n	8003b04 <UART_Start_Receive_IT+0xa4>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2222      	movs	r2, #34	@ 0x22
 8003b10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	3308      	adds	r3, #8
 8003b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b1e:	e853 3f00 	ldrex	r3, [r3]
 8003b22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3308      	adds	r3, #8
 8003b32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003b34:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003b36:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b38:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003b3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b3c:	e841 2300 	strex	r3, r2, [r1]
 8003b40:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1e5      	bne.n	8003b14 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b50:	d107      	bne.n	8003b62 <UART_Start_Receive_IT+0x102>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d103      	bne.n	8003b62 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	4a21      	ldr	r2, [pc, #132]	@ (8003be4 <UART_Start_Receive_IT+0x184>)
 8003b5e:	669a      	str	r2, [r3, #104]	@ 0x68
 8003b60:	e002      	b.n	8003b68 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	4a20      	ldr	r2, [pc, #128]	@ (8003be8 <UART_Start_Receive_IT+0x188>)
 8003b66:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d019      	beq.n	8003ba4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b78:	e853 3f00 	ldrex	r3, [r3]
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b80:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003b84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b90:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b92:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b96:	e841 2300 	strex	r3, r2, [r1]
 8003b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1e6      	bne.n	8003b70 <UART_Start_Receive_IT+0x110>
 8003ba2:	e018      	b.n	8003bd6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	e853 3f00 	ldrex	r3, [r3]
 8003bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	f043 0320 	orr.w	r3, r3, #32
 8003bb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bc2:	623b      	str	r3, [r7, #32]
 8003bc4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc6:	69f9      	ldr	r1, [r7, #28]
 8003bc8:	6a3a      	ldr	r2, [r7, #32]
 8003bca:	e841 2300 	strex	r3, r2, [r1]
 8003bce:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1e6      	bne.n	8003ba4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	375c      	adds	r7, #92	@ 0x5c
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	08003ed5 	.word	0x08003ed5
 8003be8:	08003d2d 	.word	0x08003d2d

08003bec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b095      	sub	sp, #84	@ 0x54
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bfc:	e853 3f00 	ldrex	r3, [r3]
 8003c00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c12:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c14:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c1a:	e841 2300 	strex	r3, r2, [r1]
 8003c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1e6      	bne.n	8003bf4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	3308      	adds	r3, #8
 8003c2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2e:	6a3b      	ldr	r3, [r7, #32]
 8003c30:	e853 3f00 	ldrex	r3, [r3]
 8003c34:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	f023 0301 	bic.w	r3, r3, #1
 8003c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	3308      	adds	r3, #8
 8003c44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c4e:	e841 2300 	strex	r3, r2, [r1]
 8003c52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1e5      	bne.n	8003c26 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d118      	bne.n	8003c94 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	e853 3f00 	ldrex	r3, [r3]
 8003c6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	f023 0310 	bic.w	r3, r3, #16
 8003c76:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c80:	61bb      	str	r3, [r7, #24]
 8003c82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c84:	6979      	ldr	r1, [r7, #20]
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	e841 2300 	strex	r3, r2, [r1]
 8003c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1e6      	bne.n	8003c62 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003ca8:	bf00      	nop
 8003caa:	3754      	adds	r7, #84	@ 0x54
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f7ff fa8c 	bl	80031e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cd0:	bf00      	nop
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b088      	sub	sp, #32
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	e853 3f00 	ldrex	r3, [r3]
 8003cec:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cf4:	61fb      	str	r3, [r7, #28]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d02:	6979      	ldr	r1, [r7, #20]
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	e841 2300 	strex	r3, r2, [r1]
 8003d0a:	613b      	str	r3, [r7, #16]
   return(result);
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1e6      	bne.n	8003ce0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2220      	movs	r2, #32
 8003d16:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f7ff fa58 	bl	80031d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d24:	bf00      	nop
 8003d26:	3720      	adds	r7, #32
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b09c      	sub	sp, #112	@ 0x70
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003d3a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d44:	2b22      	cmp	r3, #34	@ 0x22
 8003d46:	f040 80b9 	bne.w	8003ebc <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d50:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003d54:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003d58:	b2d9      	uxtb	r1, r3
 8003d5a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d64:	400a      	ands	r2, r1
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d6e:	1c5a      	adds	r2, r3, #1
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f040 809c 	bne.w	8003ecc <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d9c:	e853 3f00 	ldrex	r3, [r3]
 8003da0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003da2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003da4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003da8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003db2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003db4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003db8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003dba:	e841 2300 	strex	r3, r2, [r1]
 8003dbe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003dc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e6      	bne.n	8003d94 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	3308      	adds	r3, #8
 8003dcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd0:	e853 3f00 	ldrex	r3, [r3]
 8003dd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dd8:	f023 0301 	bic.w	r3, r3, #1
 8003ddc:	667b      	str	r3, [r7, #100]	@ 0x64
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	3308      	adds	r3, #8
 8003de4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003de6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003de8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003dec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dee:	e841 2300 	strex	r3, r2, [r1]
 8003df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003df4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1e5      	bne.n	8003dc6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d018      	beq.n	8003e4e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e24:	e853 3f00 	ldrex	r3, [r3]
 8003e28:	623b      	str	r3, [r7, #32]
   return(result);
 8003e2a:	6a3b      	ldr	r3, [r7, #32]
 8003e2c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e30:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	461a      	mov	r2, r3
 8003e38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e42:	e841 2300 	strex	r3, r2, [r1]
 8003e46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1e6      	bne.n	8003e1c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d12e      	bne.n	8003eb4 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	e853 3f00 	ldrex	r3, [r3]
 8003e68:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f023 0310 	bic.w	r3, r3, #16
 8003e70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	461a      	mov	r2, r3
 8003e78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e7a:	61fb      	str	r3, [r7, #28]
 8003e7c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7e:	69b9      	ldr	r1, [r7, #24]
 8003e80:	69fa      	ldr	r2, [r7, #28]
 8003e82:	e841 2300 	strex	r3, r2, [r1]
 8003e86:	617b      	str	r3, [r7, #20]
   return(result);
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1e6      	bne.n	8003e5c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	f003 0310 	and.w	r3, r3, #16
 8003e98:	2b10      	cmp	r3, #16
 8003e9a:	d103      	bne.n	8003ea4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2210      	movs	r2, #16
 8003ea2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003eaa:	4619      	mov	r1, r3
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f7ff f9a5 	bl	80031fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003eb2:	e00b      	b.n	8003ecc <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7fc fdd7 	bl	8000a68 <HAL_UART_RxCpltCallback>
}
 8003eba:	e007      	b.n	8003ecc <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699a      	ldr	r2, [r3, #24]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 0208 	orr.w	r2, r2, #8
 8003eca:	619a      	str	r2, [r3, #24]
}
 8003ecc:	bf00      	nop
 8003ece:	3770      	adds	r7, #112	@ 0x70
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b09c      	sub	sp, #112	@ 0x70
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003ee2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eec:	2b22      	cmp	r3, #34	@ 0x22
 8003eee:	f040 80b9 	bne.w	8004064 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f00:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8003f02:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8003f06:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f10:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f16:	1c9a      	adds	r2, r3, #2
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f040 809c 	bne.w	8004074 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f44:	e853 3f00 	ldrex	r3, [r3]
 8003f48:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003f4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f50:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	461a      	mov	r2, r3
 8003f58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f5c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003f60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003f62:	e841 2300 	strex	r3, r2, [r1]
 8003f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003f68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1e6      	bne.n	8003f3c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	3308      	adds	r3, #8
 8003f74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f78:	e853 3f00 	ldrex	r3, [r3]
 8003f7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f80:	f023 0301 	bic.w	r3, r3, #1
 8003f84:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	3308      	adds	r3, #8
 8003f8c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003f8e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f96:	e841 2300 	strex	r3, r2, [r1]
 8003f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1e5      	bne.n	8003f6e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d018      	beq.n	8003ff6 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	e853 3f00 	ldrex	r3, [r3]
 8003fd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003fd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	461a      	mov	r2, r3
 8003fe0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fe4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fea:	e841 2300 	strex	r3, r2, [r1]
 8003fee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1e6      	bne.n	8003fc4 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d12e      	bne.n	800405c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	e853 3f00 	ldrex	r3, [r3]
 8004010:	60bb      	str	r3, [r7, #8]
   return(result);
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	f023 0310 	bic.w	r3, r3, #16
 8004018:	65bb      	str	r3, [r7, #88]	@ 0x58
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	461a      	mov	r2, r3
 8004020:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004022:	61bb      	str	r3, [r7, #24]
 8004024:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004026:	6979      	ldr	r1, [r7, #20]
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	e841 2300 	strex	r3, r2, [r1]
 800402e:	613b      	str	r3, [r7, #16]
   return(result);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1e6      	bne.n	8004004 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	f003 0310 	and.w	r3, r3, #16
 8004040:	2b10      	cmp	r3, #16
 8004042:	d103      	bne.n	800404c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2210      	movs	r2, #16
 800404a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004052:	4619      	mov	r1, r3
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7ff f8d1 	bl	80031fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800405a:	e00b      	b.n	8004074 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7fc fd03 	bl	8000a68 <HAL_UART_RxCpltCallback>
}
 8004062:	e007      	b.n	8004074 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699a      	ldr	r2, [r3, #24]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f042 0208 	orr.w	r2, r2, #8
 8004072:	619a      	str	r2, [r3, #24]
}
 8004074:	bf00      	nop
 8004076:	3770      	adds	r7, #112	@ 0x70
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <memset>:
 800407c:	4402      	add	r2, r0
 800407e:	4603      	mov	r3, r0
 8004080:	4293      	cmp	r3, r2
 8004082:	d100      	bne.n	8004086 <memset+0xa>
 8004084:	4770      	bx	lr
 8004086:	f803 1b01 	strb.w	r1, [r3], #1
 800408a:	e7f9      	b.n	8004080 <memset+0x4>

0800408c <__libc_init_array>:
 800408c:	b570      	push	{r4, r5, r6, lr}
 800408e:	4d0d      	ldr	r5, [pc, #52]	@ (80040c4 <__libc_init_array+0x38>)
 8004090:	4c0d      	ldr	r4, [pc, #52]	@ (80040c8 <__libc_init_array+0x3c>)
 8004092:	1b64      	subs	r4, r4, r5
 8004094:	10a4      	asrs	r4, r4, #2
 8004096:	2600      	movs	r6, #0
 8004098:	42a6      	cmp	r6, r4
 800409a:	d109      	bne.n	80040b0 <__libc_init_array+0x24>
 800409c:	4d0b      	ldr	r5, [pc, #44]	@ (80040cc <__libc_init_array+0x40>)
 800409e:	4c0c      	ldr	r4, [pc, #48]	@ (80040d0 <__libc_init_array+0x44>)
 80040a0:	f000 f820 	bl	80040e4 <_init>
 80040a4:	1b64      	subs	r4, r4, r5
 80040a6:	10a4      	asrs	r4, r4, #2
 80040a8:	2600      	movs	r6, #0
 80040aa:	42a6      	cmp	r6, r4
 80040ac:	d105      	bne.n	80040ba <__libc_init_array+0x2e>
 80040ae:	bd70      	pop	{r4, r5, r6, pc}
 80040b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80040b4:	4798      	blx	r3
 80040b6:	3601      	adds	r6, #1
 80040b8:	e7ee      	b.n	8004098 <__libc_init_array+0xc>
 80040ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80040be:	4798      	blx	r3
 80040c0:	3601      	adds	r6, #1
 80040c2:	e7f2      	b.n	80040aa <__libc_init_array+0x1e>
 80040c4:	08004174 	.word	0x08004174
 80040c8:	08004174 	.word	0x08004174
 80040cc:	08004174 	.word	0x08004174
 80040d0:	08004178 	.word	0x08004178

080040d4 <strcpy>:
 80040d4:	4603      	mov	r3, r0
 80040d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80040da:	f803 2b01 	strb.w	r2, [r3], #1
 80040de:	2a00      	cmp	r2, #0
 80040e0:	d1f9      	bne.n	80040d6 <strcpy+0x2>
 80040e2:	4770      	bx	lr

080040e4 <_init>:
 80040e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e6:	bf00      	nop
 80040e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ea:	bc08      	pop	{r3}
 80040ec:	469e      	mov	lr, r3
 80040ee:	4770      	bx	lr

080040f0 <_fini>:
 80040f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040f2:	bf00      	nop
 80040f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f6:	bc08      	pop	{r3}
 80040f8:	469e      	mov	lr, r3
 80040fa:	4770      	bx	lr
