Timing Analyzer report for lcd_12864b_top
Wed Aug 19 15:38:49 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_osc'
 14. Slow 1200mV 85C Model Setup: 'virt_clk_out'
 15. Slow 1200mV 85C Model Setup: 'counter_clk'
 16. Slow 1200mV 85C Model Hold: 'counter_clk'
 17. Slow 1200mV 85C Model Hold: 'pll_osc'
 18. Slow 1200mV 85C Model Hold: 'virt_clk_out'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'pll_osc'
 27. Slow 1200mV 0C Model Setup: 'virt_clk_out'
 28. Slow 1200mV 0C Model Setup: 'counter_clk'
 29. Slow 1200mV 0C Model Hold: 'counter_clk'
 30. Slow 1200mV 0C Model Hold: 'pll_osc'
 31. Slow 1200mV 0C Model Hold: 'virt_clk_out'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'pll_osc'
 39. Fast 1200mV 0C Model Setup: 'virt_clk_out'
 40. Fast 1200mV 0C Model Setup: 'counter_clk'
 41. Fast 1200mV 0C Model Hold: 'counter_clk'
 42. Fast 1200mV 0C Model Hold: 'pll_osc'
 43. Fast 1200mV 0C Model Hold: 'virt_clk_out'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lcd_12864b_top                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.1%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; lcd_12864b_top.sdc    ; OK     ; Wed Aug 19 15:38:48 2020 ;
; lcd_12864b_top_io.sdc ; OK     ; Wed Aug 19 15:38:48 2020 ;
+-----------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                       ;
+--------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name   ; Type      ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                               ; Targets                                                                    ;
+--------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------+----------------------------------------------------------------------------+
; counter_clk  ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000  ;            ; 50        ; 1           ;       ;        ;           ;            ; false    ; pll_osc ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; { counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q } ;
; osc          ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                      ; { osc }                                                                    ;
; pll_osc      ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                      ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }                   ;
; virt_clk_out ; Virtual   ; 8000.000 ; 0.13 MHz  ; 0.000 ; 4000.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                      ; { }                                                                        ;
+--------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; 84.1 MHz   ; 84.1 MHz        ; counter_clk ;                                                ;
; 495.29 MHz ; 402.09 MHz      ; pll_osc     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------+
; Slow 1200mV 85C Model Setup Summary    ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; pll_osc      ; 17.981  ; 0.000         ;
; virt_clk_out ; 986.142 ; 0.000         ;
; counter_clk  ; 988.109 ; 0.000         ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Hold Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; counter_clk  ; 0.452  ; 0.000         ;
; pll_osc      ; 0.737  ; 0.000         ;
; virt_clk_out ; 10.893 ; 0.000         ;
+--------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+---------+---------------------------+
; Clock       ; Slack   ; End Point TNS             ;
+-------------+---------+---------------------------+
; pll_osc     ; 9.718   ; 0.000                     ;
; osc         ; 9.934   ; 0.000                     ;
; counter_clk ; 499.784 ; 0.000                     ;
+-------------+---------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_osc'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.981 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.939      ;
; 18.008 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.342     ; 1.651      ;
; 18.077 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.843      ;
; 18.093 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.827      ;
; 18.095 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.342     ; 1.564      ;
; 18.662 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.258      ;
; 18.679 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.081     ; 1.241      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_clk_out'                                                                                                         ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 986.142 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.642     ; 6.206      ;
; 986.849 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.636     ; 5.505      ;
; 986.974 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.637     ; 5.379      ;
; 987.041 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.604     ; 5.345      ;
; 987.103 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.636     ; 5.251      ;
; 987.135 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.650     ; 5.205      ;
; 987.184 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.636     ; 5.170      ;
; 987.232 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.637     ; 5.121      ;
; 987.252 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.650     ; 5.088      ;
; 987.294 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.650     ; 5.046      ;
; 987.495 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 1000.000     ; -6.650     ; 4.845      ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter_clk'                                                                                                                                                    ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 988.109 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 11.831     ;
; 988.255 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 11.685     ;
; 988.285 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 11.655     ;
; 988.401 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 11.539     ;
; 988.431 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 11.509     ;
; 988.547 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 11.393     ;
; 988.577 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 11.363     ;
; 988.733 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 11.202     ;
; 988.879 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 11.056     ;
; 988.909 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 11.026     ;
; 989.025 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.910     ;
; 989.055 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.880     ;
; 989.171 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.764     ;
; 989.201 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.734     ;
; 989.227 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 10.713     ;
; 989.412 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.523     ;
; 989.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.468     ;
; 989.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.468     ;
; 989.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.468     ;
; 989.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.468     ;
; 989.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.468     ;
; 989.479 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.468     ;
; 989.536 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.089     ; 10.366     ;
; 989.554 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 10.386     ;
; 989.554 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.051     ; 10.386     ;
; 989.558 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.377     ;
; 989.588 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.347     ;
; 989.678 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.076     ; 10.237     ;
; 989.704 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.231     ;
; 989.734 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.201     ;
; 989.850 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.085     ;
; 989.851 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.084     ;
; 989.880 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 10.055     ;
; 989.903 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 10.035     ;
; 989.973 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.965      ;
; 990.049 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.889      ;
; 990.079 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.859      ;
; 990.103 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.839      ;
; 990.103 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.839      ;
; 990.103 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.839      ;
; 990.103 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.839      ;
; 990.103 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.839      ;
; 990.103 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.839      ;
; 990.104 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[6]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.807      ;
; 990.104 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[5]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.807      ;
; 990.104 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[4]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.807      ;
; 990.104 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[3]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.807      ;
; 990.104 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[0]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.807      ;
; 990.104 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[1]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.807      ;
; 990.104 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[2]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.807      ;
; 990.119 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.819      ;
; 990.149 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.789      ;
; 990.160 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.094     ; 9.737      ;
; 990.178 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 9.757      ;
; 990.178 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 9.757      ;
; 990.195 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.743      ;
; 990.225 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.713      ;
; 990.265 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[8]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.654      ;
; 990.265 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.673      ;
; 990.266 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[7]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.653      ;
; 990.267 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[9]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.652      ;
; 990.271 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[15]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.648      ;
; 990.272 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[18]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.647      ;
; 990.272 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[16]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.647      ;
; 990.295 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.643      ;
; 990.302 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.608      ;
; 990.341 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.597      ;
; 990.371 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.567      ;
; 990.374 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.564      ;
; 990.411 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.527      ;
; 990.441 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.497      ;
; 990.488 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.057     ; 9.446      ;
; 990.488 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.057     ; 9.446      ;
; 990.520 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.418      ;
; 990.530 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.056     ; 9.405      ;
; 990.550 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.388      ;
; 990.565 ; j[1]                                               ; j[31]                                                    ; counter_clk  ; counter_clk ; 1000.000     ; -0.066     ; 9.360      ;
; 990.619 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[13]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.292      ;
; 990.666 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.272      ;
; 990.674 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[14]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.237      ;
; 990.675 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[12]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.236      ;
; 990.675 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[11]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.236      ;
; 990.677 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[10]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.080     ; 9.234      ;
; 990.696 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.242      ;
; 990.711 ; j[1]                                               ; j[29]                                                    ; counter_clk  ; counter_clk ; 1000.000     ; -0.066     ; 9.214      ;
; 990.741 ; j[1]                                               ; j[30]                                                    ; counter_clk  ; counter_clk ; 1000.000     ; -0.066     ; 9.184      ;
; 990.782 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.160      ;
; 990.782 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.160      ;
; 990.782 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.160      ;
; 990.782 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.160      ;
; 990.782 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.160      ;
; 990.782 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.049     ; 9.160      ;
; 990.812 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.053     ; 9.126      ;
; 990.833 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[6]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.077      ;
; 990.833 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[5]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.077      ;
; 990.833 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[4]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.077      ;
; 990.833 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[3]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.077      ;
; 990.833 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[0]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.077      ;
; 990.833 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[1]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.077      ;
; 990.833 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[2]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.081     ; 9.077      ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter_clk'                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[14]               ; lcd_12864b:lcd_12864b_inst|delay[14]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[13]               ; lcd_12864b:lcd_12864b_inst|delay[13]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[12]               ; lcd_12864b:lcd_12864b_inst|delay[12]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[11]               ; lcd_12864b:lcd_12864b_inst|delay[11]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[10]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|rw                      ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_data[0][3]                                     ; lcd_data[0][3]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|query                   ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[22]               ; lcd_12864b:lcd_12864b_inst|delay[22]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[23]               ; lcd_12864b:lcd_12864b_inst|delay[23]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[25]               ; lcd_12864b:lcd_12864b_inst|delay[25]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[26]               ; lcd_12864b:lcd_12864b_inst|delay[26]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[28]               ; lcd_12864b:lcd_12864b_inst|delay[28]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[29]               ; lcd_12864b:lcd_12864b_inst|delay[29]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[7]                ; lcd_12864b:lcd_12864b_inst|delay[7]                ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[8]                ; lcd_12864b:lcd_12864b_inst|delay[8]                ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[9]                ; lcd_12864b:lcd_12864b_inst|delay[9]                ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[15]               ; lcd_12864b:lcd_12864b_inst|delay[15]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[16]               ; lcd_12864b:lcd_12864b_inst|delay[16]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[18]               ; lcd_12864b:lcd_12864b_inst|delay[18]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[19]               ; lcd_12864b:lcd_12864b_inst|delay[19]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[20]               ; lcd_12864b:lcd_12864b_inst|delay[20]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[21]               ; lcd_12864b:lcd_12864b_inst|delay[21]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; p[2]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; p[1]                                               ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; n[0]                                               ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state_data[0]                                      ; state_data[0]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; n[2]                                               ; n[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state_data[1]                                      ; state_data[1]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|e                       ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_12864b:lcd_12864b_inst|delay[31]               ; lcd_12864b:lcd_12864b_inst|delay[31]               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; lcd_12864b:lcd_12864b_inst|delay[30]               ; lcd_12864b:lcd_12864b_inst|delay[30]               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[27]               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_12864b:lcd_12864b_inst|delay[24]               ; lcd_12864b:lcd_12864b_inst|delay[24]               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[17]               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ascii[6]                                           ; ascii[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_data[0][5]                                     ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_data[0][4]                                     ; lcd_data[0][4]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ascii[5]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; state_lcd[0]                                       ; state_lcd[0]                                       ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; pWR[0]                                             ; pWR[0]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; unlock                                             ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; ascii[4]                                           ; ascii[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.758      ;
; 0.491 ; p[1]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.784      ;
; 0.495 ; state_lcd[0]                                       ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.787      ;
; 0.509 ; p[1]                                               ; pWR[1]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.802      ;
; 0.528 ; ascii[6]                                           ; lcd_data[0][6]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.820      ;
; 0.531 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.082      ; 0.825      ;
; 0.531 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.824      ;
; 0.531 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.824      ;
; 0.534 ; ascii[4]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.826      ;
; 0.562 ; state_data[1]                                      ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.855      ;
; 0.692 ; ascii[5]                                           ; lcd_data[15][5]                                    ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 0.984      ;
; 0.699 ; p[2]                                               ; pWR[2]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 0.992      ;
; 0.730 ; i[2]                                               ; i[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.023      ;
; 0.730 ; i[15]                                              ; i[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.023      ;
; 0.731 ; i[4]                                               ; i[4]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; i[7]                                               ; i[7]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; i[11]                                              ; i[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; i[13]                                              ; i[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; i[31]                                              ; i[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.024      ;
; 0.732 ; i[18]                                              ; i[18]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.024      ;
; 0.732 ; i[20]                                              ; i[20]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.024      ;
; 0.732 ; i[23]                                              ; i[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.024      ;
; 0.732 ; i[27]                                              ; i[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.024      ;
; 0.732 ; i[29]                                              ; i[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.024      ;
; 0.736 ; delay[3]                                           ; delay[3]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; delay[1]                                           ; delay[1]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.029      ;
; 0.739 ; delay[2]                                           ; delay[2]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; delay[4]                                           ; delay[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.032      ;
; 0.761 ; j[15]                                              ; j[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; j[19]                                              ; j[19]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; j[3]                                               ; j[3]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; delay[15]                                          ; delay[15]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; j[11]                                              ; j[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; j[13]                                              ; j[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; j[17]                                              ; j[17]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; j[21]                                              ; j[21]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; j[29]                                              ; j[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; j[27]                                              ; j[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; j[5]                                               ; j[5]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; j[1]                                               ; j[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; delay[0]                                           ; delay[0]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; delay[5]                                           ; delay[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; delay[11]                                          ; delay[11]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; delay[13]                                          ; delay[13]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; delay[19]                                          ; delay[19]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; j[31]                                              ; j[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; j[16]                                              ; j[16]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; delay[17]                                          ; delay[17]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; delay[21]                                          ; delay[21]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; delay[27]                                          ; delay[27]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; delay[29]                                          ; delay[29]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; j[18]                                              ; j[18]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.081      ; 1.057      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_osc'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.737 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.030      ;
; 0.763 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.056      ;
; 1.092 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.385      ;
; 1.101 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.394      ;
; 1.110 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.081      ; 1.403      ;
; 1.312 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.180     ; 1.364      ;
; 1.398 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.180     ; 1.450      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_clk_out'                                                                                                         ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 10.893 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.349     ; 4.554      ;
; 11.027 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.349     ; 4.688      ;
; 11.066 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.349     ; 4.727      ;
; 11.109 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.336     ; 4.783      ;
; 11.147 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 0.000        ; -6.336     ; 4.821      ;
; 11.188 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.349     ; 4.849      ;
; 11.223 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 0.000        ; -6.336     ; 4.897      ;
; 11.341 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.336     ; 5.015      ;
; 11.345 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.304     ; 5.051      ;
; 11.403 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 0.000        ; -6.336     ; 5.077      ;
; 12.374 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 0.000        ; -6.342     ; 6.042      ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                           ;
+------------+-----------------+-------------+------------------------------------------------+
; 89.97 MHz  ; 89.97 MHz       ; counter_clk ;                                                ;
; 551.27 MHz ; 402.09 MHz      ; pll_osc     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; pll_osc      ; 18.099  ; 0.000         ;
; virt_clk_out ; 987.426 ; 0.000         ;
; counter_clk  ; 988.885 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; counter_clk  ; 0.401 ; 0.000         ;
; pll_osc      ; 0.686 ; 0.000         ;
; virt_clk_out ; 9.714 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+---------+--------------------------+
; Clock       ; Slack   ; End Point TNS            ;
+-------------+---------+--------------------------+
; pll_osc     ; 9.718   ; 0.000                    ;
; osc         ; 9.943   ; 0.000                    ;
; counter_clk ; 499.771 ; 0.000                    ;
+-------------+---------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_osc'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.099 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.312     ; 1.591      ;
; 18.186 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.072     ; 1.744      ;
; 18.261 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.072     ; 1.669      ;
; 18.272 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.072     ; 1.658      ;
; 18.305 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.312     ; 1.385      ;
; 18.792 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 20.000       ; -0.072     ; 1.138      ;
; 18.807 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.072     ; 1.123      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_clk_out'                                                                                                          ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 987.426 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.941     ; 5.623      ;
; 987.970 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.935     ; 5.085      ;
; 988.093 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.935     ; 4.962      ;
; 988.180 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.903     ; 4.907      ;
; 988.220 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.935     ; 4.835      ;
; 988.224 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.947     ; 4.819      ;
; 988.299 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.935     ; 4.756      ;
; 988.321 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.935     ; 4.734      ;
; 988.358 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.947     ; 4.685      ;
; 988.411 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.947     ; 4.632      ;
; 988.610 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 1000.000     ; -5.947     ; 4.433      ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter_clk'                                                                                                                                                     ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 988.885 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 11.063     ;
; 989.011 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.937     ;
; 989.050 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.898     ;
; 989.137 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.811     ;
; 989.176 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.772     ;
; 989.263 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.685     ;
; 989.302 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.646     ;
; 989.393 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 10.549     ;
; 989.519 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 10.423     ;
; 989.558 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 10.384     ;
; 989.645 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 10.297     ;
; 989.684 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 10.258     ;
; 989.771 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 10.171     ;
; 989.810 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 10.132     ;
; 989.870 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 10.078     ;
; 990.056 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 9.886      ;
; 990.118 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 9.838      ;
; 990.118 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 9.838      ;
; 990.118 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 9.838      ;
; 990.118 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 9.838      ;
; 990.118 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 9.838      ;
; 990.118 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 9.838      ;
; 990.181 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.079     ; 9.732      ;
; 990.182 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 9.760      ;
; 990.192 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 9.758      ;
; 990.192 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 9.758      ;
; 990.221 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 9.721      ;
; 990.308 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 9.634      ;
; 990.314 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.066     ; 9.612      ;
; 990.347 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 9.595      ;
; 990.378 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 9.564      ;
; 990.434 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 9.508      ;
; 990.473 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 9.469      ;
; 990.535 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.409      ;
; 990.602 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.342      ;
; 990.626 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 9.324      ;
; 990.626 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 9.324      ;
; 990.626 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 9.324      ;
; 990.626 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 9.324      ;
; 990.626 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 9.324      ;
; 990.626 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 9.324      ;
; 990.661 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.283      ;
; 990.689 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.085     ; 9.218      ;
; 990.692 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[6]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.228      ;
; 990.692 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[5]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.228      ;
; 990.692 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[4]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.228      ;
; 990.692 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[3]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.228      ;
; 990.692 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[0]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.228      ;
; 990.692 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[1]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.228      ;
; 990.692 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[2]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.228      ;
; 990.700 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.244      ;
; 990.700 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.244      ;
; 990.700 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.244      ;
; 990.728 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.216      ;
; 990.767 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.177      ;
; 990.787 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.157      ;
; 990.822 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 9.098      ;
; 990.826 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.118      ;
; 990.839 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[8]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.064     ; 9.089      ;
; 990.840 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[7]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.064     ; 9.088      ;
; 990.841 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[9]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.064     ; 9.087      ;
; 990.845 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[15]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.064     ; 9.083      ;
; 990.846 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[18]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.064     ; 9.082      ;
; 990.846 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[16]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.064     ; 9.082      ;
; 990.854 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.090      ;
; 990.893 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.051      ;
; 990.913 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 9.031      ;
; 990.952 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.992      ;
; 990.980 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.964      ;
; 990.994 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.950      ;
; 991.019 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.925      ;
; 991.041 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.050     ; 8.901      ;
; 991.106 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.838      ;
; 991.106 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.838      ;
; 991.120 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.824      ;
; 991.159 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.785      ;
; 991.180 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[13]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.740      ;
; 991.230 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[14]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.690      ;
; 991.230 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[12]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.690      ;
; 991.230 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[11]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.690      ;
; 991.235 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[10]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.685      ;
; 991.246 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.698      ;
; 991.285 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.659      ;
; 991.289 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 8.661      ;
; 991.289 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 8.661      ;
; 991.289 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 8.661      ;
; 991.289 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 8.661      ;
; 991.289 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 8.661      ;
; 991.289 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.042     ; 8.661      ;
; 991.339 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[6]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.581      ;
; 991.339 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[5]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.581      ;
; 991.339 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[4]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.581      ;
; 991.339 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[3]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.581      ;
; 991.339 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[0]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.581      ;
; 991.339 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[1]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.581      ;
; 991.339 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[2]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.072     ; 8.581      ;
; 991.352 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.085     ; 8.555      ;
; 991.363 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.581      ;
; 991.363 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.581      ;
; 991.372 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.048     ; 8.572      ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter_clk'                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; lcd_12864b:lcd_12864b_inst|rw                      ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|query                   ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|e                       ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_12864b:lcd_12864b_inst|delay[31]               ; lcd_12864b:lcd_12864b_inst|delay[31]               ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[30]               ; lcd_12864b:lcd_12864b_inst|delay[30]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[27]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[24]               ; lcd_12864b:lcd_12864b_inst|delay[24]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[17]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[14]               ; lcd_12864b:lcd_12864b_inst|delay[14]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[13]               ; lcd_12864b:lcd_12864b_inst|delay[13]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[12]               ; lcd_12864b:lcd_12864b_inst|delay[12]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[11]               ; lcd_12864b:lcd_12864b_inst|delay[11]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[10]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ascii[6]                                           ; ascii[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[22]               ; lcd_12864b:lcd_12864b_inst|delay[22]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[23]               ; lcd_12864b:lcd_12864b_inst|delay[23]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[25]               ; lcd_12864b:lcd_12864b_inst|delay[25]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[26]               ; lcd_12864b:lcd_12864b_inst|delay[26]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[28]               ; lcd_12864b:lcd_12864b_inst|delay[28]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[29]               ; lcd_12864b:lcd_12864b_inst|delay[29]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[7]                ; lcd_12864b:lcd_12864b_inst|delay[7]                ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[8]                ; lcd_12864b:lcd_12864b_inst|delay[8]                ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[9]                ; lcd_12864b:lcd_12864b_inst|delay[9]                ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[15]               ; lcd_12864b:lcd_12864b_inst|delay[15]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[16]               ; lcd_12864b:lcd_12864b_inst|delay[16]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[18]               ; lcd_12864b:lcd_12864b_inst|delay[18]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[19]               ; lcd_12864b:lcd_12864b_inst|delay[19]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[20]               ; lcd_12864b:lcd_12864b_inst|delay[20]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|delay[21]               ; lcd_12864b:lcd_12864b_inst|delay[21]               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; p[2]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; p[1]                                               ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state_lcd[0]                                       ; state_lcd[0]                                       ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; lcd_data[0][5]                                     ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_data[0][4]                                     ; lcd_data[0][4]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_data[0][3]                                     ; lcd_data[0][3]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; n[0]                                               ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ascii[5]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; state_data[0]                                      ; state_data[0]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; n[2]                                               ; n[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; state_data[1]                                      ; state_data[1]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; unlock                                             ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; pWR[0]                                             ; pWR[0]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; ascii[4]                                           ; ascii[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.684      ;
; 0.454 ; p[1]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.721      ;
; 0.457 ; state_lcd[0]                                       ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.724      ;
; 0.478 ; p[1]                                               ; pWR[1]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.745      ;
; 0.493 ; ascii[6]                                           ; lcd_data[0][6]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; ascii[4]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.760      ;
; 0.527 ; state_data[1]                                      ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.793      ;
; 0.642 ; ascii[5]                                           ; lcd_data[15][5]                                    ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.908      ;
; 0.646 ; p[2]                                               ; pWR[2]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.913      ;
; 0.674 ; i[2]                                               ; i[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.941      ;
; 0.675 ; i[31]                                              ; i[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[4]                                               ; i[4]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[7]                                               ; i[7]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[13]                                              ; i[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[15]                                              ; i[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[18]                                              ; i[18]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[20]                                              ; i[20]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; i[23]                                              ; i[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.942      ;
; 0.676 ; i[11]                                              ; i[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; i[27]                                              ; i[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; i[29]                                              ; i[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.943      ;
; 0.685 ; delay[3]                                           ; delay[3]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; delay[1]                                           ; delay[1]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.952      ;
; 0.690 ; delay[2]                                           ; delay[2]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; delay[4]                                           ; delay[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.957      ;
; 0.706 ; j[13]                                              ; j[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; j[15]                                              ; j[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; j[19]                                              ; j[19]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; j[21]                                              ; j[21]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; j[29]                                              ; j[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; j[5]                                               ; j[5]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; j[3]                                               ; j[3]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; delay[5]                                           ; delay[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; delay[13]                                          ; delay[13]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; delay[15]                                          ; delay[15]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; j[11]                                              ; j[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; j[17]                                              ; j[17]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; j[27]                                              ; j[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; delay[11]                                          ; delay[11]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; delay[19]                                          ; delay[19]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; delay[21]                                          ; delay[21]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; delay[29]                                          ; delay[29]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; j[31]                                              ; j[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; j[22]                                              ; j[22]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; j[1]                                               ; j[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; delay[17]                                          ; delay[17]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; delay[27]                                          ; delay[27]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; ascii[5]                                           ; lcd_data[4][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; j[23]                                              ; j[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.072      ; 0.976      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_osc'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.686 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.072      ; 0.953      ;
; 0.715 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 0.000        ; 0.072      ; 0.982      ;
; 1.008 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.072      ; 1.275      ;
; 1.025 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.072      ; 1.292      ;
; 1.158 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.168     ; 1.205      ;
; 1.359 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.168     ; 1.406      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_clk_out'                                                                                                          ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 9.714  ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.681     ; 4.043      ;
; 9.832  ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.681     ; 4.161      ;
; 9.866  ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.681     ; 4.195      ;
; 9.892  ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.669     ; 4.233      ;
; 9.945  ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 0.000        ; -5.668     ; 4.287      ;
; 9.970  ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.681     ; 4.299      ;
; 10.015 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 0.000        ; -5.668     ; 4.357      ;
; 10.112 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.669     ; 4.453      ;
; 10.127 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.638     ; 4.499      ;
; 10.173 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 0.000        ; -5.668     ; 4.515      ;
; 10.976 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 0.000        ; -5.675     ; 5.311      ;
+--------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------+
; Fast 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; pll_osc      ; 19.129  ; 0.000         ;
; virt_clk_out ; 992.609 ; 0.000         ;
; counter_clk  ; 994.576 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; counter_clk  ; 0.186 ; 0.000         ;
; pll_osc      ; 0.293 ; 0.000         ;
; virt_clk_out ; 5.139 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+---------+--------------------------+
; Clock       ; Slack   ; End Point TNS            ;
+-------------+---------+--------------------------+
; osc         ; 9.594   ; 0.000                    ;
; pll_osc     ; 9.797   ; 0.000                    ;
; counter_clk ; 499.763 ; 0.000                    ;
+-------------+---------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_osc'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.129 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.821      ;
; 19.142 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.142     ; 0.703      ;
; 19.174 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.776      ;
; 19.204 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.746      ;
; 19.208 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 20.000       ; -0.142     ; 0.637      ;
; 19.410 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.540      ;
; 19.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 20.000       ; -0.037     ; 0.529      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_clk_out'                                                                                                          ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 992.609 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.069     ; 3.312      ;
; 993.272 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.069     ; 2.649      ;
; 993.295 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.048     ; 2.647      ;
; 993.316 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.065     ; 2.609      ;
; 993.367 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.069     ; 2.554      ;
; 993.381 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.077     ; 2.532      ;
; 993.404 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.069     ; 2.517      ;
; 993.422 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.065     ; 2.503      ;
; 993.462 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.077     ; 2.451      ;
; 993.472 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.077     ; 2.441      ;
; 993.549 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 1000.000     ; -3.077     ; 2.364      ;
+---------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter_clk'                                                                                                                                                     ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 994.576 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.017     ; 5.384      ;
; 994.580 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.017     ; 5.380      ;
; 994.644 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.017     ; 5.316      ;
; 994.648 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.017     ; 5.312      ;
; 994.712 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.017     ; 5.248      ;
; 994.716 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.017     ; 5.244      ;
; 994.829 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.017     ; 5.131      ;
; 994.982 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.973      ;
; 994.986 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.969      ;
; 995.001 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.017     ; 4.959      ;
; 995.050 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.905      ;
; 995.054 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.901      ;
; 995.118 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.837      ;
; 995.122 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.833      ;
; 995.193 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.011     ; 4.773      ;
; 995.193 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.011     ; 4.773      ;
; 995.193 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.011     ; 4.773      ;
; 995.193 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.011     ; 4.773      ;
; 995.193 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.011     ; 4.773      ;
; 995.193 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.011     ; 4.773      ;
; 995.229 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.039     ; 4.709      ;
; 995.235 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.720      ;
; 995.247 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.708      ;
; 995.251 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.704      ;
; 995.263 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.018     ; 4.696      ;
; 995.263 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.018     ; 4.696      ;
; 995.273 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.031     ; 4.673      ;
; 995.315 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.640      ;
; 995.319 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.636      ;
; 995.383 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.572      ;
; 995.387 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.568      ;
; 995.407 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.548      ;
; 995.438 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[6]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.503      ;
; 995.438 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[5]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.503      ;
; 995.438 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[4]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.503      ;
; 995.438 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[3]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.503      ;
; 995.438 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[0]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.503      ;
; 995.438 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[1]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.503      ;
; 995.438 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[2]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.503      ;
; 995.490 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[8]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.454      ;
; 995.490 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[7]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.454      ;
; 995.491 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[9]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.453      ;
; 995.497 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[15]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.447      ;
; 995.498 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[18]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.446      ;
; 995.498 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[16]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.446      ;
; 995.500 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.455      ;
; 995.514 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.443      ;
; 995.518 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.439      ;
; 995.528 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.429      ;
; 995.532 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.425      ;
; 995.582 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.375      ;
; 995.586 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.371      ;
; 995.596 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.361      ;
; 995.599 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; counter_clk  ; counter_clk ; 1000.000     ; -0.016     ; 4.362      ;
; 995.599 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; counter_clk  ; counter_clk ; 1000.000     ; -0.016     ; 4.362      ;
; 995.599 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; counter_clk  ; counter_clk ; 1000.000     ; -0.016     ; 4.362      ;
; 995.599 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; counter_clk  ; counter_clk ; 1000.000     ; -0.016     ; 4.362      ;
; 995.599 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.016     ; 4.362      ;
; 995.599 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.016     ; 4.362      ;
; 995.600 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.357      ;
; 995.635 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; counter_clk  ; counter_clk ; 1000.000     ; -0.044     ; 4.298      ;
; 995.650 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.307      ;
; 995.654 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.303      ;
; 995.664 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.293      ;
; 995.666 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[13]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.275      ;
; 995.666 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.289      ;
; 995.666 ; pWR[0]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.289      ;
; 995.668 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.289      ;
; 995.669 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; counter_clk  ; counter_clk ; 1000.000     ; -0.023     ; 4.285      ;
; 995.669 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0]       ; counter_clk  ; counter_clk ; 1000.000     ; -0.023     ; 4.285      ;
; 995.672 ; pWR[2]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[0]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.022     ; 4.283      ;
; 995.676 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[14]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.265      ;
; 995.677 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[12]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.264      ;
; 995.677 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[11]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.264      ;
; 995.679 ; pWR[1]                                             ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full         ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.262      ;
; 995.680 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[10]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.261      ;
; 995.698 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[7]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.259      ;
; 995.702 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[6]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.255      ;
; 995.754 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[6]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.187      ;
; 995.754 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[5]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.187      ;
; 995.754 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[4]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.187      ;
; 995.754 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[3]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.187      ;
; 995.754 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[0]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.187      ;
; 995.754 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[1]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.187      ;
; 995.754 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[2]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.187      ;
; 995.766 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[5]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.191      ;
; 995.767 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.190      ;
; 995.770 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[4]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.187      ;
; 995.781 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[1]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.176      ;
; 995.806 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[8]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.138      ;
; 995.806 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[7]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.138      ;
; 995.807 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[9]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.137      ;
; 995.813 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[15]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.131      ;
; 995.814 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[18]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.130      ;
; 995.814 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[16]                     ; counter_clk  ; counter_clk ; 1000.000     ; -0.033     ; 4.130      ;
; 995.834 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[3]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.123      ;
; 995.838 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|prv[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|qcount[2]    ; counter_clk  ; counter_clk ; 1000.000     ; -0.020     ; 4.119      ;
; 995.842 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[6]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.099      ;
; 995.842 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[5]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.099      ;
; 995.842 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[4]                      ; counter_clk  ; counter_clk ; 1000.000     ; -0.036     ; 4.099      ;
+---------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter_clk'                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[30]               ; lcd_12864b:lcd_12864b_inst|delay[30]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[27]               ; lcd_12864b:lcd_12864b_inst|delay[27]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[24]               ; lcd_12864b:lcd_12864b_inst|delay[24]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[17]               ; lcd_12864b:lcd_12864b_inst|delay[17]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|rw                      ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|query                   ; lcd_12864b:lcd_12864b_inst|query                   ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|state[1]                ; lcd_12864b:lcd_12864b_inst|state[1]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[22]               ; lcd_12864b:lcd_12864b_inst|delay[22]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[23]               ; lcd_12864b:lcd_12864b_inst|delay[23]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[25]               ; lcd_12864b:lcd_12864b_inst|delay[25]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[26]               ; lcd_12864b:lcd_12864b_inst|delay[26]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[28]               ; lcd_12864b:lcd_12864b_inst|delay[28]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[29]               ; lcd_12864b:lcd_12864b_inst|delay[29]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[7]                ; lcd_12864b:lcd_12864b_inst|delay[7]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[8]                ; lcd_12864b:lcd_12864b_inst|delay[8]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[9]                ; lcd_12864b:lcd_12864b_inst|delay[9]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[15]               ; lcd_12864b:lcd_12864b_inst|delay[15]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[16]               ; lcd_12864b:lcd_12864b_inst|delay[16]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[18]               ; lcd_12864b:lcd_12864b_inst|delay[18]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[19]               ; lcd_12864b:lcd_12864b_inst|delay[19]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[20]               ; lcd_12864b:lcd_12864b_inst|delay[20]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[21]               ; lcd_12864b:lcd_12864b_inst|delay[21]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|e                       ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_12864b:lcd_12864b_inst|delay[31]               ; lcd_12864b:lcd_12864b_inst|delay[31]               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; lcd_12864b:lcd_12864b_inst|delay[14]               ; lcd_12864b:lcd_12864b_inst|delay[14]               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_12864b:lcd_12864b_inst|delay[13]               ; lcd_12864b:lcd_12864b_inst|delay[13]               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_12864b:lcd_12864b_inst|delay[12]               ; lcd_12864b:lcd_12864b_inst|delay[12]               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_12864b:lcd_12864b_inst|delay[11]               ; lcd_12864b:lcd_12864b_inst|delay[11]               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_12864b:lcd_12864b_inst|delay[10]               ; lcd_12864b:lcd_12864b_inst|delay[10]               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ascii[6]                                           ; ascii[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_data[0][5]                                     ; lcd_data[0][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_data[0][4]                                     ; lcd_data[0][4]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_data[0][3]                                     ; lcd_data[0][3]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|full   ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; p[2]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; p[1]                                               ; p[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; n[0]                                               ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ascii[5]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state_data[0]                                      ; state_data[0]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; n[2]                                               ; n[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state_data[1]                                      ; state_data[1]                                      ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state_lcd[0]                                       ; state_lcd[0]                                       ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|state[0]                ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[0] ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pWR[0]                                             ; pWR[0]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unlock                                             ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ascii[4]                                           ; ascii[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; p[1]                                               ; p[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; p[1]                                               ; pWR[1]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; state_lcd[0]                                       ; unlock                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; ascii[6]                                           ; lcd_data[0][6]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.326      ;
; 0.217 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|e                       ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; ascii[4]                                           ; ascii[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; lcd_12864b:lcd_12864b_inst|state[0]                ; lcd_12864b:lcd_12864b_inst|rw                      ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[1] ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|pRD[2] ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.341      ;
; 0.236 ; state_data[1]                                      ; n[0]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.356      ;
; 0.268 ; p[2]                                               ; pWR[2]                                             ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.388      ;
; 0.281 ; i[2]                                               ; i[2]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; i[7]                                               ; i[7]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; i[15]                                              ; i[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; i[31]                                              ; i[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; i[4]                                               ; i[4]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; i[11]                                              ; i[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; i[13]                                              ; i[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; i[18]                                              ; i[18]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; i[23]                                              ; i[23]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; i[20]                                              ; i[20]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; i[27]                                              ; i[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; i[29]                                              ; i[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.403      ;
; 0.286 ; ascii[5]                                           ; lcd_data[15][5]                                    ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.406      ;
; 0.293 ; delay[1]                                           ; delay[1]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; delay[3]                                           ; delay[3]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; delay[2]                                           ; delay[2]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; delay[4]                                           ; delay[4]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.415      ;
; 0.301 ; ascii[5]                                           ; lcd_data[4][5]                                     ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; j[15]                                              ; j[15]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; delay[15]                                          ; delay[15]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; j[31]                                              ; j[31]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; j[13]                                              ; j[13]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; j[5]                                               ; j[5]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; j[3]                                               ; j[3]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; delay[5]                                           ; delay[5]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; delay[13]                                          ; delay[13]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; delay[31]                                          ; delay[31]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; j[11]                                              ; j[11]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[17]                                              ; j[17]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[19]                                              ; j[19]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[21]                                              ; j[21]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[29]                                              ; j[29]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[27]                                              ; j[27]                                              ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[7]                                               ; j[7]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[6]                                               ; j[6]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; j[1]                                               ; j[1]                                               ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[0]                                           ; delay[0]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[6]                                           ; delay[6]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[7]                                           ; delay[7]                                           ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[11]                                          ; delay[11]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; delay[17]                                          ; delay[17]                                          ; counter_clk  ; counter_clk ; 0.000        ; 0.036      ; 0.425      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_osc'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.293 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.414      ;
; 0.306 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.427      ;
; 0.442 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.563      ;
; 0.453 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[1] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.574      ;
; 0.456 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; pll_osc      ; pll_osc     ; 0.000        ; 0.037      ; 0.577      ;
; 0.513 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.068     ; 0.549      ;
; 0.579 ; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q                            ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_9ph:auto_generated|counter_reg_bit[2] ; counter_clk  ; pll_osc     ; 0.000        ; -0.068     ; 0.615      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_clk_out'                                                                                                         ;
+-------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+
; 5.139 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[2] ; data[2] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 2.212      ;
; 5.208 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[3] ; data[3] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 2.281      ;
; 5.209 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[0] ; data[0] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 2.282      ;
; 5.237 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[7] ; data[7] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.926     ; 2.321      ;
; 5.261 ; lcd_12864b:lcd_12864b_inst|rw                            ; rw      ; counter_clk  ; virt_clk_out ; 0.000        ; -2.929     ; 2.342      ;
; 5.264 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[5] ; data[5] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.937     ; 2.337      ;
; 5.288 ; lcd_12864b:lcd_12864b_inst|rs                            ; rs      ; counter_clk  ; virt_clk_out ; 0.000        ; -2.929     ; 2.369      ;
; 5.336 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[1] ; data[1] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.909     ; 2.437      ;
; 5.338 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[4] ; data[4] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.926     ; 2.422      ;
; 5.373 ; lcd_12864b:lcd_12864b_inst|e                             ; e       ; counter_clk  ; virt_clk_out ; 0.000        ; -2.929     ; 2.454      ;
; 6.025 ; lcd_12864b:lcd_12864b_inst|queue:queue_inst|out_queue[6] ; data[6] ; counter_clk  ; virt_clk_out ; 0.000        ; -2.930     ; 3.105      ;
+-------+----------------------------------------------------------+---------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; 17.981  ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  counter_clk     ; 988.109 ; 0.186 ; N/A      ; N/A     ; 499.763             ;
;  osc             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll_osc         ; 17.981  ; 0.293 ; N/A      ; N/A     ; 9.718               ;
;  virt_clk_out    ; 986.142 ; 5.139 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  counter_clk     ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  osc             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_osc         ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_clk_out    ; 0.000   ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rs            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rw            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; osc                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; e             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------+
; Setup Transfers                                                        ;
+-------------+--------------+----------+----------+----------+----------+
; From Clock  ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+--------------+----------+----------+----------+----------+
; counter_clk ; counter_clk  ; 16532    ; 0        ; 0        ; 0        ;
; counter_clk ; pll_osc      ; 1        ; 1        ; 0        ; 0        ;
; pll_osc     ; pll_osc      ; 5        ; 0        ; 0        ; 0        ;
; counter_clk ; virt_clk_out ; 11       ; 0        ; 0        ; 0        ;
+-------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------+
; Hold Transfers                                                         ;
+-------------+--------------+----------+----------+----------+----------+
; From Clock  ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+--------------+----------+----------+----------+----------+
; counter_clk ; counter_clk  ; 16532    ; 0        ; 0        ; 0        ;
; counter_clk ; pll_osc      ; 1        ; 1        ; 0        ; 0        ;
; pll_osc     ; pll_osc      ; 5        ; 0        ; 0        ; 0        ;
; counter_clk ; virt_clk_out ; 11       ; 0        ; 0        ; 0        ;
+-------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                            ;
+------------------------------------------------------------------------+--------------+-----------+-------------+
; Target                                                                 ; Clock        ; Type      ; Status      ;
+------------------------------------------------------------------------+--------------+-----------+-------------+
;                                                                        ; virt_clk_out ; Virtual   ; Constrained ;
; counter_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|q ; counter_clk  ; Generated ; Constrained ;
; osc                                                                    ; osc          ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]                   ; pll_osc      ; Base      ; Constrained ;
+------------------------------------------------------------------------+--------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Aug 19 15:38:46 2020
Info: Command: quartus_sta lcd_12864b_top -c lcd_12864b_top
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'lcd_12864b_top.sdc'
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: pll_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'lcd_12864b_top_io.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.981               0.000 pll_osc 
    Info (332119):   986.142               0.000 virt_clk_out 
    Info (332119):   988.109               0.000 counter_clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 counter_clk 
    Info (332119):     0.737               0.000 pll_osc 
    Info (332119):    10.893               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 pll_osc 
    Info (332119):     9.934               0.000 osc 
    Info (332119):   499.784               0.000 counter_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.099               0.000 pll_osc 
    Info (332119):   987.426               0.000 virt_clk_out 
    Info (332119):   988.885               0.000 counter_clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 counter_clk 
    Info (332119):     0.686               0.000 pll_osc 
    Info (332119):     9.714               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 pll_osc 
    Info (332119):     9.943               0.000 osc 
    Info (332119):   499.771               0.000 counter_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 19.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.129               0.000 pll_osc 
    Info (332119):   992.609               0.000 virt_clk_out 
    Info (332119):   994.576               0.000 counter_clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 counter_clk 
    Info (332119):     0.293               0.000 pll_osc 
    Info (332119):     5.139               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 osc 
    Info (332119):     9.797               0.000 pll_osc 
    Info (332119):   499.763               0.000 counter_clk 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4755 megabytes
    Info: Processing ended: Wed Aug 19 15:38:49 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


