of_clk_add_provider	,	F_25
sunxi_divider_clk_setup	,	F_27
parent	,	V_68
mult	,	V_88
freq_mhz	,	V_7
DIV_ROUND_UP	,	F_6
shift	,	V_38
clk_onecell_data	,	V_51
CLK_SET_RATE_NO_REPARENT	,	V_37
clk_mux_match	,	V_103
hw	,	V_17
output	,	V_15
nclocks	,	V_99
clk_lock	,	V_30
__clk_get_hw	,	F_13
of_clk_src_simple_get	,	V_40
sun4i_a10_init_clocks	,	F_54
composite	,	V_19
calcm	,	V_11
lock	,	V_25
clk_parent	,	V_42
divs_data	,	V_67
calcp	,	V_12
id	,	V_48
clk_fixed_factor_ops	,	V_89
ARRAY_SIZE	,	F_55
SUNXI_DIVISOR_WIDTH	,	V_90
clk	,	V_13
SUNXI_MAX_PARENTS	,	V_35
round_freq_6	,	V_9
sun4i_a10_critical_clocks	,	V_105
sunxi_gates_reset_deassert	,	F_32
sun6i_a31_get_pll6_factors	,	F_7
rcdev	,	V_47
clk_fixed_factor	,	V_75
__clk_get_name	,	F_46
clocks	,	V_98
node	,	V_27
of_clk_get_parent_name	,	F_22
sunxi_gates_reset_ops	,	V_65
sun6i_critical_clocks	,	V_107
of_node	,	V_66
GFP_KERNEL	,	V_58
"clock-output-names"	,	L_1
clkflags	,	V_81
kfree	,	F_37
sun5i_init_clocks	,	F_56
SUNXI_MUX_GATE_WIDTH	,	V_39
freq	,	V_1
flags	,	V_23
device_node	,	V_26
ndivs	,	V_79
clk_factors_match	,	V_100
sunxi_mux_clk_setup	,	F_20
clk_div_match	,	V_101
rate_hw	,	V_20
for_each_set_bit	,	F_38
bit_idx	,	V_85
sun9i_init_clocks	,	F_58
round_freq_16	,	V_10
fix_factor	,	V_76
table	,	V_45
clk_prepare_enable	,	F_53
clk_hw	,	V_16
u8	,	T_2
sun4i_get_apb1_factors	,	F_8
clk_factors	,	V_21
to_clk_composite	,	F_11
i	,	V_36
j	,	V_55
k	,	V_4
m	,	V_5
sample	,	V_14
n	,	V_3
p	,	V_6
clk_ops	,	V_71
clk_gate_ops	,	V_92
CLK_SET_RATE_PARENT	,	V_83
free_clkdata	,	V_82
setup_function	,	F_49
__init	,	T_4
of_iomap	,	F_21
width	,	V_43
SUNXI_GATES_MAX_SIZE	,	V_57
of_clk_src_onecell_get	,	V_61
gates_data	,	V_50
sunxi_gates_clk_setup	,	F_33
clk_register_divider_table	,	F_28
data	,	V_29
sunxi_factors_register	,	F_19
pclk	,	V_69
for_each_matching_node_and_match	,	F_50
__iomem	,	T_5
parent_freq_mhz	,	V_8
CLK_DIVIDER_POWER_OF_TWO	,	V_44
gates_reset_data	,	V_49
clk_num	,	V_60
clk_data	,	V_52
clk_match	,	V_94
u32	,	T_1
reg	,	V_24
clk_register_clkdev	,	F_26
reset_data	,	V_53
function	,	V_95
free_gate	,	V_87
sun6i_init_clocks	,	F_57
to_clk_factors	,	F_12
clk_divider	,	V_77
clk_register_composite	,	F_47
sun8i_a23_get_pll1_factors	,	F_4
free_clks	,	V_84
sunxi_factors_clk_setup	,	F_18
clk_composite	,	V_18
factors_data	,	V_28
_hw	,	T_3
SUNXI_DIVS_MAX_QTY	,	V_80
clk_sunxi_mmc_phase_control	,	F_10
spin_unlock_irqrestore	,	F_17
div_data	,	V_41
clk_name	,	V_32
ops	,	V_64
of_sunxi_table_clock_setup	,	F_48
clk_gates_match	,	V_104
nr_resets	,	V_63
spin_lock_irqsave	,	F_14
of_property_read_string_index	,	F_39
clk_register_mux	,	F_24
sunxi_gates_reset_assert	,	F_29
qty	,	V_54
name	,	V_33
of_property_read_string	,	F_23
gate_hw	,	V_70
fixed	,	V_86
parents	,	V_34
clks	,	V_59
sun6i_a31_get_pll1_factors	,	F_2
np	,	V_96
sun5i_critical_clocks	,	V_106
reset_mask	,	V_62
parent_rate	,	V_2
kzalloc	,	F_36
clk_register_gate	,	F_40
divider	,	V_78
reset_controller_dev	,	V_46
kmalloc	,	F_35
sunxi_divs_clk_setup	,	F_45
find_last_bit	,	F_34
of_device_id	,	V_93
clk_divider_ops	,	V_91
clk_get	,	F_52
mask	,	V_56
readl	,	F_15
rate_ops	,	V_72
sun4i_get_pll5_factors	,	F_5
writel	,	F_16
match	,	V_97
clk_divs_match	,	V_102
WARN_ON	,	F_41
__fls	,	F_43
BIT	,	F_31
sun4i_get_pll1_factors	,	F_1
sunxi_init_clocks	,	F_51
factors	,	V_22
mux_data	,	V_31
container_of	,	F_30
round_down	,	F_3
"pll5"	,	L_2
sun7i_a20_get_out_factors	,	F_9
gate	,	V_74
reset_controller_register	,	F_44
clk_gate	,	V_73
IS_ERR	,	F_42
