Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_1_2/lab5_1_2.srcs/sim_1/new/gated_SR_latch_tb.v" Line 62
