#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 10:39:47 2023
# Process ID: 49832
# Current directory: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22872 F:\Computer Organization\Project\CS214-Computer-Organization-Project\verilog\verilog.xpr
# Log file: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/vivado.log
# Journal file: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.xpr}
update_compile_order -fileset sources_1
close_project
open_project {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.xpr}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 6 prgrom_synth_1
export_simulation -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/dmem32.coe}] [get_ips RAM]
generate_target all [get_files  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 6 RAM_synth_1
export_simulation -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property  ip_repo_paths  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM} {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom}} [current_project]
update_ip_catalog
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -no_script -reset -force -quiet
remove_files  -fileset RAM {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}
export_ip_user_files -of_objects  [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -reset -force -quiet
remove_files  -fileset prgrom {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM -dir {f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/dmem32.coe}] [get_ips RAM]
generate_target {instantiation_template} [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}]
generate_target all [get_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}]
launch_runs -jobs 6 RAM_synth_1
export_simulation -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Instmem -dir {f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {Instmem} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Instmem]
generate_target {instantiation_template} [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}]
generate_target all [get_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}]
catch { config_ip_cache -export [get_ips -all Instmem] }
export_ip_user_files -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}]
export_simulation -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}] -no_script -reset -force -quiet
remove_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}
remove_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name prgrom -dir {f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {prgrom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips prgrom]
generate_target {instantiation_template} [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}]
generate_target all [get_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}]
export_simulation -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
