Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f4ffd4f25be84dcdb9f57adbcf1d704f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port P [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/new/multi_tb.v:32]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port prod [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:47]
WARNING: [VRFC 10-1783] select index 5 into qb is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v:18]
WARNING: [VRFC 10-1783] select index 4 into upper is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v:39]
WARNING: [VRFC 10-1783] select index 4 into upper is out of bounds [C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/Lab02 Part2.srcs/sources_1/new/shiftp.v:40]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/3.0/3.0.srcs/sources_1/imports/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav
