// Seed: 2116199179
module module_0;
  logic id_1[1 : 1];
  ;
endmodule
module module_1 #(
    parameter id_2  = 32'd28,
    parameter id_23 = 32'd37,
    parameter id_3  = 32'd27
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  module_0 modCall_1 ();
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_20[-1 : 1 'd0];
  wire [id_2 : 1] id_21, id_22, _id_23, id_24, id_25;
  logic id_26, id_27, id_28, id_29, id_30, id_31;
  localparam id_32 = -1;
  assign id_9 = (id_27);
  logic [-1 : 1] id_33;
  parameter [id_3  !=  id_23 : -1] id_34 = -1 && id_32;
  assign id_20 = id_4;
  wire [1  -  -1 'b0 : -1] id_35;
  logic id_36;
  localparam id_37 = id_32;
  assign id_9 = id_19;
  wire id_38;
  initial if (id_32 / id_32) assign id_1 = -1 - id_12;
  assign id_29 = id_16;
  wire id_39;
endmodule
