Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PIPLELINING_tb_behav xil_defaultlib.PIPLELINING_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'write_reg_in' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:214]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:168]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'b' [C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v:169]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.FA32_default
Compiling module xil_defaultlib.INST_MEM
Compiling module xil_defaultlib.IF_ID_REGISTER
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.EXPANDER
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.HAZARD_DETECTOR
Compiling module xil_defaultlib.ID_EX_REGISTER
Compiling module xil_defaultlib.SHIFT_2LEFT_26
Compiling module xil_defaultlib.SHIFT_2LEFT
Compiling module xil_defaultlib.MUX_2BIT
Compiling module xil_defaultlib.ALU_CTRL
Compiling module xil_defaultlib.ALU_BOTTOM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_TOP
Compiling module xil_defaultlib.ALU_32_default
Compiling module xil_defaultlib.FORWARDING_UNIT
Compiling module xil_defaultlib.EX_MEM_REGISTER
Compiling module xil_defaultlib.DATA_MEMORY
Compiling module xil_defaultlib.MEM_WB_REGISTER
Compiling module xil_defaultlib.PIPELINING
Compiling module xil_defaultlib.PIPLELINING_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PIPLELINING_tb_behav
