{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 19:50:02 2022 " "Info: Processing started: Tue Oct 25 19:50:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Device_1 -c Digital_Device_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Device_1 -c Digital_Device_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_device_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file digital_device_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Device_1 " "Info: Found entity 1: Digital_Device_1" {  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Device_1 " "Info: Elaborating entity \"Digital_Device_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/usb_and_other/usbbridge.vhd 2 1 " "Warning: Using design file /pzu_1/usb_and_other/usbbridge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USBBridge-bdf_type " "Info: Found design unit 1: USBBridge-bdf_type" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USBBridge " "Info: Found entity 1: USBBridge" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBBridge USBBridge:inst " "Info: Elaborating entity \"USBBridge\" for hierarchy \"USBBridge:inst\"" {  } { { "Digital_Device_1.bdf" "inst" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 96 512 728 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/usb_and_other/usb_rg8e.vhd 2 1 " "Warning: Using design file /pzu_1/usb_and_other/usb_rg8e.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_RG8E-bdf_type " "Info: Found design unit 1: USB_RG8E-bdf_type" {  } { { "usb_rg8e.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_rg8e.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_RG8E " "Info: Found entity 1: USB_RG8E" {  } { { "usb_rg8e.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_rg8e.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_rg8e USBBridge:inst\|usb_rg8e:b2v_inst " "Info: Elaborating entity \"usb_rg8e\" for hierarchy \"USBBridge:inst\|usb_rg8e:b2v_inst\"" {  } { { "usbbridge.vhd" "b2v_inst" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 253 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/usb_and_other/usb_mux1x2.vhd 2 1 " "Warning: Using design file /pzu_1/usb_and_other/usb_mux1x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_mux1x2-SYN " "Info: Found design unit 1: usb_mux1x2-SYN" {  } { { "usb_mux1x2.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux1x2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_MUX1x2 " "Info: Found entity 1: USB_MUX1x2" {  } { { "usb_mux1x2.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux1x2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_mux1x2 USBBridge:inst\|usb_mux1x2:b2v_inst116 " "Info: Elaborating entity \"usb_mux1x2\" for hierarchy \"USBBridge:inst\|usb_mux1x2:b2v_inst116\"" {  } { { "usbbridge.vhd" "b2v_inst116" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX USBBridge:inst\|usb_mux1x2:b2v_inst116\|LPM_MUX:LPM_MUX_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"USBBridge:inst\|usb_mux1x2:b2v_inst116\|LPM_MUX:LPM_MUX_component\"" {  } { { "usb_mux1x2.vhd" "LPM_MUX_component" { Text "D:/PZU_1/USB_and_other/usb_mux1x2.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:inst\|usb_mux1x2:b2v_inst116\|LPM_MUX:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"USBBridge:inst\|usb_mux1x2:b2v_inst116\|LPM_MUX:LPM_MUX_component\"" {  } { { "usb_mux1x2.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux1x2.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:inst\|usb_mux1x2:b2v_inst116\|LPM_MUX:LPM_MUX_component " "Info: Instantiated megafunction \"USBBridge:inst\|usb_mux1x2:b2v_inst116\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "usb_mux1x2.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux1x2.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_96e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_96e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_96e " "Info: Found entity 1: mux_96e" {  } { { "db/mux_96e.tdf" "" { Text "D:/PZU_1/project/db/mux_96e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_96e USBBridge:inst\|usb_mux1x2:b2v_inst116\|LPM_MUX:LPM_MUX_component\|mux_96e:auto_generated " "Info: Elaborating entity \"mux_96e\" for hierarchy \"USBBridge:inst\|usb_mux1x2:b2v_inst116\|LPM_MUX:LPM_MUX_component\|mux_96e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/usb_and_other/usb_dc8.vhd 2 1 " "Warning: Using design file /pzu_1/usb_and_other/usb_dc8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_dc8-SYN " "Info: Found design unit 1: usb_dc8-SYN" {  } { { "usb_dc8.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_dc8.vhd" 80 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_DC8 " "Info: Found entity 1: USB_DC8" {  } { { "usb_dc8.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_dc8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_dc8 USBBridge:inst\|usb_dc8:b2v_inst14 " "Info: Elaborating entity \"usb_dc8\" for hierarchy \"USBBridge:inst\|usb_dc8:b2v_inst14\"" {  } { { "usbbridge.vhd" "b2v_inst14" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 332 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode USBBridge:inst\|usb_dc8:b2v_inst14\|lpm_decode:LPM_DECODE_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"USBBridge:inst\|usb_dc8:b2v_inst14\|lpm_decode:LPM_DECODE_component\"" {  } { { "usb_dc8.vhd" "LPM_DECODE_component" { Text "D:/PZU_1/USB_and_other/usb_dc8.vhd" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:inst\|usb_dc8:b2v_inst14\|lpm_decode:LPM_DECODE_component " "Info: Elaborated megafunction instantiation \"USBBridge:inst\|usb_dc8:b2v_inst14\|lpm_decode:LPM_DECODE_component\"" {  } { { "usb_dc8.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_dc8.vhd" 188 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:inst\|usb_dc8:b2v_inst14\|lpm_decode:LPM_DECODE_component " "Info: Instantiated megafunction \"USBBridge:inst\|usb_dc8:b2v_inst14\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 128 " "Info: Parameter \"lpm_decodes\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "usb_dc8.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_dc8.vhd" 188 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_j1g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_j1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_j1g " "Info: Found entity 1: decode_j1g" {  } { { "db/decode_j1g.tdf" "" { Text "D:/PZU_1/project/db/decode_j1g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_j1g USBBridge:inst\|usb_dc8:b2v_inst14\|lpm_decode:LPM_DECODE_component\|decode_j1g:auto_generated " "Info: Elaborating entity \"decode_j1g\" for hierarchy \"USBBridge:inst\|usb_dc8:b2v_inst14\|lpm_decode:LPM_DECODE_component\|decode_j1g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/usb_and_other/usb_ct3.vhd 2 1 " "Warning: Using design file /pzu_1/usb_and_other/usb_ct3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_ct3-SYN " "Info: Found design unit 1: usb_ct3-SYN" {  } { { "usb_ct3.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_ct3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_CT3 " "Info: Found entity 1: USB_CT3" {  } { { "usb_ct3.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_ct3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_ct3 USBBridge:inst\|usb_ct3:b2v_inst5 " "Info: Elaborating entity \"usb_ct3\" for hierarchy \"USBBridge:inst\|usb_ct3:b2v_inst5\"" {  } { { "usbbridge.vhd" "b2v_inst5" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 943 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter USBBridge:inst\|usb_ct3:b2v_inst5\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"USBBridge:inst\|usb_ct3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "usb_ct3.vhd" "LPM_COUNTER_component" { Text "D:/PZU_1/USB_and_other/usb_ct3.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:inst\|usb_ct3:b2v_inst5\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"USBBridge:inst\|usb_ct3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "usb_ct3.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_ct3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:inst\|usb_ct3:b2v_inst5\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"USBBridge:inst\|usb_ct3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "usb_ct3.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_ct3.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqi " "Info: Found entity 1: cntr_pqi" {  } { { "db/cntr_pqi.tdf" "" { Text "D:/PZU_1/project/db/cntr_pqi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pqi USBBridge:inst\|usb_ct3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\|cntr_pqi:auto_generated " "Info: Elaborating entity \"cntr_pqi\" for hierarchy \"USBBridge:inst\|usb_ct3:b2v_inst5\|lpm_counter:LPM_COUNTER_component\|cntr_pqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/usb_and_other/usb_dc3.vhd 2 1 " "Warning: Using design file /pzu_1/usb_and_other/usb_dc3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_dc3-SYN " "Info: Found design unit 1: usb_dc3-SYN" {  } { { "usb_dc3.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_dc3.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 usb_dc3 " "Info: Found entity 1: usb_dc3" {  } { { "usb_dc3.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_dc3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_dc3 USBBridge:inst\|usb_dc3:b2v_instdc3 " "Info: Elaborating entity \"usb_dc3\" for hierarchy \"USBBridge:inst\|usb_dc3:b2v_instdc3\"" {  } { { "usbbridge.vhd" "b2v_instdc3" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 1140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode USBBridge:inst\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"USBBridge:inst\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\"" {  } { { "usb_dc3.vhd" "LPM_DECODE_component" { Text "D:/PZU_1/USB_and_other/usb_dc3.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:inst\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component " "Info: Elaborated megafunction instantiation \"USBBridge:inst\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\"" {  } { { "usb_dc3.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_dc3.vhd" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:inst\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component " "Info: Instantiated megafunction \"USBBridge:inst\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "usb_dc3.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_dc3.vhd" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5af.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_5af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5af " "Info: Found entity 1: decode_5af" {  } { { "db/decode_5af.tdf" "" { Text "D:/PZU_1/project/db/decode_5af.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5af USBBridge:inst\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\|decode_5af:auto_generated " "Info: Elaborating entity \"decode_5af\" for hierarchy \"USBBridge:inst\|usb_dc3:b2v_instdc3\|lpm_decode:LPM_DECODE_component\|decode_5af:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/usb_and_other/usb_mux8x2.vhd 2 1 " "Warning: Using design file /pzu_1/usb_and_other/usb_mux8x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_mux8x2-SYN " "Info: Found design unit 1: usb_mux8x2-SYN" {  } { { "usb_mux8x2.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux8x2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_MUX8x2 " "Info: Found entity 1: USB_MUX8x2" {  } { { "usb_mux8x2.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux8x2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_mux8x2 USBBridge:inst\|usb_mux8x2:b2v_instmux1 " "Info: Elaborating entity \"usb_mux8x2\" for hierarchy \"USBBridge:inst\|usb_mux8x2:b2v_instmux1\"" {  } { { "usbbridge.vhd" "b2v_instmux1" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 1168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX USBBridge:inst\|usb_mux8x2:b2v_instmux1\|LPM_MUX:LPM_MUX_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"USBBridge:inst\|usb_mux8x2:b2v_instmux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "usb_mux8x2.vhd" "LPM_MUX_component" { Text "D:/PZU_1/USB_and_other/usb_mux8x2.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:inst\|usb_mux8x2:b2v_instmux1\|LPM_MUX:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"USBBridge:inst\|usb_mux8x2:b2v_instmux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "usb_mux8x2.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux8x2.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:inst\|usb_mux8x2:b2v_instmux1\|LPM_MUX:LPM_MUX_component " "Info: Instantiated megafunction \"USBBridge:inst\|usb_mux8x2:b2v_instmux1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "usb_mux8x2.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux8x2.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g6e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_g6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g6e " "Info: Found entity 1: mux_g6e" {  } { { "db/mux_g6e.tdf" "" { Text "D:/PZU_1/project/db/mux_g6e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g6e USBBridge:inst\|usb_mux8x2:b2v_instmux1\|LPM_MUX:LPM_MUX_component\|mux_g6e:auto_generated " "Info: Elaborating entity \"mux_g6e\" for hierarchy \"USBBridge:inst\|usb_mux8x2:b2v_instmux1\|LPM_MUX:LPM_MUX_component\|mux_g6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/usb_and_other/usb_mux8x19.vhd 2 1 " "Warning: Using design file /pzu_1/usb_and_other/usb_mux8x19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_mux8x19-SYN " "Info: Found design unit 1: usb_mux8x19-SYN" {  } { { "usb_mux8x19.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux8x19.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB_MUX8x19 " "Info: Found entity 1: USB_MUX8x19" {  } { { "usb_mux8x19.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux8x19.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_mux8x19 USBBridge:inst\|usb_mux8x19:b2v_instmux2 " "Info: Elaborating entity \"usb_mux8x19\" for hierarchy \"USBBridge:inst\|usb_mux8x19:b2v_instmux2\"" {  } { { "usbbridge.vhd" "b2v_instmux2" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 1175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX USBBridge:inst\|usb_mux8x19:b2v_instmux2\|LPM_MUX:LPM_MUX_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"USBBridge:inst\|usb_mux8x19:b2v_instmux2\|LPM_MUX:LPM_MUX_component\"" {  } { { "usb_mux8x19.vhd" "LPM_MUX_component" { Text "D:/PZU_1/USB_and_other/usb_mux8x19.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USBBridge:inst\|usb_mux8x19:b2v_instmux2\|LPM_MUX:LPM_MUX_component " "Info: Elaborated megafunction instantiation \"USBBridge:inst\|usb_mux8x19:b2v_instmux2\|LPM_MUX:LPM_MUX_component\"" {  } { { "usb_mux8x19.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux8x19.vhd" 369 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBBridge:inst\|usb_mux8x19:b2v_instmux2\|LPM_MUX:LPM_MUX_component " "Info: Instantiated megafunction \"USBBridge:inst\|usb_mux8x19:b2v_instmux2\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 28 " "Info: Parameter \"LPM_SIZE\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "usb_mux8x19.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_mux8x19.vhd" 369 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c8e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_c8e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c8e " "Info: Found entity 1: mux_c8e" {  } { { "db/mux_c8e.tdf" "" { Text "D:/PZU_1/project/db/mux_c8e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c8e USBBridge:inst\|usb_mux8x19:b2v_instmux2\|LPM_MUX:LPM_MUX_component\|mux_c8e:auto_generated " "Info: Elaborating entity \"mux_c8e\" for hierarchy \"USBBridge:inst\|usb_mux8x19:b2v_instmux2\|LPM_MUX:LPM_MUX_component\|mux_c8e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pll1.tdf 1 1 " "Warning: Using design file pll1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Info: Found entity 1: PLL1" {  } { { "pll1.tdf" "" { Text "D:/PZU_1/project/pll1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 PLL1:inst3 " "Info: Elaborating entity \"PLL1\" for hierarchy \"PLL1:inst3\"" {  } { { "Digital_Device_1.bdf" "inst3" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { -104 512 752 56 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL1:inst3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL1:inst3\|altpll:altpll_component\"" {  } { { "pll1.tdf" "altpll_component" { Text "D:/PZU_1/project/pll1.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL1:inst3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL1:inst3\|altpll:altpll_component\"" {  } { { "pll1.tdf" "" { Text "D:/PZU_1/project/pll1.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL1:inst3\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL1:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Info: Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll1.tdf" "" { Text "D:/PZU_1/project/pll1.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1_altpll " "Info: Found entity 1: PLL1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/PZU_1/project/db/pll1_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1_altpll PLL1:inst3\|altpll:altpll_component\|PLL1_altpll:auto_generated " "Info: Elaborating entity \"PLL1_altpll\" for hierarchy \"PLL1:inst3\|altpll:altpll_component\|PLL1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/mult_dk_1.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/mult_dk_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_dk_1-bdf_type " "Info: Found design unit 1: mult_dk_1-bdf_type" {  } { { "mult_dk_1.vhd" "" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mult_dk_1 " "Info: Found entity 1: mult_dk_1" {  } { { "mult_dk_1.vhd" "" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "Mult_DK_1 " "Warning (12300): Found the following files while searching for definition of entity \"Mult_DK_1\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "../CursachV2/Mult_DK_1.bdf " "Warning: File: ../CursachV2/Mult_DK_1.bdf" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0 -1}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult_DK_1 Mult_DK_1:inst4 " "Info: Elaborating entity \"Mult_DK_1\" for hierarchy \"Mult_DK_1:inst4\"" {  } { { "Digital_Device_1.bdf" "inst4" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 528 560 752 656 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RG3_out mult_dk_1.vhd(199) " "Warning (10541): VHDL Signal Declaration warning at mult_dk_1.vhd(199): used implicit default value for signal \"RG3_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mult_dk_1.vhd" "" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/rg3.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/rg3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rg3-SYN " "Info: Found design unit 1: rg3-SYN" {  } { { "rg3.vhd" "" { Text "D:/PZU_1/CursachV2/rg3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RG3 " "Info: Found entity 1: RG3" {  } { { "rg3.vhd" "" { Text "D:/PZU_1/CursachV2/rg3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rg3 Mult_DK_1:inst4\|rg3:b2v_inst " "Info: Elaborating entity \"rg3\" for hierarchy \"Mult_DK_1:inst4\|rg3:b2v_inst\"" {  } { { "mult_dk_1.vhd" "b2v_inst" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Mult_DK_1:inst4\|rg3:b2v_inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"Mult_DK_1:inst4\|rg3:b2v_inst\|lpm_ff:lpm_ff_component\"" {  } { { "rg3.vhd" "lpm_ff_component" { Text "D:/PZU_1/CursachV2/rg3.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|rg3:b2v_inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|rg3:b2v_inst\|lpm_ff:lpm_ff_component\"" {  } { { "rg3.vhd" "" { Text "D:/PZU_1/CursachV2/rg3.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|rg3:b2v_inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|rg3:b2v_inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rg3.vhd" "" { Text "D:/PZU_1/CursachV2/rg3.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/reg_y.tdf 1 1 " "Warning: Using design file /pzu_1/cursachv2/reg_y.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_Y " "Info: Found entity 1: REG_Y" {  } { { "reg_y.tdf" "" { Text "D:/PZU_1/CursachV2/reg_y.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_y Mult_DK_1:inst4\|reg_y:b2v_inst1 " "Info: Elaborating entity \"reg_y\" for hierarchy \"Mult_DK_1:inst4\|reg_y:b2v_inst1\"" {  } { { "mult_dk_1.vhd" "b2v_inst1" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Mult_DK_1:inst4\|reg_y:b2v_inst1\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"Mult_DK_1:inst4\|reg_y:b2v_inst1\|lpm_ff:lpm_ff_component\"" {  } { { "reg_y.tdf" "lpm_ff_component" { Text "D:/PZU_1/CursachV2/reg_y.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|reg_y:b2v_inst1\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|reg_y:b2v_inst1\|lpm_ff:lpm_ff_component\"" {  } { { "reg_y.tdf" "" { Text "D:/PZU_1/CursachV2/reg_y.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|reg_y:b2v_inst1\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|reg_y:b2v_inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Info: Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_y.tdf" "" { Text "D:/PZU_1/CursachV2/reg_y.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/lg_or_7.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/lg_or_7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lg_or_7-SYN " "Info: Found design unit 1: lg_or_7-SYN" {  } { { "lg_or_7.vhd" "" { Text "D:/PZU_1/CursachV2/lg_or_7.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LG_OR_7 " "Info: Found entity 1: LG_OR_7" {  } { { "lg_or_7.vhd" "" { Text "D:/PZU_1/CursachV2/lg_or_7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lg_or_7 Mult_DK_1:inst4\|lg_or_7:b2v_inst10 " "Info: Elaborating entity \"lg_or_7\" for hierarchy \"Mult_DK_1:inst4\|lg_or_7:b2v_inst10\"" {  } { { "mult_dk_1.vhd" "b2v_inst10" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR Mult_DK_1:inst4\|lg_or_7:b2v_inst10\|LPM_OR:lpm_or_component " "Info: Elaborating entity \"LPM_OR\" for hierarchy \"Mult_DK_1:inst4\|lg_or_7:b2v_inst10\|LPM_OR:lpm_or_component\"" {  } { { "lg_or_7.vhd" "lpm_or_component" { Text "D:/PZU_1/CursachV2/lg_or_7.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|lg_or_7:b2v_inst10\|LPM_OR:lpm_or_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|lg_or_7:b2v_inst10\|LPM_OR:lpm_or_component\"" {  } { { "lg_or_7.vhd" "" { Text "D:/PZU_1/CursachV2/lg_or_7.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|lg_or_7:b2v_inst10\|LPM_OR:lpm_or_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|lg_or_7:b2v_inst10\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 7 " "Info: Parameter \"LPM_SIZE\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lg_or_7.vhd" "" { Text "D:/PZU_1/CursachV2/lg_or_7.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/sm2.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm2-SYN " "Info: Found design unit 1: sm2-SYN" {  } { { "sm2.vhd" "" { Text "D:/PZU_1/CursachV2/sm2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM2 " "Info: Found entity 1: SM2" {  } { { "sm2.vhd" "" { Text "D:/PZU_1/CursachV2/sm2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm2 Mult_DK_1:inst4\|sm2:b2v_inst11 " "Info: Elaborating entity \"sm2\" for hierarchy \"Mult_DK_1:inst4\|sm2:b2v_inst11\"" {  } { { "mult_dk_1.vhd" "b2v_inst11" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Mult_DK_1:inst4\|sm2:b2v_inst11\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"Mult_DK_1:inst4\|sm2:b2v_inst11\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "sm2.vhd" "lpm_add_sub_component" { Text "D:/PZU_1/CursachV2/sm2.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|sm2:b2v_inst11\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|sm2:b2v_inst11\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "sm2.vhd" "" { Text "D:/PZU_1/CursachV2/sm2.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|sm2:b2v_inst11\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|sm2:b2v_inst11\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sm2.vhd" "" { Text "D:/PZU_1/CursachV2/sm2.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g6i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g6i " "Info: Found entity 1: add_sub_g6i" {  } { { "db/add_sub_g6i.tdf" "" { Text "D:/PZU_1/project/db/add_sub_g6i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g6i Mult_DK_1:inst4\|sm2:b2v_inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_g6i:auto_generated " "Info: Elaborating entity \"add_sub_g6i\" for hierarchy \"Mult_DK_1:inst4\|sm2:b2v_inst11\|lpm_add_sub:lpm_add_sub_component\|add_sub_g6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/ct2.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/ct2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct2-SYN " "Info: Found design unit 1: ct2-SYN" {  } { { "ct2.vhd" "" { Text "D:/PZU_1/CursachV2/ct2.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CT2 " "Info: Found entity 1: CT2" {  } { { "ct2.vhd" "" { Text "D:/PZU_1/CursachV2/ct2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct2 Mult_DK_1:inst4\|ct2:b2v_inst12 " "Info: Elaborating entity \"ct2\" for hierarchy \"Mult_DK_1:inst4\|ct2:b2v_inst12\"" {  } { { "mult_dk_1.vhd" "b2v_inst12" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Mult_DK_1:inst4\|ct2:b2v_inst12\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Mult_DK_1:inst4\|ct2:b2v_inst12\|lpm_counter:lpm_counter_component\"" {  } { { "ct2.vhd" "lpm_counter_component" { Text "D:/PZU_1/CursachV2/ct2.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|ct2:b2v_inst12\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|ct2:b2v_inst12\|lpm_counter:lpm_counter_component\"" {  } { { "ct2.vhd" "" { Text "D:/PZU_1/CursachV2/ct2.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|ct2:b2v_inst12\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|ct2:b2v_inst12\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ct2.vhd" "" { Text "D:/PZU_1/CursachV2/ct2.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1k.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g1k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1k " "Info: Found entity 1: cntr_g1k" {  } { { "db/cntr_g1k.tdf" "" { Text "D:/PZU_1/project/db/cntr_g1k.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g1k Mult_DK_1:inst4\|ct2:b2v_inst12\|lpm_counter:lpm_counter_component\|cntr_g1k:auto_generated " "Info: Elaborating entity \"cntr_g1k\" for hierarchy \"Mult_DK_1:inst4\|ct2:b2v_inst12\|lpm_counter:lpm_counter_component\|cntr_g1k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/what.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/what.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 what-SYN " "Info: Found design unit 1: what-SYN" {  } { { "what.vhd" "" { Text "D:/PZU_1/CursachV2/what.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WHAT " "Info: Found entity 1: WHAT" {  } { { "what.vhd" "" { Text "D:/PZU_1/CursachV2/what.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "what Mult_DK_1:inst4\|what:b2v_inst18 " "Info: Elaborating entity \"what\" for hierarchy \"Mult_DK_1:inst4\|what:b2v_inst18\"" {  } { { "mult_dk_1.vhd" "b2v_inst18" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 294 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift Mult_DK_1:inst4\|what:b2v_inst18\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"Mult_DK_1:inst4\|what:b2v_inst18\|lpm_clshift:lpm_clshift_component\"" {  } { { "what.vhd" "lpm_clshift_component" { Text "D:/PZU_1/CursachV2/what.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|what:b2v_inst18\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|what:b2v_inst18\|lpm_clshift:lpm_clshift_component\"" {  } { { "what.vhd" "" { Text "D:/PZU_1/CursachV2/what.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|what:b2v_inst18\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|what:b2v_inst18\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Info: Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Info: Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Info: Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "what.vhd" "" { Text "D:/PZU_1/CursachV2/what.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_sjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_sjc " "Info: Found entity 1: lpm_clshift_sjc" {  } { { "db/lpm_clshift_sjc.tdf" "" { Text "D:/PZU_1/project/db/lpm_clshift_sjc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_sjc Mult_DK_1:inst4\|what:b2v_inst18\|lpm_clshift:lpm_clshift_component\|lpm_clshift_sjc:auto_generated " "Info: Elaborating entity \"lpm_clshift_sjc\" for hierarchy \"Mult_DK_1:inst4\|what:b2v_inst18\|lpm_clshift:lpm_clshift_component\|lpm_clshift_sjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/rg41.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/rg41.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rg41-SYN " "Info: Found design unit 1: rg41-SYN" {  } { { "rg41.vhd" "" { Text "D:/PZU_1/CursachV2/rg41.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RG41 " "Info: Found entity 1: RG41" {  } { { "rg41.vhd" "" { Text "D:/PZU_1/CursachV2/rg41.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rg41 Mult_DK_1:inst4\|rg41:b2v_inst2 " "Info: Elaborating entity \"rg41\" for hierarchy \"Mult_DK_1:inst4\|rg41:b2v_inst2\"" {  } { { "mult_dk_1.vhd" "b2v_inst2" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 304 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Mult_DK_1:inst4\|rg41:b2v_inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"Mult_DK_1:inst4\|rg41:b2v_inst2\|lpm_ff:lpm_ff_component\"" {  } { { "rg41.vhd" "lpm_ff_component" { Text "D:/PZU_1/CursachV2/rg41.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|rg41:b2v_inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|rg41:b2v_inst2\|lpm_ff:lpm_ff_component\"" {  } { { "rg41.vhd" "" { Text "D:/PZU_1/CursachV2/rg41.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|rg41:b2v_inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|rg41:b2v_inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rg41.vhd" "" { Text "D:/PZU_1/CursachV2/rg41.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/smux.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/smux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smux-SYN " "Info: Found design unit 1: smux-SYN" {  } { { "smux.vhd" "" { Text "D:/PZU_1/CursachV2/smux.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SMUX " "Info: Found entity 1: SMUX" {  } { { "smux.vhd" "" { Text "D:/PZU_1/CursachV2/smux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smux Mult_DK_1:inst4\|smux:b2v_inst20 " "Info: Elaborating entity \"smux\" for hierarchy \"Mult_DK_1:inst4\|smux:b2v_inst20\"" {  } { { "mult_dk_1.vhd" "b2v_inst20" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Mult_DK_1:inst4\|smux:b2v_inst20\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Mult_DK_1:inst4\|smux:b2v_inst20\|LPM_MUX:lpm_mux_component\"" {  } { { "smux.vhd" "lpm_mux_component" { Text "D:/PZU_1/CursachV2/smux.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|smux:b2v_inst20\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|smux:b2v_inst20\|LPM_MUX:lpm_mux_component\"" {  } { { "smux.vhd" "" { Text "D:/PZU_1/CursachV2/smux.vhd" 119 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|smux:b2v_inst20\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|smux:b2v_inst20\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "smux.vhd" "" { Text "D:/PZU_1/CursachV2/smux.vhd" 119 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u7e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u7e " "Info: Found entity 1: mux_u7e" {  } { { "db/mux_u7e.tdf" "" { Text "D:/PZU_1/project/db/mux_u7e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_u7e Mult_DK_1:inst4\|smux:b2v_inst20\|LPM_MUX:lpm_mux_component\|mux_u7e:auto_generated " "Info: Elaborating entity \"mux_u7e\" for hierarchy \"Mult_DK_1:inst4\|smux:b2v_inst20\|LPM_MUX:lpm_mux_component\|mux_u7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/sm1.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/sm1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm1-SYN " "Info: Found design unit 1: sm1-SYN" {  } { { "sm1.vhd" "" { Text "D:/PZU_1/CursachV2/sm1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Info: Found entity 1: SM1" {  } { { "sm1.vhd" "" { Text "D:/PZU_1/CursachV2/sm1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm1 Mult_DK_1:inst4\|sm1:b2v_inst21 " "Info: Elaborating entity \"sm1\" for hierarchy \"Mult_DK_1:inst4\|sm1:b2v_inst21\"" {  } { { "mult_dk_1.vhd" "b2v_inst21" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Mult_DK_1:inst4\|sm1:b2v_inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"Mult_DK_1:inst4\|sm1:b2v_inst21\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "sm1.vhd" "lpm_add_sub_component" { Text "D:/PZU_1/CursachV2/sm1.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|sm1:b2v_inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|sm1:b2v_inst21\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "sm1.vhd" "" { Text "D:/PZU_1/CursachV2/sm1.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|sm1:b2v_inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|sm1:b2v_inst21\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Info: Parameter \"lpm_width\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sm1.vhd" "" { Text "D:/PZU_1/CursachV2/sm1.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nii.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nii " "Info: Found entity 1: add_sub_nii" {  } { { "db/add_sub_nii.tdf" "" { Text "D:/PZU_1/project/db/add_sub_nii.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nii Mult_DK_1:inst4\|sm1:b2v_inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_nii:auto_generated " "Info: Elaborating entity \"add_sub_nii\" for hierarchy \"Mult_DK_1:inst4\|sm1:b2v_inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_nii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/lpm_or11.tdf 1 1 " "Warning: Using design file /pzu_1/cursachv2/lpm_or11.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_or11 " "Info: Found entity 1: lpm_or11" {  } { { "lpm_or11.tdf" "" { Text "D:/PZU_1/CursachV2/lpm_or11.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or11 Mult_DK_1:inst4\|lpm_or11:b2v_inst23 " "Info: Elaborating entity \"lpm_or11\" for hierarchy \"Mult_DK_1:inst4\|lpm_or11:b2v_inst23\"" {  } { { "mult_dk_1.vhd" "b2v_inst23" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR Mult_DK_1:inst4\|lpm_or11:b2v_inst23\|LPM_OR:lpm_or_component " "Info: Elaborating entity \"LPM_OR\" for hierarchy \"Mult_DK_1:inst4\|lpm_or11:b2v_inst23\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or11.tdf" "lpm_or_component" { Text "D:/PZU_1/CursachV2/lpm_or11.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|lpm_or11:b2v_inst23\|LPM_OR:lpm_or_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|lpm_or11:b2v_inst23\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or11.tdf" "" { Text "D:/PZU_1/CursachV2/lpm_or11.tdf" 57 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|lpm_or11:b2v_inst23\|LPM_OR:lpm_or_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|lpm_or11:b2v_inst23\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 11 " "Info: Parameter \"LPM_SIZE\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_or11.tdf" "" { Text "D:/PZU_1/CursachV2/lpm_or11.tdf" 57 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/ms.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/ms.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms-SYN " "Info: Found design unit 1: ms-SYN" {  } { { "ms.vhd" "" { Text "D:/PZU_1/CursachV2/ms.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MS " "Info: Found entity 1: MS" {  } { { "ms.vhd" "" { Text "D:/PZU_1/CursachV2/ms.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms Mult_DK_1:inst4\|ms:b2v_inst25 " "Info: Elaborating entity \"ms\" for hierarchy \"Mult_DK_1:inst4\|ms:b2v_inst25\"" {  } { { "mult_dk_1.vhd" "b2v_inst25" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 356 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/invert24.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/invert24.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invert24-bdf_type " "Info: Found design unit 1: invert24-bdf_type" {  } { { "invert24.vhd" "" { Text "D:/PZU_1/CursachV2/invert24.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 invert24 " "Info: Found entity 1: invert24" {  } { { "invert24.vhd" "" { Text "D:/PZU_1/CursachV2/invert24.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "invert24 " "Warning (12300): Found the following files while searching for definition of entity \"invert24\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "../CursachV2/invert24.bdf " "Warning: File: ../CursachV2/invert24.bdf" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0 -1}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert24 Mult_DK_1:inst4\|invert24:b2v_inst26 " "Info: Elaborating entity \"invert24\" for hierarchy \"Mult_DK_1:inst4\|invert24:b2v_inst26\"" {  } { { "mult_dk_1.vhd" "b2v_inst26" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/invert4.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/invert4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invert4-bdf_type " "Info: Found design unit 1: invert4-bdf_type" {  } { { "invert4.vhd" "" { Text "D:/PZU_1/CursachV2/invert4.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 invert4 " "Info: Found entity 1: invert4" {  } { { "invert4.vhd" "" { Text "D:/PZU_1/CursachV2/invert4.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "invert4 " "Warning (12300): Found the following files while searching for definition of entity \"invert4\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "../CursachV2/invert4.bdf " "Warning: File: ../CursachV2/invert4.bdf" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0 -1}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert4 Mult_DK_1:inst4\|invert24:b2v_inst26\|invert4:b2v_inst " "Info: Elaborating entity \"invert4\" for hierarchy \"Mult_DK_1:inst4\|invert24:b2v_inst26\|invert4:b2v_inst\"" {  } { { "invert24.vhd" "b2v_inst" { Text "D:/PZU_1/CursachV2/invert24.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/lpm_mux2.tdf 1 1 " "Warning: Using design file /pzu_1/cursachv2/lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "D:/PZU_1/CursachV2/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 Mult_DK_1:inst4\|lpm_mux2:b2v_inst27 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\"" {  } { { "mult_dk_1.vhd" "b2v_inst27" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "D:/PZU_1/CursachV2/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "D:/PZU_1/CursachV2/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "D:/PZU_1/CursachV2/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_irc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_irc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_irc " "Info: Found entity 1: mux_irc" {  } { { "db/mux_irc.tdf" "" { Text "D:/PZU_1/project/db/mux_irc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_irc Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\|LPM_MUX:lpm_mux_component\|mux_irc:auto_generated " "Info: Elaborating entity \"mux_irc\" for hierarchy \"Mult_DK_1:inst4\|lpm_mux2:b2v_inst27\|LPM_MUX:lpm_mux_component\|mux_irc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/ct1.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/ct1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct1-SYN " "Info: Found design unit 1: ct1-SYN" {  } { { "ct1.vhd" "" { Text "D:/PZU_1/CursachV2/ct1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CT1 " "Info: Found entity 1: CT1" {  } { { "ct1.vhd" "" { Text "D:/PZU_1/CursachV2/ct1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct1 Mult_DK_1:inst4\|ct1:b2v_inst29 " "Info: Elaborating entity \"ct1\" for hierarchy \"Mult_DK_1:inst4\|ct1:b2v_inst29\"" {  } { { "mult_dk_1.vhd" "b2v_inst29" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 377 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Mult_DK_1:inst4\|ct1:b2v_inst29\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Mult_DK_1:inst4\|ct1:b2v_inst29\|lpm_counter:lpm_counter_component\"" {  } { { "ct1.vhd" "lpm_counter_component" { Text "D:/PZU_1/CursachV2/ct1.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|ct1:b2v_inst29\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|ct1:b2v_inst29\|lpm_counter:lpm_counter_component\"" {  } { { "ct1.vhd" "" { Text "D:/PZU_1/CursachV2/ct1.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|ct1:b2v_inst29\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|ct1:b2v_inst29\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 8 " "Info: Parameter \"lpm_svalue\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ct1.vhd" "" { Text "D:/PZU_1/CursachV2/ct1.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_62k.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_62k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_62k " "Info: Found entity 1: cntr_62k" {  } { { "db/cntr_62k.tdf" "" { Text "D:/PZU_1/project/db/cntr_62k.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_62k Mult_DK_1:inst4\|ct1:b2v_inst29\|lpm_counter:lpm_counter_component\|cntr_62k:auto_generated " "Info: Elaborating entity \"cntr_62k\" for hierarchy \"Mult_DK_1:inst4\|ct1:b2v_inst29\|lpm_counter:lpm_counter_component\|cntr_62k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/rg1.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/rg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rg1-SYN " "Info: Found design unit 1: rg1-SYN" {  } { { "rg1.vhd" "" { Text "D:/PZU_1/CursachV2/rg1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RG1 " "Info: Found entity 1: RG1" {  } { { "rg1.vhd" "" { Text "D:/PZU_1/CursachV2/rg1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rg1 Mult_DK_1:inst4\|rg1:b2v_inst32 " "Info: Elaborating entity \"rg1\" for hierarchy \"Mult_DK_1:inst4\|rg1:b2v_inst32\"" {  } { { "mult_dk_1.vhd" "b2v_inst32" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Mult_DK_1:inst4\|rg1:b2v_inst32\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"Mult_DK_1:inst4\|rg1:b2v_inst32\|lpm_ff:lpm_ff_component\"" {  } { { "rg1.vhd" "lpm_ff_component" { Text "D:/PZU_1/CursachV2/rg1.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult_DK_1:inst4\|rg1:b2v_inst32\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"Mult_DK_1:inst4\|rg1:b2v_inst32\|lpm_ff:lpm_ff_component\"" {  } { { "rg1.vhd" "" { Text "D:/PZU_1/CursachV2/rg1.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult_DK_1:inst4\|rg1:b2v_inst32\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"Mult_DK_1:inst4\|rg1:b2v_inst32\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rg1.vhd" "" { Text "D:/PZU_1/CursachV2/rg1.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/pzu_1/cursachv2/rg2.vhd 2 1 " "Warning: Using design file /pzu_1/cursachv2/rg2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rg2-SYN " "Info: Found design unit 1: rg2-SYN" {  } { { "rg2.vhd" "" { Text "D:/PZU_1/CursachV2/rg2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RG2 " "Info: Found entity 1: RG2" {  } { { "rg2.vhd" "" { Text "D:/PZU_1/CursachV2/rg2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rg2 Mult_DK_1:inst4\|rg2:b2v_inst9 " "Info: Elaborating entity \"rg2\" for hierarchy \"Mult_DK_1:inst4\|rg2:b2v_inst9\"" {  } { { "mult_dk_1.vhd" "b2v_inst9" { Text "D:/PZU_1/CursachV2/mult_dk_1.vhd" 432 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[0\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[0\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[1\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[1\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[2\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[2\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[3\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[3\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[4\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[4\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[5\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[5\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[6\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[6\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[7\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[7\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[8\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[8\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[9\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[9\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[10\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[10\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[11\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[11\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[12\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[12\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[13\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[13\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[14\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[14\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[15\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[15\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[16\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[16\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[17\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[17\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[18\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[18\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[19\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[19\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[20\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[20\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[21\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[21\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[22\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[22\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "USBBridge:inst\|BusIn\[31\] " "Warning: Converted tri-state buffer \"USBBridge:inst\|BusIn\[31\]\" feeding internal logic into a wire" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 47 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "USBBridge:inst\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\]~synth " "Warning: Found clock multiplexer USBBridge:inst\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_96e.tdf" "" { Text "D:/PZU_1/project/db/mux_96e.tdf" 29 13 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led\[3\] GND " "Warning (13410): Pin \"led\[3\]\" is stuck at GND" {  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 80 952 1128 96 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[2\] GND " "Warning (13410): Pin \"led\[2\]\" is stuck at GND" {  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 80 952 1128 96 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[1\] GND " "Warning (13410): Pin \"led\[1\]\" is stuck at GND" {  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 80 952 1128 96 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[0\] GND " "Warning (13410): Pin \"led\[0\]\" is stuck at GND" {  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 80 952 1128 96 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test3 " "Warning: Ignored assignments for entity \"test3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "469 " "Info: Implemented 469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "446 " "Info: Implemented 446 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 19:50:06 2022 " "Info: Processing ended: Tue Oct 25 19:50:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 19:50:06 2022 " "Info: Processing started: Tue Oct 25 19:50:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_Device_1 -c Digital_Device_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_Device_1 -c Digital_Device_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_Device_1 EP3C5E144C8 " "Info: Selected device EP3C5E144C8 for design \"Digital_Device_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL1:inst3\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL1:inst3\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:inst3\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Info: Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL1:inst3\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/PZU_1/project/db/pll1_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll1_altpll.v" "" { Text "D:/PZU_1/project/db/pll1_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Info: Device EP3C10E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Device_1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Digital_Device_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25mhz~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk_25mhz~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { -48 280 448 -32 "clk_25mhz" "" } { 608 416 560 624 "clk_25mhz" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 885 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:inst3\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL1:inst3\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll1_altpll.v" "" { Text "D:/PZU_1/project/db/pll1_altpll.v" 77 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL1:inst3|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBBridge:inst\|USBRDn  " "Info: Automatically promoted node USBBridge:inst\|USBRDn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_rdn~output " "Info: Destination node usb_rdn~output" {  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 232 824 1000 248 "usb_rdn" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 856 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|USB_RG8E:b2v_inst11\|DO_ALTERA_SYNTHESIZED\[0\] " "Info: Destination node USBBridge:inst\|USB_RG8E:b2v_inst11\|DO_ALTERA_SYNTHESIZED\[0\]" {  } { { "usb_rg8e.vhd" "" { Text "D:/PZU_1/USB_and_other/usb_rg8e.vhd" 45 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|DOStrobes\[1\] " "Info: Destination node USBBridge:inst\|DOStrobes\[1\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 376 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|DOStrobes[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 211 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|USBRDn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "USBBridge:inst\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\]  " "Info: Automatically promoted node USBBridge:inst\|USB_MUX1x2:b2v_inst116\|lpm_mux:LPM_MUX_component\|mux_96e:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[10\] " "Info: Destination node USBBridge:inst\|Y\[10\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[9\] " "Info: Destination node USBBridge:inst\|Y\[9\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 359 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[8\] " "Info: Destination node USBBridge:inst\|Y\[8\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 358 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[5\] " "Info: Destination node USBBridge:inst\|Y\[5\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 355 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[4\] " "Info: Destination node USBBridge:inst\|Y\[4\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 354 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[2\] " "Info: Destination node USBBridge:inst\|Y\[2\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[1\] " "Info: Destination node USBBridge:inst\|Y\[1\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[7\] " "Info: Destination node USBBridge:inst\|Y\[7\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 357 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[3\] " "Info: Destination node USBBridge:inst\|Y\[3\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 353 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|Y\[6\] " "Info: Destination node USBBridge:inst\|Y\[6\]" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|Y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_96e.tdf" "" { Text "D:/PZU_1/project/db/mux_96e.tdf" 29 13 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|USB_MUX1x2:b2v_inst116|lpm_mux:LPM_MUX_component|mux_96e:auto_generated|result_node[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mode_usb_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node mode_usb_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_rdn~output " "Info: Destination node usb_rdn~output" {  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 232 824 1000 248 "usb_rdn" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 856 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_wr~output " "Info: Destination node usb_wr~output" {  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 216 824 1000 232 "usb_wr" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_wr~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 855 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|SYNTHESIZED_WIRE_31~0 " "Info: Destination node USBBridge:inst\|SYNTHESIZED_WIRE_31~0" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|SYNTHESIZED_WIRE_31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|SYNTHESIZED_WIRE_33~0 " "Info: Destination node USBBridge:inst\|SYNTHESIZED_WIRE_33~0" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|SYNTHESIZED_WIRE_33~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "USBBridge:inst\|SYNTHESIZED_WIRE_13 " "Info: Destination node USBBridge:inst\|SYNTHESIZED_WIRE_13" {  } { { "usbbridge.vhd" "" { Text "D:/PZU_1/USB_and_other/usbbridge.vhd" 226 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBBridge:inst|SYNTHESIZED_WIRE_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 367 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 136 320 488 152 "mode_usb_n" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_usb_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 882 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[0\] " "Warning: Node \"sw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Warning: Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Warning: Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Warning: Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[4\] " "Warning: Node \"sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[5\] " "Warning: Node \"sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[6\] " "Warning: Node \"sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[7\] " "Warning: Node \"sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 " "Warning: 14 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_wr 3.3-V LVTTL 98 " "Info: Pin usb_wr uses I/O standard 3.3-V LVTTL at 98" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_wr } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_wr" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 216 824 1000 232 "usb_wr" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rdn 3.3-V LVTTL 43 " "Info: Pin usb_rdn uses I/O standard 3.3-V LVTTL at 43" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_rdn } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_rdn" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 232 824 1000 248 "usb_rdn" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rdn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[7\] 3.3-V LVTTL 31 " "Info: Pin usb_d\[7\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_d[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[7\]" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 248 824 1000 264 "usb_d\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[6\] 3.3-V LVTTL 28 " "Info: Pin usb_d\[6\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_d[6] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[6\]" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 248 824 1000 264 "usb_d\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[5\] 3.3-V LVTTL 30 " "Info: Pin usb_d\[5\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_d[5] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[5\]" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 248 824 1000 264 "usb_d\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[4\] 3.3-V LVTTL 50 " "Info: Pin usb_d\[4\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_d[4] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[4\]" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 248 824 1000 264 "usb_d\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[3\] 3.3-V LVTTL 44 " "Info: Pin usb_d\[3\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_d[3] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[3\]" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 248 824 1000 264 "usb_d\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[2\] 3.3-V LVTTL 33 " "Info: Pin usb_d\[2\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_d[2] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[2\]" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 248 824 1000 264 "usb_d\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[1\] 3.3-V LVTTL 32 " "Info: Pin usb_d\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_d[1] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[1\]" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 248 824 1000 264 "usb_d\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_d\[0\] 3.3-V LVTTL 38 " "Info: Pin usb_d\[0\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_d[0] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_d\[0\]" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 248 824 1000 264 "usb_d\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mode_usb_n 3.3-V LVTTL 23 " "Info: Pin mode_usb_n uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { mode_usb_n } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode_usb_n" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 136 320 488 152 "mode_usb_n" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_usb_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_txen 2.5 V 42 " "Info: Pin usb_txen uses I/O standard 2.5 V at 42" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_txen } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_txen" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 152 320 488 168 "usb_txen" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_txen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rxfn 3.3-V LVTTL 39 " "Info: Pin usb_rxfn uses I/O standard 3.3-V LVTTL at 39" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { usb_rxfn } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "usb_rxfn" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { 168 320 488 184 "usb_rxfn" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { usb_rxfn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_25mhz 3.3-V LVTTL 22 " "Info: Pin clk_25mhz uses I/O standard 3.3-V LVTTL at 22" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk_25mhz } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25mhz" } } } } { "Digital_Device_1.bdf" "" { Schematic "D:/PZU_1/project/Digital_Device_1.bdf" { { -48 280 448 -32 "clk_25mhz" "" } { 608 416 560 624 "clk_25mhz" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PZU_1/project/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 19:50:10 2022 " "Info: Processing ended: Tue Oct 25 19:50:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 19:50:11 2022 " "Info: Processing started: Tue Oct 25 19:50:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digital_Device_1 -c Digital_Device_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Digital_Device_1 -c Digital_Device_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 19:50:11 2022 " "Info: Processing started: Tue Oct 25 19:50:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digital_Device_1 -c Digital_Device_1 " "Info: Command: quartus_sta Digital_Device_1 -c Digital_Device_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test3 " "Warning: Ignored assignments for entity \"test3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Device_1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Digital_Device_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz clk_25mhz " "Info: create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz clk_25mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name USBBridge:inst\|USBRDn USBBridge:inst\|USBRDn " "Info: create_clock -period 1.000 -name USBBridge:inst\|USBRDn USBBridge:inst\|USBRDn" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: create_clock -period 1.000 -name mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.556 " "Info: Worst-case setup slack is -5.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.556      -480.156 USBBridge:inst\|USBRDn  " "Info:    -5.556      -480.156 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.984        -2.984 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:    -2.984        -2.984 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.574       -25.231 clk_25mhz  " "Info:    -2.574       -25.231 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.252       -33.867 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.252       -33.867 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.837 " "Info: Worst-case hold slack is -0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837        -8.073 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.837        -8.073 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111        -0.888 USBBridge:inst\|USBRDn  " "Info:    -0.111        -0.888 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256         0.000 clk_25mhz  " "Info:     0.256         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.734         0.000 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:     2.734         0.000 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.827 " "Info: Worst-case recovery slack is -2.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827       -29.199 clk_25mhz  " "Info:    -2.827       -29.199 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164       -10.412 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -2.164       -10.412 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784        -3.533 USBBridge:inst\|USBRDn  " "Info:    -1.784        -3.533 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.621 " "Info: Worst-case removal slack is 0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.621         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068         0.000 USBBridge:inst\|USBRDn  " "Info:     1.068         0.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.756         0.000 clk_25mhz  " "Info:     2.756         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -172.492 USBBridge:inst\|USBRDn  " "Info:    -1.487      -172.492 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:    -1.487        -1.487 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.730         0.000 clk_25mhz  " "Info:    19.730         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.624         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.624         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 19:50:11 2022 " "Info: Processing ended: Tue Oct 25 19:50:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.139 " "Info: Worst-case setup slack is -5.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.139      -448.318 USBBridge:inst\|USBRDn  " "Info:    -5.139      -448.318 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.792        -2.792 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:    -2.792        -2.792 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.430       -23.689 clk_25mhz  " "Info:    -2.430       -23.689 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986       -20.823 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.986       -20.823 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.846 " "Info: Worst-case hold slack is -0.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846       -13.776 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.846       -13.776 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029        -0.232 USBBridge:inst\|USBRDn  " "Info:    -0.029        -0.232 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 clk_25mhz  " "Info:     0.465         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.678         0.000 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:     2.678         0.000 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.592 " "Info: Worst-case recovery slack is -2.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.592       -26.554 clk_25mhz  " "Info:    -2.592       -26.554 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945        -8.896 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.945        -8.896 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598        -3.160 USBBridge:inst\|USBRDn  " "Info:    -1.598        -3.160 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.417 " "Info: Worst-case removal slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.417         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985         0.000 USBBridge:inst\|USBRDn  " "Info:     0.985         0.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.538         0.000 clk_25mhz  " "Info:     2.538         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -172.492 USBBridge:inst\|USBRDn  " "Info:    -1.487      -172.492 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:    -1.487        -1.487 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732         0.000 clk_25mhz  " "Info:    19.732         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.500         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.500         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:inst\|USBRDn\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:inst\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.788 " "Info: Worst-case setup slack is -1.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788      -149.784 USBBridge:inst\|USBRDn  " "Info:    -1.788      -149.784 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605        -0.605 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:    -0.605        -0.605 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594        -5.151 clk_25mhz  " "Info:    -0.594        -5.151 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265        -1.982 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.265        -1.982 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.284 " "Info: Worst-case hold slack is -0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284        -2.390 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.284        -2.390 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263       -15.187 USBBridge:inst\|USBRDn  " "Info:    -0.263       -15.187 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -1.471 clk_25mhz  " "Info:    -0.195        -1.471 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935         0.000 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:     0.935         0.000 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.804 " "Info: Worst-case recovery slack is -0.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.804        -7.821 clk_25mhz  " "Info:    -0.804        -7.821 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486        -2.106 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.486        -2.106 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264        -0.508 USBBridge:inst\|USBRDn  " "Info:    -0.264        -0.508 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.380 " "Info: Worst-case removal slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380         0.000 USBBridge:inst\|USBRDn  " "Info:     0.380         0.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.417         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193         0.000 clk_25mhz  " "Info:     1.193         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -116.000 USBBridge:inst\|USBRDn  " "Info:    -1.000      -116.000 USBBridge:inst\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]  " "Info:    -1.000        -1.000 mult_dk_1:inst4\|REG_Y:b2v_inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.261         0.000 clk_25mhz  " "Info:    19.261         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.633         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.633         0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 19:50:13 2022 " "Info: Processing ended: Tue Oct 25 19:50:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Info: Quartus II Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
