Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 21:54:02 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 117) to (Rev. 118)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 21:41:22 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 116) to (Rev. 117)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 21:03:57 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 115) to (Rev. 116)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 20:55:39 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 114) to (Rev. 115)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 20:36:42 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 113) to (Rev. 114)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 20:29:07 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 112) to (Rev. 113)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 20:23:22 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 111) to (Rev. 112)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 20:12:53 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 110) to (Rev. 111)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 19:34:11 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 109) to (Rev. 110)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 19:31:47 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 108) to (Rev. 109)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 19:28:17 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the conversion of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0 (Rev. 108)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 19:23:44 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 107) to (Rev. 108)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 18:24:06 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 106) to (Rev. 107)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'Controller_w_BRAM_Convolution_Controll_0_0'.


-Upgrade has removed interface 'BRAM_PORTA'

-Upgrade has removed interface 'BRAM_PORTB'

-Upgrade has added interface 'BRAM_PORTA_1' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM_PORTA_2' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM_PORTA_3' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM_PORTB_1' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM_PORTB_2' (xilinx.com:interface:bram:1.0)

-Upgrade has added interface 'BRAM_PORTB_3' (xilinx.com:interface:bram:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'Controller_w_BRAM_Convolution_Controll_0_0'. These changes may impact your design.


-Upgrade has removed port 'addra'

-Upgrade has removed port 'addrb'

-Upgrade has removed port 'clka'

-Upgrade has removed port 'clkb'

-Upgrade has removed port 'dina'

-Upgrade has removed port 'dinb'

-Upgrade has removed port 'douta'

-Upgrade has removed port 'doutb'

-Upgrade has removed port 'ena'

-Upgrade has removed port 'enb'

-Upgrade has removed port 'wea'

-Upgrade has removed port 'web'

-Upgrade has added port 'addra_1'

-Upgrade has added port 'addra_2'

-Upgrade has added port 'addra_3'

-Upgrade has added port 'addrb_1'

-Upgrade has added port 'addrb_2'

-Upgrade has added port 'addrb_3'

-Upgrade has added port 'clka_1'

-Upgrade has added port 'clka_2'

-Upgrade has added port 'clka_3'

-Upgrade has added port 'clkb_1'

-Upgrade has added port 'clkb_2'

-Upgrade has added port 'clkb_3'

-Upgrade has added port 'dina_1'

-Upgrade has added port 'dina_2'

-Upgrade has added port 'dina_3'

-Upgrade has added port 'dinb_1'

-Upgrade has added port 'dinb_2'

-Upgrade has added port 'dinb_3'

-Upgrade has added port 'douta_1'

-Upgrade has added port 'douta_2'

-Upgrade has added port 'douta_3'

-Upgrade has added port 'doutb_1'

-Upgrade has added port 'doutb_2'

-Upgrade has added port 'doutb_3'

-Upgrade has added port 'ena_1'

-Upgrade has added port 'ena_2'

-Upgrade has added port 'ena_3'

-Upgrade has added port 'enb_1'

-Upgrade has added port 'enb_2'

-Upgrade has added port 'enb_3'

-Upgrade has added port 'wea_1'

-Upgrade has added port 'wea_2'

-Upgrade has added port 'wea_3'

-Upgrade has added port 'web_1'

-Upgrade has added port 'web_2'

-Upgrade has added port 'web_3'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 17:47:38 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 105) to (Rev. 106)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 17:46:08 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the conversion of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0 (Rev. 105)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 17:40:35 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 104) to (Rev. 105)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 17:39:11 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 103) to (Rev. 104)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 17:37:37 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the conversion of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0 (Rev. 103)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 16:29:34 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 102) to (Rev. 103)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Controller_w_BRAM_Convolution_Controll_0_0'. These changes may impact your design.


-Upgraded port 'addra' width 13 differs from original width 1

-Upgraded port 'addrb' width 13 differs from original width 1







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 16:24:21 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 101) to (Rev. 102)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 16:15:48 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 100) to (Rev. 101)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 16:14:20 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 99) to (Rev. 100)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jan 30 16:12:03 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Controller_w_BRAM_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Controller_w_BRAM_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 98) to (Rev. 99)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  8 14:54:45 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Invert_Testing_Convolution_Controll_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of AXI_Invert_Testing_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 8) to (Rev. 18)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'AXI_Invert_Testing_Convolution_Controll_0_0'. These changes may impact your design.


-Upgrade has added port 'FINALADDOUT'

-Upgrade has added port 'MULTIPLICAND_INPUT'

-Upgrade has added port 'MULTIPLIER_INPUT'

-Upgrade has added port 'MULTIPLY_START'

-Upgrade has added port 'cReady'

-Upgrade has added port 'cSum'

-Upgrade has added port 's_axi_rlast'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 17:08:27 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Invert_Testing_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of AXI_Invert_Testing_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 6) to (Rev. 8)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 16:42:24 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Invert_Testing_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of AXI_Invert_Testing_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 16:34:19 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Invert_Testing_Convolution_Controll_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of AXI_Invert_Testing_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'AXI_Invert_Testing_Convolution_Controll_0_0'. These changes may impact your design.


-Upgrade has added port 'm_axis_keep'

-Upgrade has added port 'm_axis_last'

-Upgrade has added port 's_axis_keep'

-Upgrade has added port 's_axis_last'


