#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 17 23:08:46 2019
# Process ID: 9520
# Current directory: D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj
# Command line: vivado.exe -mode batch -source compileproject.tcl
# Log file: D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/vivado.log
# Journal file: D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj\vivado.jou
#-----------------------------------------------------------
source compileproject.tcl
# open_project Streaming_2_D_FIR_Filter_fil
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Installations/Xilinx/Vivado/2018.2/data/ip'.
# launch_runs impl_1
[Mon Jun 17 23:08:56 2019] Launched impl_1...
Run output will be captured here: D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Jun 17 23:08:56 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log Streaming_2_D_FIR_Filter_fil.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Streaming_2_D_FIR_Filter_fil.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Streaming_2_D_FIR_Filter_fil.tcl -notrace
Command: link_design -top Streaming_2_D_FIR_Filter_fil -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.dcp' for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.dcp' for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Finished Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1194.320 ; gain = 541.715
Finished Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/Streaming_2_D_FIR_Filter_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/Streaming_2_D_FIR_Filter_fil.xdc:1]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/Streaming_2_D_FIR_Filter_fil.xdc:6]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/Streaming_2_D_FIR_Filter_fil.xdc:6]
Finished Parsing XDC File [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/filsrc/Streaming_2_D_FIR_Filter_fil.xdc]
Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo_clocks.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Finished Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo_clocks.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0'
Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0'
Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Finished Parsing XDC File [d:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Installations/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances

12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1197.672 ; gain = 916.418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1197.672 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e9830a85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1197.672 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16ce1c4c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1197.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21c34e93c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1197.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 48 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ca7841c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1197.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 27 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ca7841c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1197.672 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22b7e78a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1197.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22b7e78a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1197.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1197.672 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22b7e78a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1197.672 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.204 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 18 Total Ports: 42
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 13303b1c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.528 . Memory (MB): peak = 1428.957 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13303b1c9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1428.957 ; gain = 231.285

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 138f41682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.813 . Memory (MB): peak = 1428.957 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 138f41682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.844 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1428.957 ; gain = 231.285
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.runs/impl_1/Streaming_2_D_FIR_Filter_fil_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Streaming_2_D_FIR_Filter_fil_drc_opted.rpt -pb Streaming_2_D_FIR_Filter_fil_drc_opted.pb -rpx Streaming_2_D_FIR_Filter_fil_drc_opted.rpx
Command: report_drc -file Streaming_2_D_FIR_Filter_fil_drc_opted.rpt -pb Streaming_2_D_FIR_Filter_fil_drc_opted.pb -rpx Streaming_2_D_FIR_Filter_fil_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.runs/impl_1/Streaming_2_D_FIR_Filter_fil_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[0] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[0]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[10] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[10]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[11] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[11]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[12] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[12]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[13] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[13]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[14] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[14]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[1] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[1]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[2] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[2]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[3] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[3]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[4] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[4]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[5] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[5]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[6] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[6]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[7] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[7]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[8] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[8]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[9] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[9]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRBWRADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/rd_addr[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRBWRADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/rd_addr[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRBWRADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/rd_addr[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRBWRADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/rd_addr[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[10] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[6]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[11] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[7]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[4] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[0]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[5] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[1]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[6] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[2]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[7] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[3]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[8] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[4]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[9] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[5]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[10] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][6]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[11] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][7]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[4] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][0]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[5] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][1]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[6] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][2]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[7] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][3]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[8] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][4]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[9] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][5]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ENARDEN (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/DV_2_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ENARDEN (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay1_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ENARDEN (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay1_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM2/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM2/ram_reg/ADDRARDADDR[11] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM2/Q[7]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a83c499

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15ef4ed14

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2de8908

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2de8908

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a2de8908

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23b80cf3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1428.957 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15c461a0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bf39cc39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bf39cc39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d29d514f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1486471f0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d0eb4b0f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 250edb5af

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18802e99c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18802e99c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18802e99c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 72cd172e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 72cd172e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.451. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d280835a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d280835a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d280835a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d280835a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 113d86da0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 113d86da0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.957 ; gain = 0.000
Ending Placer Task | Checksum: aff94b52

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.runs/impl_1/Streaming_2_D_FIR_Filter_fil_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Streaming_2_D_FIR_Filter_fil_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Streaming_2_D_FIR_Filter_fil_utilization_placed.rpt -pb Streaming_2_D_FIR_Filter_fil_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Streaming_2_D_FIR_Filter_fil_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1428.957 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e27631a ConstDB: 0 ShapeSum: a1d1e838 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cb24fea7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1428.957 ; gain = 0.000
Post Restoration Checksum: NetGraph: e6cf9200 NumContArr: e4556ca7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cb24fea7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cb24fea7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cb24fea7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1428.957 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 298feca2b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.651  | TNS=0.000  | WHS=-0.296 | THS=-67.261|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 254a84db3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.651  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 273117d12

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 24c8156c4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c8746e0d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.202  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 163d99547

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.202  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12f7c6208

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 12f7c6208

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ca2341fb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.317  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 55477913

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 55477913

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 55477913

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 76cc67a9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.317  | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 6207b370

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 6207b370

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.430154 %
  Global Horizontal Routing Utilization  = 0.74307 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 133a6f044

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 133a6f044

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20a4137e7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.317  | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20a4137e7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1428.957 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.492 . Memory (MB): peak = 1428.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.runs/impl_1/Streaming_2_D_FIR_Filter_fil_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Streaming_2_D_FIR_Filter_fil_drc_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_drc_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_drc_routed.rpx
Command: report_drc -file Streaming_2_D_FIR_Filter_fil_drc_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_drc_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.runs/impl_1/Streaming_2_D_FIR_Filter_fil_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Streaming_2_D_FIR_Filter_fil_methodology_drc_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_methodology_drc_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_methodology_drc_routed.rpx
Command: report_methodology -file Streaming_2_D_FIR_Filter_fil_methodology_drc_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_methodology_drc_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/Streaming_2_D_FIR_Filter_fil.runs/impl_1/Streaming_2_D_FIR_Filter_fil_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Streaming_2_D_FIR_Filter_fil_power_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_power_summary_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_power_routed.rpx
Command: report_power -file Streaming_2_D_FIR_Filter_fil_power_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_power_summary_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Streaming_2_D_FIR_Filter_fil_route_status.rpt -pb Streaming_2_D_FIR_Filter_fil_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Streaming_2_D_FIR_Filter_fil_timing_summary_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_timing_summary_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Streaming_2_D_FIR_Filter_fil_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Streaming_2_D_FIR_Filter_fil_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Streaming_2_D_FIR_Filter_fil_bus_skew_routed.rpt -pb Streaming_2_D_FIR_Filter_fil_bus_skew_routed.pb -rpx Streaming_2_D_FIR_Filter_fil_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jun 17 23:10:54 2019...
[Mon Jun 17 23:10:57 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:01 . Memory (MB): peak = 294.270 ; gain = 0.000
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1155.059 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.572 . Memory (MB): peak = 1155.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1155.059 ; gain = 860.789
# write_bitstream -force Streaming_2_D_FIR_Filter_fil
Command: write_bitstream -force Streaming_2_D_FIR_Filter_fil
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[4] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[6] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[7] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[8] input u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[6] output u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[6]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[7] output u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[8] output u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[8]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[4] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[6] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[7] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[8] multiplier stage u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][17]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][18]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][19], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][20], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][21], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][22], and u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][23]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[0] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[0][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][17]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][18]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][19]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][20]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][21], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][22], and u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][23]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[1] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[1][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][17]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][18]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][19], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][20], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][21], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][22], and u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][23]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[2] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[2][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][17]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][18]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][19]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][20]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][21], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][22], and u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][23]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[3] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[3][9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][17]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][18]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][19]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][20]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][21], u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][22], and u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][23]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Product_mul_temp[5] output is connected to registers with an asynchronous reset (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/Unit_Delay2_out1_reg[5][3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPOR-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X90Y12:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[0] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[0]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[10] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[10]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[11] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[11]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[12] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[12]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[13] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[13]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[14] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[14]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[1] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[1]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[2] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[2]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[3] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[3]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[4] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[4]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[5] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[5]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[6] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[6]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[7] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[7]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[8] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[8]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRARDADDR[9] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/out[9]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRBWRADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/rd_addr[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRBWRADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/rd_addr[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRBWRADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/rd_addr[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0 has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/ram_reg_0_0/ADDRBWRADDR[15] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/u_Simple_Dual_Port_RAM/rd_addr[15]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Delay_balance/Counter_Limited_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[10] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[6]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[11] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[7]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[4] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[0]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[5] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[1]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[6] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[2]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[7] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[3]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[8] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[4]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRARDADDR[9] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Q[5]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[10] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][6]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[11] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][7]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[4] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][0]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[5] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][1]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[6] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][2]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[7] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][3]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[8] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][4]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ADDRBWRADDR[9] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/Unit_Delay_out1_reg[7][5]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Read_Col_Counter/Unit_Delay_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ENARDEN (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/DV_2_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ENARDEN (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay1_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg/ENARDEN (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM1/ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay1_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM2/ram_reg has an input control pin u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM2/ram_reg/ADDRARDADDR[11] (net: u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Bank/u_RAM_Blocks/u_Dynamic_RAM_Blocks/u_RAM2/Q[7]) which is driven by a register (u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/Unit_Delay13_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 4 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, and u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 239 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Streaming_2_D_FIR_Filter_fil.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/fpgaproj/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jun 17 23:11:47 2019. For additional details about this file, please refer to the WebTalk help file at D:/Installations/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1619.324 ; gain = 464.266
# open_run impl_1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1619.324 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1619.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# set par_str [report_timing_summary -return_string]
# set timing_err ""
# set result [regexp {Timing constraints are not met} $par_str match]
# if {$result > 0} {
# 	set timing_err "Warning: Design does not meet all timing constraints."
# }
# close_project
# set log ""
# lappend log "\n\n------------------------------------"
# lappend log "   FPGA-in-the-Loop build summary"
# lappend log "------------------------------------\n"
# set expected_file Streaming_2_D_FIR_Filter_fil.bit
# set copied_file D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/Streaming_2_D_FIR_Filter_fil.bit
# if [catch {file copy -force $expected_file ..}] {
#    file delete ../$expected_file
#    lappend log "Expected programming file not generated."
#    lappend log "FPGA-in-the-Loop build failed.\n"
# } else {
#    if {[string length $timing_err] > 0} {
#       lappend log "$timing_err\n"
#       set warn_str " with warning"
#    } else {
#       set warn_str ""
#    }
#    lappend log "Programming file generated:"
#    lappend log "$copied_file\n"
#    lappend log "FPGA-in-the-Loop build completed$warn_str."
#    lappend log "You may close this shell.\n"
# }
# foreach j $log {puts $j}


------------------------------------
   FPGA-in-the-Loop build summary
------------------------------------

Programming file generated:
D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab3/Streaming_2_D_FIR_Filter_fil/Streaming_2_D_FIR_Filter_fil.bit

FPGA-in-the-Loop build completed.
You may close this shell.

# if { [catch {open fpgaproj.log w} log_fid] } {
# } else {
#     foreach j $log {puts $log_fid $j}
# }
# close $log_fid
INFO: [Common 17-206] Exiting Vivado at Mon Jun 17 23:11:51 2019...
