# Reading D:/modelsim106/setup/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {run_behav_compile.tcl}
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap usim C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap adc C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap ddrc C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap ddrphy C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap hsst_e2 C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap iolhr_dft C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap ipal_e1 C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap pciegen2 C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/src/axi_m_revised.v -work work 
# -- Compiling module axi_m_revised
# 
# Top level modules:
# 	axi_m_revised
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/src/axi_m_top.v -work work 
# -- Compiling module axi_m_top
# 
# Top level modules:
# 	axi_m_top
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/src/ddr3_test.v -work work 
# -- Compiling module ddr3_test
# 
# Top level modules:
# 	ddr3_test
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/src/led_disp.v -work work 
# -- Compiling module led_disp
# 
# Top level modules:
# 	led_disp
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/src/rw_fifo_ctrl.v -work work 
# -- Compiling module rw_fifo_ctrl
# 
# Top level modules:
# 	rw_fifo_ctrl
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/src/ddr_data_inandout.v -work work 
# -- Compiling module ddr_data_inandout
# 
# Top level modules:
# 	ddr_data_inandout
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/src/axi_m.v -work work 
# -- Compiling module axi_m
# 
# Top level modules:
# 	axi_m
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/prj/ipcore/ddr_test/ddr_test.v -work work 
# -- Compiling module ddr_test
# 
# Top level modules:
# 	ddr_test
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/prj/ipcore/ddr_test/ddr_test_ddrphy_top.v -work work 
# -- Compiling module ddr_test_ddrphy_top
# 
# Top level modules:
# 	ddr_test_ddrphy_top
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/prj/ipcore/ddr_test/rtl/ipsxb_rst_sync_v1_1.v -work work 
# -- Compiling module ipsxb_rst_sync_v1_1
# 
# Top level modules:
# 	ipsxb_rst_sync_v1_1
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:21 on Jun 27,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/ddr3_test1/prj/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp -work work 
# ** Error: (vlog-13067) <protected>(<protected>:<protected>): Syntax error, unexpected non-printable character with the hex value '0x<protected>'.
# ** Error: (vlog-13067) <protected>(<protected>:<protected>): Syntax error, unexpected non-printable character with the hex value '0x<protected>'.
# ** Error: (vlog-13069) C:/Users/86151/Desktop/ddr3_test1/prj/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(29): syntax error in protected region.
# 
# End time: 10:39:21 on Jun 27,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/modelsim106/setup/win64/vlog failed.
# Error in macro ./run_behav_compile.tcl line 26
# D:/modelsim106/setup/win64/vlog failed.
#     while executing
# "vlog   "C:/Users/86151/Desktop/ddr3_test1/prj/ipcore/ddr_test/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp" -work work"
# do {run_behav_simulate.tcl}
# vsim -novopt -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 ddr_sim usim.GTP_GRS 
# Start time: 10:39:22 on Jun 27,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Error: (vsim-3170) Could not find 'ddr_sim'.
#         Searched libraries:
#             C:/Users/86151/Desktop/ddr3_test1/prj/sim/behav/work
#             C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/usim
#             C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/adc
#             C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/ddrc
#             C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/ddrphy
#             C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/hsst_e2
#             C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/iolhr_dft
#             C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/ipal_e1
#             C:/Users/86151/Desktop/ddr3_test1/prj/pango_sim_libraries/pciegen2
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_behav_simulate.tcl PAUSED at line 6
# End time: 10:39:45 on Jun 27,2024, Elapsed time: 0:00:23
# Errors: 1, Warnings: 1
