

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1'
================================================================
* Date:           Fri Dec  9 23:28:06 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_1  |       22|       22|         3|          2|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc92.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln155 = icmp_ult  i6 %i, i6 44" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 11 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %_ZN6crypto8PynqryptC2E7ap_uintILi128EES1_ILi96EE.exit.exitStub, void %for.inc92.i.i.split" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 13 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1_cast3 = zext i6 %i" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 14 'zext' 'i_1_cast3' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 %i_1_cast3"   --->   Operation 15 'getelementptr' 'p_round_key_V_addr' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%p_round_key_V_load = load i6 %p_round_key_V_addr"   --->   Operation 16 'load' 'p_round_key_V_load' <Predicate = (icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln157 = or i6 %i, i6 1" [hw-impl/src/pynqrypt.cpp:157]   --->   Operation 17 'or' 'or_ln157' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i6 %or_ln157"   --->   Operation 18 'zext' 'zext_ln186_1' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_8 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln186_1"   --->   Operation 19 'getelementptr' 'p_round_key_V_addr_8' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%p_round_key_V_load_4 = load i6 %p_round_key_V_addr_8"   --->   Operation 20 'load' 'p_round_key_V_load_4' <Predicate = (icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i, i32 2, i32 5" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 21 'partselect' 'tmp_4' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%p_round_key_V_load = load i6 %p_round_key_V_addr"   --->   Operation 22 'load' 'p_round_key_V_load' <Predicate = (icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%p_round_key_V_load_4 = load i6 %p_round_key_V_addr_8"   --->   Operation 23 'load' 'p_round_key_V_load_4' <Predicate = (icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln158 = or i6 %i, i6 2" [hw-impl/src/pynqrypt.cpp:158]   --->   Operation 24 'or' 'or_ln158' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i6 %or_ln158"   --->   Operation 25 'zext' 'zext_ln186_2' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_9 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln186_2"   --->   Operation 26 'getelementptr' 'p_round_key_V_addr_9' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%p_round_key_V_load_5 = load i6 %p_round_key_V_addr_9"   --->   Operation 27 'load' 'p_round_key_V_load_5' <Predicate = (icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln159 = or i6 %i, i6 3" [hw-impl/src/pynqrypt.cpp:159]   --->   Operation 28 'or' 'or_ln159' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i6 %or_ln159"   --->   Operation 29 'zext' 'zext_ln186_3' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_10 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln186_3"   --->   Operation 30 'getelementptr' 'p_round_key_V_addr_10' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%p_round_key_V_load_6 = load i6 %p_round_key_V_addr_10"   --->   Operation 31 'load' 'p_round_key_V_load_6' <Predicate = (icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln155 = add i6 %i, i6 4" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 32 'add' 'add_ln155' <Predicate = (icmp_ln155)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln155 = store i6 %add_ln155, i6 %i_1" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 33 'store' 'store_ln155' <Predicate = (icmp_ln155)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 34 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i4 %tmp_4"   --->   Operation 35 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = getelementptr i128 %pynqrypt_round_keys_V, i64 0, i64 %zext_ln186"   --->   Operation 36 'getelementptr' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%p_round_key_V_load_5 = load i6 %p_round_key_V_addr_9"   --->   Operation 37 'load' 'p_round_key_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%p_round_key_V_load_6 = load i6 %p_round_key_V_addr_10"   --->   Operation 38 'load' 'p_round_key_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %p_round_key_V_load, i32 %p_round_key_V_load_4, i32 %p_round_key_V_load_5, i32 %p_round_key_V_load_6"   --->   Operation 39 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln368 = store i128 %p_Result_s, i4 %p_Val2_s"   --->   Operation 40 'store' 'store_ln368' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.inc92.i.i" [hw-impl/src/pynqrypt.cpp:155]   --->   Operation 41 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_round_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pynqrypt_round_keys_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                   (alloca           ) [ 0110]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i                     (load             ) [ 0010]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln155            (icmp             ) [ 0110]
empty                 (speclooptripcount) [ 0000]
br_ln155              (br               ) [ 0000]
i_1_cast3             (zext             ) [ 0000]
p_round_key_V_addr    (getelementptr    ) [ 0010]
or_ln157              (or               ) [ 0000]
zext_ln186_1          (zext             ) [ 0000]
p_round_key_V_addr_8  (getelementptr    ) [ 0010]
tmp_4                 (partselect       ) [ 0101]
p_round_key_V_load    (load             ) [ 0101]
p_round_key_V_load_4  (load             ) [ 0101]
or_ln158              (or               ) [ 0000]
zext_ln186_2          (zext             ) [ 0000]
p_round_key_V_addr_9  (getelementptr    ) [ 0101]
or_ln159              (or               ) [ 0000]
zext_ln186_3          (zext             ) [ 0000]
p_round_key_V_addr_10 (getelementptr    ) [ 0101]
add_ln155             (add              ) [ 0000]
store_ln155           (store            ) [ 0000]
specloopname_ln155    (specloopname     ) [ 0000]
zext_ln186            (zext             ) [ 0000]
p_Val2_s              (getelementptr    ) [ 0000]
p_round_key_V_load_5  (load             ) [ 0000]
p_round_key_V_load_6  (load             ) [ 0000]
p_Result_s            (bitconcatenate   ) [ 0000]
store_ln368           (store            ) [ 0000]
br_ln155              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_round_key_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_round_key_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pynqrypt_round_keys_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_round_keys_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_round_key_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="6" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="60" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="0"/>
<pin id="63" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_round_key_V_load/1 p_round_key_V_load_4/1 p_round_key_V_load_5/2 p_round_key_V_load_6/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="p_round_key_V_addr_8_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="6" slack="0"/>
<pin id="69" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_8/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="p_round_key_V_addr_9_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_9/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_round_key_V_addr_10_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="6" slack="0"/>
<pin id="85" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_10/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_Val2_s_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="128" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln368_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln155_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_1_cast3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast3/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="or_ln157_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln157/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln186_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="1"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="4" slack="0"/>
<pin id="137" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="or_ln158_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="1"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln158/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln186_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="or_ln159_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="1"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln186_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln155_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="1"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln155_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="1"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln186_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Result_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="128" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="32" slack="1"/>
<pin id="179" dir="0" index="3" bw="32" slack="0"/>
<pin id="180" dir="0" index="4" bw="32" slack="0"/>
<pin id="181" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="1"/>
<pin id="195" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="201" class="1005" name="icmp_ln155_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_round_key_V_addr_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="1"/>
<pin id="207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_addr "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_round_key_V_addr_8_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="1"/>
<pin id="212" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_addr_8 "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_4_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_round_key_V_load_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_load "/>
</bind>
</comp>

<comp id="225" class="1005" name="p_round_key_V_load_4_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_load_4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="p_round_key_V_addr_9_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_addr_9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="p_round_key_V_addr_10_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_round_key_V_addr_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="64"><net_src comp="48" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="65" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="141" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="151" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="55" pin="7"/><net_sink comp="175" pin=3"/></net>

<net id="184"><net_src comp="55" pin="3"/><net_sink comp="175" pin=4"/></net>

<net id="185"><net_src comp="175" pin="5"/><net_sink comp="96" pin=1"/></net>

<net id="189"><net_src comp="44" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="196"><net_src comp="107" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="204"><net_src comp="110" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="48" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="213"><net_src comp="65" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="218"><net_src comp="132" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="223"><net_src comp="55" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="228"><net_src comp="55" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="233"><net_src comp="73" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="238"><net_src comp="81" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pynqrypt_round_keys_V | {3 }
 - Input state : 
	Port: pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 : p_round_key_V | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln155 : 2
		br_ln155 : 3
		i_1_cast3 : 2
		p_round_key_V_addr : 3
		p_round_key_V_load : 4
		or_ln157 : 2
		zext_ln186_1 : 2
		p_round_key_V_addr_8 : 3
		p_round_key_V_load_4 : 4
	State 2
		p_round_key_V_addr_9 : 1
		p_round_key_V_load_5 : 2
		p_round_key_V_addr_10 : 1
		p_round_key_V_load_6 : 2
		store_ln155 : 1
	State 3
		p_Val2_s : 1
		p_Result_s : 1
		store_ln368 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln155_fu_161  |    0    |    14   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln155_fu_110  |    0    |    10   |
|----------|---------------------|---------|---------|
|          |   i_1_cast3_fu_116  |    0    |    0    |
|          | zext_ln186_1_fu_127 |    0    |    0    |
|   zext   | zext_ln186_2_fu_146 |    0    |    0    |
|          | zext_ln186_3_fu_156 |    0    |    0    |
|          |  zext_ln186_fu_171  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   or_ln157_fu_121   |    0    |    0    |
|    or    |   or_ln158_fu_141   |    0    |    0    |
|          |   or_ln159_fu_151   |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     tmp_4_fu_132    |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  p_Result_s_fu_175  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    24   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_1_reg_186         |    6   |
|          i_reg_193          |    6   |
|      icmp_ln155_reg_201     |    1   |
|p_round_key_V_addr_10_reg_235|    6   |
| p_round_key_V_addr_8_reg_210|    6   |
| p_round_key_V_addr_9_reg_230|    6   |
|  p_round_key_V_addr_reg_205 |    6   |
| p_round_key_V_load_4_reg_225|   32   |
|  p_round_key_V_load_reg_220 |   32   |
|        tmp_4_reg_215        |    4   |
+-----------------------------+--------+
|            Total            |   105  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_55 |  p2  |   4  |   0  |    0   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.6532 ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   40   |
|  Register |    -   |   105  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   105  |   64   |
+-----------+--------+--------+--------+
