# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_supreme_phase3.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \

# Do not sort compile order
nosort
