|separableconvolution5x5_gaussian
clk => clk.IN1
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => data_ready.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => pixelStartUpCounter.OUTPUTSELECT
rst_n => always1.IN1
rst_n => always2.IN1
rst_n => _.IN1
i_pixel[0] => i_pixel[0].IN1
i_pixel[1] => i_pixel[1].IN1
i_pixel[2] => i_pixel[2].IN1
i_pixel[3] => i_pixel[3].IN1
i_pixel[4] => i_pixel[4].IN1
i_pixel[5] => i_pixel[5].IN1
i_pixel[6] => i_pixel[6].IN1
i_pixel[7] => i_pixel[7].IN1
i_pixel_valid => i_pixel_valid.IN1
tap0[0] <= line_buffer5x5_8bit:lbuff3.taps0x
tap0[1] <= line_buffer5x5_8bit:lbuff3.taps0x
tap0[2] <= line_buffer5x5_8bit:lbuff3.taps0x
tap0[3] <= line_buffer5x5_8bit:lbuff3.taps0x
tap0[4] <= line_buffer5x5_8bit:lbuff3.taps0x
tap0[5] <= line_buffer5x5_8bit:lbuff3.taps0x
tap0[6] <= line_buffer5x5_8bit:lbuff3.taps0x
tap0[7] <= line_buffer5x5_8bit:lbuff3.taps0x
tap1[0] <= line_buffer5x5_8bit:lbuff3.taps1x
tap1[1] <= line_buffer5x5_8bit:lbuff3.taps1x
tap1[2] <= line_buffer5x5_8bit:lbuff3.taps1x
tap1[3] <= line_buffer5x5_8bit:lbuff3.taps1x
tap1[4] <= line_buffer5x5_8bit:lbuff3.taps1x
tap1[5] <= line_buffer5x5_8bit:lbuff3.taps1x
tap1[6] <= line_buffer5x5_8bit:lbuff3.taps1x
tap1[7] <= line_buffer5x5_8bit:lbuff3.taps1x
tap2[0] <= line_buffer5x5_8bit:lbuff3.taps2x
tap2[1] <= line_buffer5x5_8bit:lbuff3.taps2x
tap2[2] <= line_buffer5x5_8bit:lbuff3.taps2x
tap2[3] <= line_buffer5x5_8bit:lbuff3.taps2x
tap2[4] <= line_buffer5x5_8bit:lbuff3.taps2x
tap2[5] <= line_buffer5x5_8bit:lbuff3.taps2x
tap2[6] <= line_buffer5x5_8bit:lbuff3.taps2x
tap2[7] <= line_buffer5x5_8bit:lbuff3.taps2x
tap3[0] <= line_buffer5x5_8bit:lbuff3.taps3x
tap3[1] <= line_buffer5x5_8bit:lbuff3.taps3x
tap3[2] <= line_buffer5x5_8bit:lbuff3.taps3x
tap3[3] <= line_buffer5x5_8bit:lbuff3.taps3x
tap3[4] <= line_buffer5x5_8bit:lbuff3.taps3x
tap3[5] <= line_buffer5x5_8bit:lbuff3.taps3x
tap3[6] <= line_buffer5x5_8bit:lbuff3.taps3x
tap3[7] <= line_buffer5x5_8bit:lbuff3.taps3x
o_pixel[0] <= o_pixel.DB_MAX_OUTPUT_PORT_TYPE
o_pixel[1] <= o_pixel.DB_MAX_OUTPUT_PORT_TYPE
o_pixel[2] <= o_pixel.DB_MAX_OUTPUT_PORT_TYPE
o_pixel[3] <= o_pixel.DB_MAX_OUTPUT_PORT_TYPE
o_pixel[4] <= o_pixel.DB_MAX_OUTPUT_PORT_TYPE
o_pixel[5] <= o_pixel.DB_MAX_OUTPUT_PORT_TYPE
o_pixel[6] <= o_pixel.DB_MAX_OUTPUT_PORT_TYPE
o_pixel[7] <= o_pixel.DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[0] <= pixel1[0].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[1] <= pixel1[1].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[2] <= pixel1[2].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[3] <= pixel1[3].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[4] <= pixel1[4].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[5] <= pixel1[5].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[6] <= pixel1[6].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[7] <= pixel1[7].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[8] <= pixel1[8].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[9] <= pixel1[9].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[10] <= pixel1[10].DB_MAX_OUTPUT_PORT_TYPE
pixel1_check[11] <= pixel1[11].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[0] <= pixel2[0].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[1] <= pixel2[1].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[2] <= pixel2[2].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[3] <= pixel2[3].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[4] <= pixel2[4].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[5] <= pixel2[5].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[6] <= pixel2[6].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[7] <= pixel2[7].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[8] <= pixel2[8].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[9] <= pixel2[9].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[10] <= pixel2[10].DB_MAX_OUTPUT_PORT_TYPE
pixel2_check[11] <= pixel2[11].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[0] <= pixel3[0].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[1] <= pixel3[1].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[2] <= pixel3[2].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[3] <= pixel3[3].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[4] <= pixel3[4].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[5] <= pixel3[5].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[6] <= pixel3[6].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[7] <= pixel3[7].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[8] <= pixel3[8].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[9] <= pixel3[9].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[10] <= pixel3[10].DB_MAX_OUTPUT_PORT_TYPE
pixel3_check[11] <= pixel3[11].DB_MAX_OUTPUT_PORT_TYPE
pixelEnable_check <= pixelEnable.DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[0] <= pixelCounter[0].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[1] <= pixelCounter[1].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[2] <= pixelCounter[2].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[3] <= pixelCounter[3].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[4] <= pixelCounter[4].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[5] <= pixelCounter[5].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[6] <= pixelCounter[6].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[7] <= pixelCounter[7].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[8] <= pixelCounter[8].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[9] <= pixelCounter[9].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[10] <= pixelCounter[10].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[11] <= pixelCounter[11].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[12] <= pixelCounter[12].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[13] <= pixelCounter[13].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[14] <= pixelCounter[14].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[15] <= pixelCounter[15].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[16] <= pixelCounter[16].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[17] <= pixelCounter[17].DB_MAX_OUTPUT_PORT_TYPE
pixelCounter1[18] <= pixelCounter[18].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[0] <= pixelRowCounter[0].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[1] <= pixelRowCounter[1].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[2] <= pixelRowCounter[2].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[3] <= pixelRowCounter[3].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[4] <= pixelRowCounter[4].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[5] <= pixelRowCounter[5].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[6] <= pixelRowCounter[6].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[7] <= pixelRowCounter[7].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[8] <= pixelRowCounter[8].DB_MAX_OUTPUT_PORT_TYPE
pixelRowCounter1[9] <= pixelRowCounter[9].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[0] <= pixelStartUpCounter[0].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[1] <= pixelStartUpCounter[1].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[2] <= pixelStartUpCounter[2].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[3] <= pixelStartUpCounter[3].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[4] <= pixelStartUpCounter[4].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[5] <= pixelStartUpCounter[5].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[6] <= pixelStartUpCounter[6].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[7] <= pixelStartUpCounter[7].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[8] <= pixelStartUpCounter[8].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[9] <= pixelStartUpCounter[9].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[10] <= pixelStartUpCounter[10].DB_MAX_OUTPUT_PORT_TYPE
pixelStartUpCounter_check[11] <= pixelStartUpCounter[11].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[0] <= first_conv_out[0].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[1] <= first_conv_out[1].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[2] <= first_conv_out[2].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[3] <= first_conv_out[3].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[4] <= first_conv_out[4].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[5] <= first_conv_out[5].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[6] <= first_conv_out[6].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[7] <= first_conv_out[7].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[8] <= first_conv_out[8].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[9] <= first_conv_out[9].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[10] <= first_conv_out[10].DB_MAX_OUTPUT_PORT_TYPE
first_conv_check[11] <= first_conv_out[11].DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[0] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[1] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[2] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[3] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[4] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[5] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[6] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[7] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[8] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[9] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[10] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
second_conv_check[11] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
shift_out_check[0] <= line_buffer5x5_8bit:lbuff3.shiftout
shift_out_check[1] <= line_buffer5x5_8bit:lbuff3.shiftout
shift_out_check[2] <= line_buffer5x5_8bit:lbuff3.shiftout
shift_out_check[3] <= line_buffer5x5_8bit:lbuff3.shiftout
shift_out_check[4] <= line_buffer5x5_8bit:lbuff3.shiftout
shift_out_check[5] <= line_buffer5x5_8bit:lbuff3.shiftout
shift_out_check[6] <= line_buffer5x5_8bit:lbuff3.shiftout
shift_out_check[7] <= line_buffer5x5_8bit:lbuff3.shiftout


|separableconvolution5x5_gaussian|line_buffer5x5_8bit:lbuff3
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps3x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|separableconvolution5x5_gaussian|line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_mru:auto_generated.shiftin[0]
shiftin[1] => shift_taps_mru:auto_generated.shiftin[1]
shiftin[2] => shift_taps_mru:auto_generated.shiftin[2]
shiftin[3] => shift_taps_mru:auto_generated.shiftin[3]
shiftin[4] => shift_taps_mru:auto_generated.shiftin[4]
shiftin[5] => shift_taps_mru:auto_generated.shiftin[5]
shiftin[6] => shift_taps_mru:auto_generated.shiftin[6]
shiftin[7] => shift_taps_mru:auto_generated.shiftin[7]
clock => shift_taps_mru:auto_generated.clock
clken => shift_taps_mru:auto_generated.clken
shiftout[0] <= shift_taps_mru:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_mru:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_mru:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_mru:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_mru:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_mru:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_mru:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_mru:auto_generated.shiftout[7]
taps[0] <= shift_taps_mru:auto_generated.taps[0]
taps[1] <= shift_taps_mru:auto_generated.taps[1]
taps[2] <= shift_taps_mru:auto_generated.taps[2]
taps[3] <= shift_taps_mru:auto_generated.taps[3]
taps[4] <= shift_taps_mru:auto_generated.taps[4]
taps[5] <= shift_taps_mru:auto_generated.taps[5]
taps[6] <= shift_taps_mru:auto_generated.taps[6]
taps[7] <= shift_taps_mru:auto_generated.taps[7]
taps[8] <= shift_taps_mru:auto_generated.taps[8]
taps[9] <= shift_taps_mru:auto_generated.taps[9]
taps[10] <= shift_taps_mru:auto_generated.taps[10]
taps[11] <= shift_taps_mru:auto_generated.taps[11]
taps[12] <= shift_taps_mru:auto_generated.taps[12]
taps[13] <= shift_taps_mru:auto_generated.taps[13]
taps[14] <= shift_taps_mru:auto_generated.taps[14]
taps[15] <= shift_taps_mru:auto_generated.taps[15]
taps[16] <= shift_taps_mru:auto_generated.taps[16]
taps[17] <= shift_taps_mru:auto_generated.taps[17]
taps[18] <= shift_taps_mru:auto_generated.taps[18]
taps[19] <= shift_taps_mru:auto_generated.taps[19]
taps[20] <= shift_taps_mru:auto_generated.taps[20]
taps[21] <= shift_taps_mru:auto_generated.taps[21]
taps[22] <= shift_taps_mru:auto_generated.taps[22]
taps[23] <= shift_taps_mru:auto_generated.taps[23]
taps[24] <= shift_taps_mru:auto_generated.taps[24]
taps[25] <= shift_taps_mru:auto_generated.taps[25]
taps[26] <= shift_taps_mru:auto_generated.taps[26]
taps[27] <= shift_taps_mru:auto_generated.taps[27]
taps[28] <= shift_taps_mru:auto_generated.taps[28]
taps[29] <= shift_taps_mru:auto_generated.taps[29]
taps[30] <= shift_taps_mru:auto_generated.taps[30]
taps[31] <= shift_taps_mru:auto_generated.taps[31]
aclr => shift_taps_mru:auto_generated.aclr


|separableconvolution5x5_gaussian|line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated
aclr => dffe4.IN0
aclr => cntr_njg:cntr3.aset
clken => altsyncram_p8c1:altsyncram2.clocken0
clken => cntr_14f:cntr1.clk_en
clken => cntr_njg:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_p8c1:altsyncram2.clock0
clock => cntr_14f:cntr1.clock
clock => cntr_njg:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_p8c1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_p8c1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_p8c1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_p8c1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_p8c1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_p8c1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_p8c1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_p8c1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_p8c1:altsyncram2.q_b[24]
shiftout[1] <= altsyncram_p8c1:altsyncram2.q_b[25]
shiftout[2] <= altsyncram_p8c1:altsyncram2.q_b[26]
shiftout[3] <= altsyncram_p8c1:altsyncram2.q_b[27]
shiftout[4] <= altsyncram_p8c1:altsyncram2.q_b[28]
shiftout[5] <= altsyncram_p8c1:altsyncram2.q_b[29]
shiftout[6] <= altsyncram_p8c1:altsyncram2.q_b[30]
shiftout[7] <= altsyncram_p8c1:altsyncram2.q_b[31]
taps[0] <= altsyncram_p8c1:altsyncram2.q_b[0]
taps[1] <= altsyncram_p8c1:altsyncram2.q_b[1]
taps[2] <= altsyncram_p8c1:altsyncram2.q_b[2]
taps[3] <= altsyncram_p8c1:altsyncram2.q_b[3]
taps[4] <= altsyncram_p8c1:altsyncram2.q_b[4]
taps[5] <= altsyncram_p8c1:altsyncram2.q_b[5]
taps[6] <= altsyncram_p8c1:altsyncram2.q_b[6]
taps[7] <= altsyncram_p8c1:altsyncram2.q_b[7]
taps[8] <= altsyncram_p8c1:altsyncram2.q_b[8]
taps[9] <= altsyncram_p8c1:altsyncram2.q_b[9]
taps[10] <= altsyncram_p8c1:altsyncram2.q_b[10]
taps[11] <= altsyncram_p8c1:altsyncram2.q_b[11]
taps[12] <= altsyncram_p8c1:altsyncram2.q_b[12]
taps[13] <= altsyncram_p8c1:altsyncram2.q_b[13]
taps[14] <= altsyncram_p8c1:altsyncram2.q_b[14]
taps[15] <= altsyncram_p8c1:altsyncram2.q_b[15]
taps[16] <= altsyncram_p8c1:altsyncram2.q_b[16]
taps[17] <= altsyncram_p8c1:altsyncram2.q_b[17]
taps[18] <= altsyncram_p8c1:altsyncram2.q_b[18]
taps[19] <= altsyncram_p8c1:altsyncram2.q_b[19]
taps[20] <= altsyncram_p8c1:altsyncram2.q_b[20]
taps[21] <= altsyncram_p8c1:altsyncram2.q_b[21]
taps[22] <= altsyncram_p8c1:altsyncram2.q_b[22]
taps[23] <= altsyncram_p8c1:altsyncram2.q_b[23]
taps[24] <= altsyncram_p8c1:altsyncram2.q_b[24]
taps[25] <= altsyncram_p8c1:altsyncram2.q_b[25]
taps[26] <= altsyncram_p8c1:altsyncram2.q_b[26]
taps[27] <= altsyncram_p8c1:altsyncram2.q_b[27]
taps[28] <= altsyncram_p8c1:altsyncram2.q_b[28]
taps[29] <= altsyncram_p8c1:altsyncram2.q_b[29]
taps[30] <= altsyncram_p8c1:altsyncram2.q_b[30]
taps[31] <= altsyncram_p8c1:altsyncram2.q_b[31]


|separableconvolution5x5_gaussian|line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|altsyncram_p8c1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
aclr0 => ram_block5a20.CLR0
aclr0 => ram_block5a21.CLR0
aclr0 => ram_block5a22.CLR0
aclr0 => ram_block5a23.CLR0
aclr0 => ram_block5a24.CLR0
aclr0 => ram_block5a25.CLR0
aclr0 => ram_block5a26.CLR0
aclr0 => ram_block5a27.CLR0
aclr0 => ram_block5a28.CLR0
aclr0 => ram_block5a29.CLR0
aclr0 => ram_block5a30.CLR0
aclr0 => ram_block5a31.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
clocken0 => ram_block5a24.ENA0
clocken0 => ram_block5a25.ENA0
clocken0 => ram_block5a26.ENA0
clocken0 => ram_block5a27.ENA0
clocken0 => ram_block5a28.ENA0
clocken0 => ram_block5a29.ENA0
clocken0 => ram_block5a30.ENA0
clocken0 => ram_block5a31.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a31.PORTAWE


|separableconvolution5x5_gaussian|line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|cntr_14f:cntr1
clk_en => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|separableconvolution5x5_gaussian|line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|cntr_14f:cntr1|cmpr_frb:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|separableconvolution5x5_gaussian|line_buffer5x5_8bit:lbuff3|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_mru:auto_generated|cntr_njg:cntr3
aset => counter_reg_bit[2].IN0
clk_en => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


