
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088051                       # Number of seconds simulated
sim_ticks                                 88051325000                       # Number of ticks simulated
final_tick                                88051325000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1836080                       # Simulator instruction rate (inst/s)
host_op_rate                                  3029217                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3611299541                       # Simulator tick rate (ticks/s)
host_mem_usage                                 673764                       # Number of bytes of host memory used
host_seconds                                    24.38                       # Real time elapsed on the host
sim_insts                                    44767591                       # Number of instructions simulated
sim_ops                                      73858874                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          497856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             544704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46848                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8511                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             532053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5654157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6186210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        532053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           532053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            532053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5654157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6186210                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998402                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428511                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176102650                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767591                       # Number of instructions committed
system.cpu.committedOps                      73858874                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334897                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246113                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334897                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564216                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004130                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729328                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993551                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823170                       # number of memory refs
system.cpu.num_load_insts                    20998394                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176102650                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689970                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851833     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997422     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858874                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.405476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46993                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.790926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.405476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693349                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693349                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958489                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5801668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5801668                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26760157                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26760157                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26760157                       # number of overall hits
system.cpu.dcache.overall_hits::total        26760157                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39913                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23108                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        63021                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63021                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        63021                       # number of overall misses
system.cpu.dcache.overall_misses::total         63021                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1116465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1116465000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    640489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    640489500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1756954500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1756954500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1756954500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1756954500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823178                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823178                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003967                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002349                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27972.465112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27972.465112                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27717.219145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27717.219145                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27878.873709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27878.873709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27878.873709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27878.873709                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        44059                       # number of writebacks
system.cpu.dcache.writebacks::total             44059                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39913                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39913                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        23108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        23108                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        63021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        63021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63021                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1076552000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1076552000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    617381500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    617381500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1693933500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1693933500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1693933500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1693933500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002349                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26972.465112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26972.465112                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 26717.219145                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26717.219145                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26878.873709                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26878.873709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26878.873709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26878.873709                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46481                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.177654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               753                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78922.325365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.177654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857775                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857775                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427758                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427758                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427758                       # number of overall hits
system.cpu.icache.overall_hits::total        59427758                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          753                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           753                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          753                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            753                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          753                       # number of overall misses
system.cpu.icache.overall_misses::total           753                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    106774000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    106774000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    106774000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    106774000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    106774000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    106774000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428511                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 141798.140770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 141798.140770                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 141798.140770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 141798.140770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 141798.140770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 141798.140770                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          303                       # number of writebacks
system.cpu.icache.writebacks::total               303                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          753                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          753                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          753                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    106021000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106021000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    106021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106021000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    106021000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106021000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 140798.140770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 140798.140770                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 140798.140770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 140798.140770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 140798.140770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 140798.140770                       # average overall mshr miss latency
system.cpu.icache.replacements                    303                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.205614                       # Cycle average of tags in use
system.l2.tags.total_refs                      110529                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.222855                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.671560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          9.232624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2029.301430                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.990870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997659                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    910630                       # Number of tag accesses
system.l2.tags.data_accesses                   910630                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        44059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44059                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              303                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             16028                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16028                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                268                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   268                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21470                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21738                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21754                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                21738                       # number of overall hits
system.l2.overall_hits::total                   21754                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6812                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              737                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18443                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 737                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25255                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25992                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                737                       # number of overall misses
system.l2.overall_misses::cpu.data              25255                       # number of overall misses
system.l2.overall_misses::total                 25992                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    411607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     411607000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    104719500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104719500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    791239500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    791239500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     104719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1202846500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1307566000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    104719500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1202846500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1307566000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        44059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          303                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         16028                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16028                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               753                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             46993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47746                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              753                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            46993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47746                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.962147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962147                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978752                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.462080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.462080                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978752                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.537420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.544381                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978752                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.537420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.544381                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 60423.810922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 60423.810922                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 142088.873813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 142088.873813                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 42901.886895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 42901.886895                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 142088.873813                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 47628.053851                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 50306.478917                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 142088.873813                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 47628.053851                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 50306.478917                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                22280                       # number of writebacks
system.l2.writebacks::total                     22280                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6812                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18443                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25992                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    343487000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    343487000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     97349500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97349500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    606809500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    606809500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     97349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    950296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1047646000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     97349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    950296500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1047646000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.962147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.462080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.462080                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.537420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.544381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.537420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.544381                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 50423.810922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50423.810922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 132088.873813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 132088.873813                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 32901.886895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 32901.886895                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 132088.873813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 37628.053851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40306.478917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 132088.873813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 37628.053851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40306.478917                       # average overall mshr miss latency
system.l2.replacements                          24126                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  7916.339747                       # Cycle average of tags in use
system.l3.tags.total_refs                       49539                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      8511                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.820585                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        627.892947                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       7288.446800                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.038324                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.444851                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.483175                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8453                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8387                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.515930                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    107597                       # Number of tag accesses
system.l3.tags.data_accesses                   107597                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        22280                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            22280                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                104                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          17372                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17377                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 17476                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17481                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    5                       # number of overall hits
system.l3.overall_hits::cpu.data                17476                       # number of overall hits
system.l3.overall_hits::total                   17481                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6708                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6708                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          732                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1071                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1803                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 732                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7779                       # number of demand (read+write) misses
system.l3.demand_misses::total                   8511                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                732                       # number of overall misses
system.l3.overall_misses::cpu.data               7779                       # number of overall misses
system.l3.overall_misses::total                  8511                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    266839000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     266839000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     89160000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    117298500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    206458500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      89160000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     384137500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        473297500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     89160000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    384137500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       473297500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        22280                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        22280                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6812                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6812                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          737                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        18443                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19180                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               737                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             25255                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25992                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              737                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            25255                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25992                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.984733                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.984733                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.993216                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.058071                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.094004                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.993216                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.308018                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.327447                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.993216                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.308018                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.327447                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 39779.218843                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 39779.218843                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 121803.278689                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 109522.408964                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 114508.319468                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 121803.278689                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 49381.347217                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 55610.092821                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 121803.278689                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 49381.347217                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 55610.092821                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6708                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6708                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          732                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1071                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1803                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            732                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7779                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              8511                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           732                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7779                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             8511                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    159511000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    159511000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     77448000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    100162500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    177610500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     77448000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    259673500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    337121500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     77448000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    259673500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    337121500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.984733                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.984733                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.993216                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.058071                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.094004                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.993216                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.308018                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.327447                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.993216                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.308018                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.327447                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 23779.218843                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 23779.218843                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 105803.278689                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93522.408964                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 98508.319468                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 105803.278689                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 33381.347217                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 39610.092821                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 105803.278689                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 33381.347217                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 39610.092821                       # average overall mshr miss latency
system.l3.replacements                             58                       # number of replacements
system.membus.snoop_filter.tot_requests          8520                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1803                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6708                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1803                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        17031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        17031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8511                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8535500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42570500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       110558                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        62812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            652                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4321                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           16028                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          16028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7080                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7080                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           753                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39913                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       172523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                174332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5827328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5894912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24179                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1425920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085845                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  87300     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    653      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           99641000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1129500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78503500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        49543                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        23551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops             53                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88051325000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19180                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22280                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1329                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6812                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6812                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19180                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        75535                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3089408                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                              58                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            26050                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002035                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.045061                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  25997     99.80%     99.80% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     53      0.20%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              26050                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           47051500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          38988000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
