

================================================================
== Vivado HLS Report for 'operator_int_div9'
================================================================
* Date:           Thu Aug  2 15:36:31 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div9
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    31.977|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 24.8>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_13_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 30, i32 31) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 4 'partselect' 'p_Result_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.55ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_i_i, i4 0) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 5 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i2, i4 } %call_ret_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 6 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i2, i4 } %call_ret_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 7 'extractvalue' 'r_V_ret_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_13_1_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 28, i32 29) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 8 'partselect' 'p_Result_13_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.55ns)   --->   "%call_ret_1_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_1_i_i, i4 %r_V_ret_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 9 'call' 'call_ret_1_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%q_chunk_V_0_1_i_i = extractvalue { i2, i4 } %call_ret_1_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 10 'extractvalue' 'q_chunk_V_0_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i2, i4 } %call_ret_1_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 11 'extractvalue' 'r_V_ret_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_13_2_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 26, i32 27) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 12 'partselect' 'p_Result_13_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.55ns)   --->   "%call_ret_2_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_2_i_i, i4 %r_V_ret_1_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 13 'call' 'call_ret_2_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 14 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 15 'extractvalue' 'r_V_ret_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_13_3_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 24, i32 25) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 16 'partselect' 'p_Result_13_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.55ns)   --->   "%call_ret_3_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_3_i_i, i4 %r_V_ret_2_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 17 'call' 'call_ret_3_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 18 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 19 'extractvalue' 'r_V_ret_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_13_4_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 22, i32 23) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 20 'partselect' 'p_Result_13_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.55ns)   --->   "%call_ret_4_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_4_i_i, i4 %r_V_ret_3_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 21 'call' 'call_ret_4_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 22 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 23 'extractvalue' 'r_V_ret_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_13_5_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 20, i32 21) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 24 'partselect' 'p_Result_13_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.55ns)   --->   "%call_ret_5_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_5_i_i, i4 %r_V_ret_4_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 25 'call' 'call_ret_5_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 26 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 27 'extractvalue' 'r_V_ret_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_13_6_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 18, i32 19) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 28 'partselect' 'p_Result_13_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.55ns)   --->   "%call_ret_6_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_6_i_i, i4 %r_V_ret_5_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 29 'call' 'call_ret_6_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 30 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 31 'extractvalue' 'r_V_ret_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_13_7_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 16, i32 17) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 32 'partselect' 'p_Result_13_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_13_8_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 14, i32 15) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 33 'partselect' 'p_Result_13_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_13_9_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 12, i32 13) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 34 'partselect' 'p_Result_13_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_13_i_i_4 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 10, i32 11) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 35 'partselect' 'p_Result_13_i_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_13_10_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 8, i32 9) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 36 'partselect' 'p_Result_13_10_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_13_11_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 6, i32 7) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 37 'partselect' 'p_Result_13_11_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_13_12_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 4, i32 5) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 38 'partselect' 'p_Result_13_12_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_13_13_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 2, i32 3) nounwind" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 39 'partselect' 'p_Result_13_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %in_read to i2" [test.cpp:5097->test.cpp:5106->test.cpp:5110]   --->   Operation 40 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 31.9>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !139"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !145"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @operator_int_div9_st) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.55ns)   --->   "%call_ret_7_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_7_i_i, i4 %r_V_ret_6_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 44 'call' 'call_ret_7_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 45 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 46 'extractvalue' 'r_V_ret_7_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.55ns)   --->   "%call_ret_8_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_8_i_i, i4 %r_V_ret_7_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 47 'call' 'call_ret_8_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 48 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 49 'extractvalue' 'r_V_ret_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.55ns)   --->   "%call_ret_9_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_9_i_i, i4 %r_V_ret_8_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 50 'call' 'call_ret_9_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 51 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 52 'extractvalue' 'r_V_ret_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.55ns)   --->   "%call_ret_i_i_5 = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_i_i_4, i4 %r_V_ret_9_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 53 'call' 'call_ret_i_i_5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i_6 = extractvalue { i2, i4 } %call_ret_i_i_5, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 54 'extractvalue' 'q_chunk_V_0_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_7 = extractvalue { i2, i4 } %call_ret_i_i_5, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 55 'extractvalue' 'r_V_ret_i_i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.55ns)   --->   "%call_ret_10_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_10_i_i, i4 %r_V_ret_i_i_7) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 56 'call' 'call_ret_10_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 57 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 58 'extractvalue' 'r_V_ret_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.55ns)   --->   "%call_ret_11_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_11_i_i, i4 %r_V_ret_10_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 59 'call' 'call_ret_11_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 60 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 61 'extractvalue' 'r_V_ret_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.55ns)   --->   "%call_ret_12_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_12_i_i, i4 %r_V_ret_11_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 62 'call' 'call_ret_12_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i2, i4 } %call_ret_12_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 63 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_ret_12_i_i = extractvalue { i2, i4 } %call_ret_12_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 64 'extractvalue' 'r_V_ret_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.55ns)   --->   "%call_ret_13_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_13_13_i_i, i4 %r_V_ret_12_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 65 'call' 'call_ret_13_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%q_chunk_V_0_13_i_i = extractvalue { i2, i4 } %call_ret_13_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 66 'extractvalue' 'q_chunk_V_0_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_ret_13_i_i = extractvalue { i2, i4 } %call_ret_13_i_i, 1" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 67 'extractvalue' 'r_V_ret_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.55ns)   --->   "%call_ret_14_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %tmp, i4 %r_V_ret_13_i_i) nounwind" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 68 'call' 'call_ret_14_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%q_chunk_V_0_14_i_i = extractvalue { i2, i4 } %call_ret_14_i_i, 0" [test.cpp:5098->test.cpp:5106->test.cpp:5110]   --->   Operation 69 'extractvalue' 'q_chunk_V_0_14_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%agg_result_V_0_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %q_chunk_V_0_i_i, i2 %q_chunk_V_0_1_i_i, i2 %q_chunk_V_0_2_i_i, i2 %q_chunk_V_0_3_i_i, i2 %q_chunk_V_0_4_i_i, i2 %q_chunk_V_0_5_i_i, i2 %q_chunk_V_0_6_i_i, i2 %q_chunk_V_0_7_i_i, i2 %q_chunk_V_0_8_i_i, i2 %q_chunk_V_0_9_i_i, i2 %q_chunk_V_0_i_i_6, i2 %q_chunk_V_0_10_i_i, i2 %q_chunk_V_0_11_i_i, i2 %q_chunk_V_0_12_i_i, i2 %q_chunk_V_0_13_i_i, i2 %q_chunk_V_0_14_i_i) nounwind" [test.cpp:5099->test.cpp:5106->test.cpp:5110]   --->   Operation 70 'bitconcatenate' 'agg_result_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret i32 %agg_result_V_0_i_i" [test.cpp:5110]   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 35ns, clock uncertainty: 4.38ns.

 <State 1>: 24.9ns
The critical path consists of the following:
	wire read on port 'in_r' [5]  (0 ns)
	'call' operation ('call_ret_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [7]  (3.55 ns)
	'call' operation ('call_ret_1_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [11]  (3.55 ns)
	'call' operation ('call_ret_2_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [15]  (3.55 ns)
	'call' operation ('call_ret_3_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [19]  (3.55 ns)
	'call' operation ('call_ret_4_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [23]  (3.55 ns)
	'call' operation ('call_ret_5_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [27]  (3.55 ns)
	'call' operation ('call_ret_6_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [31]  (3.55 ns)

 <State 2>: 32ns
The critical path consists of the following:
	'call' operation ('call_ret_7_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [35]  (3.55 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [39]  (3.55 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [43]  (3.55 ns)
	'call' operation ('call_ret_i_i_5', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [47]  (3.55 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [51]  (3.55 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [55]  (3.55 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [59]  (3.55 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [63]  (3.55 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' [67]  (3.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
