xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Nov 28, 2024 at 17:01:09 -03
xrun
	-64bit
	tb_sinaleira2.sv
	sinaleira2.sv
	+gui
	+access+rw
	-s
Recompiling... reason: file './sinaleira2.sv' is newer than expected.
	expected: Thu Nov 28 16:58:32 2024
	actual:   Thu Nov 28 17:00:55 2024
file: sinaleira2.sv
	module worklib.sinaleira2:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb_sinaleira2
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.sinaleira2:sv <0x3f412b49>
			streams:   4, words:  3489
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              14      14
		Scalar wires:            3       -
		Always blocks:           4       4
		Initial blocks:          6       6
		Pseudo assignments:      3       3
		Simulation timescale:  1ms
	Writing initial simulation snapshot: worklib.tb_sinaleira2:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> 
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> 
-------------------------------------
Relinquished control to SimVision...
# Restoring simulation environment...
xcelium> input -quiet .reinvoke.sim
xcelium> file delete .reinvoke.sim
xcelium> run
Comecou o teste
xmsim: *W,DFUSE: $dumpfile test.vcd is already in use (VCD file).
            File: ./tb_sinaleira2.sv, line = 27, pos = 12
           Scope: tb_sinaleira2
            Time: 0 FS + 0

xmsim: *W,VCDFUSE: Default VCD file name verilog.dump already in use (VCD file).
            Time: 0 FS + 2

xmsim: *W,OLDURR: The default algorithm for $urandom_range and randcase is used. It can have distribution problems..
Simulation complete via $finish(1) at time 50 S + 0
./tb_sinaleira2.sv:48     #50s $finish();
xcelium> ...Regained control from SimVision
-------------------------------------
TOOL:	xrun(64)	22.09-s013: Exiting on Nov 28, 2024 at 17:07:59 -03  (total: 00:06:50)
