-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of vgca_top_tb
--
-- Generated
--  by:  wig
--  on:  Wed Aug 18 12:40:14 2004
--  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: vgca_top_tb-rtl-a.vhd,v 1.2 2004/08/18 10:46:57 wig Exp $
-- $Date: 2004/08/18 10:46:57 $
-- $Log: vgca_top_tb-rtl-a.vhd,v $
-- Revision 1.2  2004/08/18 10:46:57  wig
-- reworked some testcases
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.45 2004/08/09 15:48:14 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of vgca_top_tb
--
architecture rtl of vgca_top_tb is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component vgca_top	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for dut
		dut: vgca_top

		;
		-- End of Generated Instance Port Map for dut



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
