Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date              : Sat Dec  5 14:29:25 2015
| Host              : eecs-digital-24 running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design            : labkit
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 338 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[1]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[2]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[3]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[4]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[5]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[6]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[7]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[8]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[9]/C (HIGH)

 There are 31 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2200 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.860        0.000                      0                  226        0.148        0.000                      0                  226        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
pixelclk/inst/clk_100mhz  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pixelclk/inst/clk_100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_0           9.647        0.000                      0                  224        0.148        0.000                      0                  224        7.192        0.000                       0                   119  
  clkfbout_clk_wiz_0                                                                                                                                                       48.408        0.000                       0                     3  
sys_clk_pin                     8.860        0.000                      0                    2        0.266        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pixelclk/inst/clk_100mhz
  To Clock:  pixelclk/inst/clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk/inst/clk_100mhz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pixelclk/inst/clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.647ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/obstacle_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.470ns (26.183%)  route 4.144ns (73.817%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 16.530 - 15.385 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.244     1.248    vga2/clock_65mhz
    SLICE_X48Y91                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.341     1.589 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.653     3.242    o/I10[9]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.097     3.339 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.316     3.655    o/n_2_stacle_index[3]_i_184
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     4.066 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.066    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.158 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.158    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.250 f  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.635     4.885    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.097     4.982 f  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.923     5.905    o/n_2_stacle_index[3]_i_12
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.095     6.000 f  o/stacle_index[2]_i_2/O
                         net (fo=4, routed)           0.617     6.617    o/n_2_stacle_index[2]_i_2
    SLICE_X47Y97         LUT6 (Prop_lut6_I5_O)        0.245     6.862 r  o/stacle_index[2]_i_1/O
                         net (fo=1, routed)           0.000     6.862    o/n_2_stacle_index[2]_i_1
    SLICE_X47Y97         FDRE                                         r  o/obstacle_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.143    16.530    o/clock_65mhz
    SLICE_X47Y97                                                      r  o/obstacle_index_reg[2]/C
                         clock pessimism              0.078    16.608    
                         clock uncertainty           -0.132    16.476    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.033    16.509    o/obstacle_index_reg[2]
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  9.647    

Slack (MET) :             9.837ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/obstacle_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.470ns (27.105%)  route 3.953ns (72.895%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 16.530 - 15.385 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.244     1.248    vga2/clock_65mhz
    SLICE_X48Y91                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.341     1.589 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.653     3.242    o/I10[9]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.097     3.339 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.316     3.655    o/n_2_stacle_index[3]_i_184
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     4.066 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.066    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.158 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.158    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.250 f  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.635     4.885    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.097     4.982 f  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.923     5.905    o/n_2_stacle_index[3]_i_12
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.095     6.000 f  o/stacle_index[2]_i_2/O
                         net (fo=4, routed)           0.426     6.426    o/n_2_stacle_index[2]_i_2
    SLICE_X47Y97         LUT5 (Prop_lut5_I2_O)        0.245     6.671 r  o/stacle_index[1]_i_1/O
                         net (fo=1, routed)           0.000     6.671    o/n_2_stacle_index[1]_i_1
    SLICE_X47Y97         FDRE                                         r  o/obstacle_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.143    16.530    o/clock_65mhz
    SLICE_X47Y97                                                      r  o/obstacle_index_reg[1]/C
                         clock pessimism              0.078    16.608    
                         clock uncertainty           -0.132    16.476    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.032    16.508    o/obstacle_index_reg[1]
  -------------------------------------------------------------------
                         required time                         16.508    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  9.837    

Slack (MET) :             9.927ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 1.470ns (27.574%)  route 3.861ns (72.426%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 16.530 - 15.385 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.244     1.248    vga2/clock_65mhz
    SLICE_X48Y91                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.341     1.589 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.653     3.242    o/I10[9]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.097     3.339 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.316     3.655    o/n_2_stacle_index[3]_i_184
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     4.066 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.066    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.158 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.158    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.250 r  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.635     4.885    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.097     4.982 r  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.923     5.905    o/n_2_stacle_index[3]_i_12
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.095     6.000 r  o/stacle_index[2]_i_2/O
                         net (fo=4, routed)           0.334     6.334    o/n_2_stacle_index[2]_i_2
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.245     6.579 r  o/enabled_pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     6.579    o/n_2_enabled_pixel[1]_i_1
    SLICE_X48Y97         FDRE                                         r  o/enabled_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.143    16.530    o/clock_65mhz
    SLICE_X48Y97                                                      r  o/enabled_pixel_reg[1]/C
                         clock pessimism              0.078    16.608    
                         clock uncertainty           -0.132    16.476    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.030    16.506    o/enabled_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         16.506    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  9.927    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.470ns (27.599%)  route 3.856ns (72.401%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 16.530 - 15.385 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.244     1.248    vga2/clock_65mhz
    SLICE_X48Y91                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.341     1.589 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.653     3.242    o/I10[9]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.097     3.339 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.316     3.655    o/n_2_stacle_index[3]_i_184
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     4.066 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.066    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.158 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.158    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.250 r  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.635     4.885    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.097     4.982 r  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.923     5.905    o/n_2_stacle_index[3]_i_12
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.095     6.000 r  o/stacle_index[2]_i_2/O
                         net (fo=4, routed)           0.329     6.329    o/n_2_stacle_index[2]_i_2
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.245     6.574 r  o/enabled_pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     6.574    o/n_2_enabled_pixel[7]_i_1
    SLICE_X48Y97         FDRE                                         r  o/enabled_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.143    16.530    o/clock_65mhz
    SLICE_X48Y97                                                      r  o/enabled_pixel_reg[7]/C
                         clock pessimism              0.078    16.608    
                         clock uncertainty           -0.132    16.476    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.032    16.508    o/enabled_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         16.508    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             10.069ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.427ns (27.497%)  route 3.763ns (72.503%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 16.530 - 15.385 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.244     1.248    vga2/clock_65mhz
    SLICE_X48Y91                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.341     1.589 r  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          2.212     3.801    o/I10[9]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.097     3.898 r  o/stacle_index[3]_i_90/O
                         net (fo=1, routed)           0.000     3.898    vga2/I17[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.310 r  vga2/obstacle_index_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.001     4.310    vga2/n_2_obstacle_index_reg[3]_i_39
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.469 r  vga2/obstacle_index_reg[3]_i_17/O[0]
                         net (fo=1, routed)           0.306     4.775    o/I12[0]
    SLICE_X45Y99         LUT6 (Prop_lut6_I4_O)        0.224     4.999 r  o/stacle_index[3]_i_9/O
                         net (fo=4, routed)           0.513     5.512    o/n_2_stacle_index[3]_i_9
    SLICE_X48Y98         LUT3 (Prop_lut3_I2_O)        0.097     5.609 f  o/stacle_index[3]_i_3/O
                         net (fo=5, routed)           0.731     6.340    o/n_2_stacle_index[3]_i_3
    SLICE_X47Y97         LUT4 (Prop_lut4_I2_O)        0.097     6.437 r  o/enabled_pixel[8]_i_1/O
                         net (fo=1, routed)           0.000     6.437    o/n_2_enabled_pixel[8]_i_1
    SLICE_X47Y97         FDRE                                         r  o/enabled_pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.143    16.530    o/clock_65mhz
    SLICE_X47Y97                                                      r  o/enabled_pixel_reg[8]/C
                         clock pessimism              0.078    16.608    
                         clock uncertainty           -0.132    16.476    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.030    16.506    o/enabled_pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         16.506    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                 10.069    

Slack (MET) :             10.103ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/obstacle_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.427ns (27.497%)  route 3.763ns (72.503%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 16.530 - 15.385 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.244     1.248    vga2/clock_65mhz
    SLICE_X48Y91                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.341     1.589 r  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          2.212     3.801    o/I10[9]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.097     3.898 r  o/stacle_index[3]_i_90/O
                         net (fo=1, routed)           0.000     3.898    vga2/I17[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.310 r  vga2/obstacle_index_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.001     4.310    vga2/n_2_obstacle_index_reg[3]_i_39
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.469 f  vga2/obstacle_index_reg[3]_i_17/O[0]
                         net (fo=1, routed)           0.306     4.775    o/I12[0]
    SLICE_X45Y99         LUT6 (Prop_lut6_I4_O)        0.224     4.999 f  o/stacle_index[3]_i_9/O
                         net (fo=4, routed)           0.513     5.512    o/n_2_stacle_index[3]_i_9
    SLICE_X48Y98         LUT3 (Prop_lut3_I2_O)        0.097     5.609 r  o/stacle_index[3]_i_3/O
                         net (fo=5, routed)           0.731     6.340    o/n_2_stacle_index[3]_i_3
    SLICE_X47Y97         LUT5 (Prop_lut5_I1_O)        0.097     6.437 r  o/stacle_index[3]_i_1/O
                         net (fo=1, routed)           0.000     6.437    o/n_2_stacle_index[3]_i_1
    SLICE_X47Y97         FDRE                                         r  o/obstacle_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.143    16.530    o/clock_65mhz
    SLICE_X47Y97                                                      r  o/obstacle_index_reg[3]/C
                         clock pessimism              0.078    16.608    
                         clock uncertainty           -0.132    16.476    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.064    16.540    o/obstacle_index_reg[3]
  -------------------------------------------------------------------
                         required time                         16.540    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                 10.103    

Slack (MET) :             10.183ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/obstacle_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 1.589ns (31.294%)  route 3.489ns (68.706%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 16.530 - 15.385 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.244     1.248    vga2/clock_65mhz
    SLICE_X48Y91                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.341     1.589 r  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          2.212     3.801    o/I10[9]
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.097     3.898 r  o/stacle_index[3]_i_90/O
                         net (fo=1, routed)           0.000     3.898    vga2/I17[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.310 r  vga2/obstacle_index_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.001     4.310    vga2/n_2_obstacle_index_reg[3]_i_39
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.469 f  vga2/obstacle_index_reg[3]_i_17/O[0]
                         net (fo=1, routed)           0.306     4.775    o/I12[0]
    SLICE_X45Y99         LUT6 (Prop_lut6_I4_O)        0.224     4.999 f  o/stacle_index[3]_i_9/O
                         net (fo=4, routed)           0.513     5.512    o/n_2_stacle_index[3]_i_9
    SLICE_X48Y98         LUT5 (Prop_lut5_I4_O)        0.111     5.623 r  o/stacle_index[0]_i_2/O
                         net (fo=1, routed)           0.457     6.080    o/n_2_stacle_index[0]_i_2
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.245     6.325 r  o/stacle_index[0]_i_1/O
                         net (fo=1, routed)           0.000     6.325    o/n_2_stacle_index[0]_i_1
    SLICE_X48Y97         FDRE                                         r  o/obstacle_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.143    16.530    o/clock_65mhz
    SLICE_X48Y97                                                      r  o/obstacle_index_reg[0]/C
                         clock pessimism              0.078    16.608    
                         clock uncertainty           -0.132    16.476    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.032    16.508    o/obstacle_index_reg[0]
  -------------------------------------------------------------------
                         required time                         16.508    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                 10.183    

Slack (MET) :             11.486ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.054ns (29.504%)  route 2.518ns (70.496%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 16.532 - 15.385 ) 
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.248     1.252    vga2/clock_65mhz
    SLICE_X41Y91                                                      r  vga2/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.341     1.593 r  vga2/hcount_reg[10]/Q
                         net (fo=35, routed)          1.646     3.239    vga2/hcount[10]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.097     3.336 r  vga2/obstacle_hit_i_10/O
                         net (fo=1, routed)           0.000     3.336    a/S[0]
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     3.703 r  a/obstacle_hit_reg_i_3/CO[1]
                         net (fo=2, routed)           0.519     4.222    o/I24[0]
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.249     4.471 r  o/stacle_hit_i_1/O
                         net (fo=5, routed)           0.353     4.824    control/E[0]
    SLICE_X45Y97         FDRE                                         r  control/hit_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.145    16.532    control/CLK
    SLICE_X45Y97                                                      r  control/hit_index_reg[0]/C
                         clock pessimism              0.060    16.592    
                         clock uncertainty           -0.132    16.460    
    SLICE_X45Y97         FDRE (Setup_fdre_C_CE)      -0.150    16.310    control/hit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                 11.486    

Slack (MET) :             11.486ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.054ns (29.504%)  route 2.518ns (70.496%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 16.532 - 15.385 ) 
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.248     1.252    vga2/clock_65mhz
    SLICE_X41Y91                                                      r  vga2/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.341     1.593 r  vga2/hcount_reg[10]/Q
                         net (fo=35, routed)          1.646     3.239    vga2/hcount[10]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.097     3.336 r  vga2/obstacle_hit_i_10/O
                         net (fo=1, routed)           0.000     3.336    a/S[0]
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     3.703 r  a/obstacle_hit_reg_i_3/CO[1]
                         net (fo=2, routed)           0.519     4.222    o/I24[0]
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.249     4.471 r  o/stacle_hit_i_1/O
                         net (fo=5, routed)           0.353     4.824    control/E[0]
    SLICE_X45Y97         FDRE                                         r  control/hit_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.145    16.532    control/CLK
    SLICE_X45Y97                                                      r  control/hit_index_reg[1]/C
                         clock pessimism              0.060    16.592    
                         clock uncertainty           -0.132    16.460    
    SLICE_X45Y97         FDRE (Setup_fdre_C_CE)      -0.150    16.310    control/hit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                 11.486    

Slack (MET) :             11.486ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.054ns (29.504%)  route 2.518ns (70.496%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 16.532 - 15.385 ) 
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.248     1.252    vga2/clock_65mhz
    SLICE_X41Y91                                                      r  vga2/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.341     1.593 r  vga2/hcount_reg[10]/Q
                         net (fo=35, routed)          1.646     3.239    vga2/hcount[10]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.097     3.336 r  vga2/obstacle_hit_i_10/O
                         net (fo=1, routed)           0.000     3.336    a/S[0]
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     3.703 r  a/obstacle_hit_reg_i_3/CO[1]
                         net (fo=2, routed)           0.519     4.222    o/I24[0]
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.249     4.471 r  o/stacle_hit_i_1/O
                         net (fo=5, routed)           0.353     4.824    control/E[0]
    SLICE_X45Y97         FDRE                                         r  control/hit_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.145    16.532    control/CLK
    SLICE_X45Y97                                                      r  control/hit_index_reg[2]/C
                         clock pessimism              0.060    16.592    
                         clock uncertainty           -0.132    16.460    
    SLICE_X45Y97         FDRE (Setup_fdre_C_CE)      -0.150    16.310    control/hit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         16.310    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                 11.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.565     0.567    o/clock_65mhz
    SLICE_X47Y97                                                      r  o/obstacle_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  o/obstacle_index_reg[2]/Q
                         net (fo=1, routed)           0.115     0.822    control/I1[2]
    SLICE_X45Y97         FDRE                                         r  control/hit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.837     0.839    control/CLK
    SLICE_X45Y97                                                      r  control/hit_index_reg[2]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.070     0.675    control/hit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.565     0.567    o/clock_65mhz
    SLICE_X47Y97                                                      r  o/obstacle_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  o/obstacle_index_reg[1]/Q
                         net (fo=1, routed)           0.115     0.822    control/I1[1]
    SLICE_X45Y97         FDRE                                         r  control/hit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.837     0.839    control/CLK
    SLICE_X45Y97                                                      r  control/hit_index_reg[1]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.066     0.671    control/hit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 calc/vel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.613%)  route 0.097ns (34.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.561     0.563    calc/CLK
    SLICE_X53Y90                                                      r  calc/vel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  calc/vel_reg[2]/Q
                         net (fo=12, routed)          0.097     0.801    calc/out[2]
    SLICE_X52Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  calc/vel[3]_i_3/O
                         net (fo=1, routed)           0.000     0.846    calc/p_0_in[3]
    SLICE_X52Y90         FDRE                                         r  calc/vel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.831     0.833    calc/CLK
    SLICE_X52Y90                                                      r  calc/vel_reg[3]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.091     0.667    calc/vel_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.938%)  route 0.159ns (53.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.565     0.567    o/clock_65mhz
    SLICE_X48Y97                                                      r  o/obstacle_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  o/obstacle_index_reg[0]/Q
                         net (fo=1, routed)           0.159     0.867    control/I1[0]
    SLICE_X45Y97         FDRE                                         r  control/hit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.837     0.839    control/CLK
    SLICE_X45Y97                                                      r  control/hit_index_reg[0]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.070     0.675    control/hit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 calc/thrust_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.604%)  route 0.143ns (43.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.560     0.562    calc/CLK
    SLICE_X53Y89                                                      r  calc/thrust_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  calc/thrust_ready_reg/Q
                         net (fo=3, routed)           0.143     0.845    calc/thrust_ready
    SLICE_X53Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.890 r  calc/vel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.890    calc/n_2_vel[0]_i_1
    SLICE_X53Y90         FDSE                                         r  calc/vel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.831     0.833    calc/CLK
    SLICE_X53Y90                                                      r  calc/vel_reg[0]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X53Y90         FDSE (Hold_fdse_C_D)         0.091     0.670    calc/vel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 control/obstacle_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/disable_obstacle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.436%)  route 0.144ns (43.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.566     0.568    control/CLK
    SLICE_X45Y95                                                      r  control/obstacle_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  control/obstacle_hit_reg/Q
                         net (fo=13, routed)          0.144     0.852    o/obstacle_hit
    SLICE_X45Y96         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  o/disable_obstacle_i_1/O
                         net (fo=1, routed)           0.000     0.897    o/n_2_disable_obstacle_i_1
    SLICE_X45Y96         FDRE                                         r  o/disable_obstacle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.836     0.838    o/clock_65mhz
    SLICE_X45Y96                                                      r  o/disable_obstacle_reg/C
                         clock pessimism             -0.254     0.584    
    SLICE_X45Y96         FDRE (Hold_fdre_C_D)         0.091     0.675    o/disable_obstacle_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 calc/vel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.163%)  route 0.151ns (44.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.561     0.563    calc/CLK
    SLICE_X52Y90                                                      r  calc/vel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  calc/vel_reg[3]/Q
                         net (fo=11, routed)          0.151     0.855    calc/out[3]
    SLICE_X53Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.900 r  calc/vel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.900    calc/p_0_in[1]
    SLICE_X53Y90         FDSE                                         r  calc/vel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.831     0.833    calc/CLK
    SLICE_X53Y90                                                      r  calc/vel_reg[1]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X53Y90         FDSE (Hold_fdse_C_D)         0.092     0.668    calc/vel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 calc/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.282%)  route 0.157ns (45.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.560     0.562    calc/CLK
    SLICE_X52Y89                                                      r  calc/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  calc/dir_reg/Q
                         net (fo=18, routed)          0.157     0.859    calc/dir
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.904 r  calc/vel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.904    calc/p_0_in[2]
    SLICE_X53Y90         FDRE                                         r  calc/vel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.831     0.833    calc/CLK
    SLICE_X53Y90                                                      r  calc/vel_reg[2]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.092     0.671    calc/vel_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga2/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.698%)  route 0.204ns (52.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.565     0.567    vga2/clock_65mhz
    SLICE_X40Y91                                                      r  vga2/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vga2/hcount_reg[7]/Q
                         net (fo=44, routed)          0.204     0.912    vga2/hcount[7]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.045     0.957 r  vga2/hcount[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.957    vga2/hcount_0[8]
    SLICE_X42Y91         FDRE                                         r  vga2/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.835     0.837    vga2/clock_65mhz
    SLICE_X42Y91                                                      r  vga2/hcount_reg[8]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120     0.723    vga2/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga2/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.427%)  route 0.182ns (46.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.562     0.564    vga2/clock_65mhz
    SLICE_X54Y93                                                      r  vga2/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vga2/vcount_reg[1]/Q
                         net (fo=19, routed)          0.182     0.910    vga2/vcount[1]
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.045     0.955 r  vga2/vcount[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.955    vga2/n_2_vcount[3]_i_1__0
    SLICE_X54Y92         FDRE                                         r  vga2/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.831     0.833    vga2/clock_65mhz
    SLICE_X54Y92                                                      r  vga2/vcount_reg[3]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.120     0.699    vga2/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform:           { 0 7.69231 }
Period:             15.385
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period        n/a     BUFG/I              n/a            1.592     15.385  13.792   BUFGCTRL_X0Y1    pixelclk/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     15.385  14.136   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X34Y89     a/divider/counter_reg[0]/C           
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X34Y91     a/divider/counter_reg[10]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X34Y91     a/divider/counter_reg[11]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X34Y92     a/divider/counter_reg[12]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X34Y92     a/divider/counter_reg[13]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X34Y92     a/divider/counter_reg[14]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X34Y92     a/divider/counter_reg[15]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X34Y93     a/divider/counter_reg[16]/C          
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.385  197.975  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y89     a/divider/counter_reg[0]/C           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y91     a/divider/counter_reg[10]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y91     a/divider/counter_reg[10]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y91     a/divider/counter_reg[11]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y91     a/divider/counter_reg[11]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[12]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[12]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[13]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[13]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[14]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y89     a/divider/counter_reg[0]/C           
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y89     a/divider/counter_reg[0]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y91     a/divider/counter_reg[10]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y91     a/divider/counter_reg[10]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y91     a/divider/counter_reg[11]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y91     a/divider/counter_reg[11]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[12]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[12]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[13]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X34Y92     a/divider/counter_reg[13]/C          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.592     50.000  48.408   BUFGCTRL_X0Y3    pixelclk/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.313     4.291 r  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.215     5.112 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y97         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.030    13.972    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.313     4.291 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.215     5.112 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_counter_i_1
    SLICE_X52Y97         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.064    14.006    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clockgen/clock_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.565     1.398    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/clock_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  clockgen/clock_25mhz_reg/Q
                         net (fo=2, routed)           0.171     1.711    clockgen/JB_IBUF[6]
    SLICE_X52Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.756 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.756    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y97         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.835     1.904    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism             -0.505     1.398    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091     1.489    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (44.980%)  route 0.276ns (55.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.565     1.398    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.128     1.526 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.276     1.803    clockgen/counter
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.098     1.901 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     1.901    clockgen/n_2_counter_i_1
    SLICE_X52Y97         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.835     1.904    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y97                                                      r  clockgen/counter_reg/C
                         clock pessimism             -0.505     1.398    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.107     1.505    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                         
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y17  CLK100MHZ_BUFG_inst/I       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X52Y97    clockgen/counter_reg/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/counter_reg/C      
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/counter_reg/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/counter_reg/C      
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/clock_25mhz_reg/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y97    clockgen/counter_reg/C      



