{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578065403033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578065403033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 16:30:02 2020 " "Processing started: Fri Jan 03 16:30:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578065403033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578065403033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_test_pttn -c vga_test_pttn " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test_pttn -c vga_test_pttn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578065403033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578065403843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/vga_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578065404492 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578065404492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578065404492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test_pttn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test_pttn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_test_pttn-arch " "Found design unit 1: vga_test_pttn-arch" {  } { { "vga_test_pttn.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/vga_test_pttn.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578065404497 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_test_pttn " "Found entity 1: vga_test_pttn" {  } { { "vga_test_pttn.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/vga_test_pttn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578065404497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578065404497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pttn_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_pttn_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_pttn_test-arch " "Found design unit 1: test_pttn_test-arch" {  } { { "test_pttn_test.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/test_pttn_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578065404507 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_pttn_test " "Found entity 1: test_pttn_test" {  } { { "test_pttn_test.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/test_pttn_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578065404507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578065404507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_pttn_test " "Elaborating entity \"test_pttn_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578065404557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_sync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_sync_unit\"" {  } { { "test_pttn_test.vhd" "vga_sync_unit" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/test_pttn_test.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578065404587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_test_pttn vga_test_pttn:test_pttn_unit A:arch " "Elaborating entity \"vga_test_pttn\" using architecture \"A:arch\" for hierarchy \"vga_test_pttn:test_pttn_unit\"" {  } { { "test_pttn_test.vhd" "test_pttn_unit" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/test_pttn_test.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578065404592 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_test_pttn.vhd(98) " "VHDL Process Statement warning at vga_test_pttn.vhd(98): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_test_pttn.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/vga_test_pttn/vga_test_pttn.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578065404597 "|test_pttn_test|vga_test_pttn:test_pttn_unit"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578065405935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578065405935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578065406065 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578065406065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578065406065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578065406065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578065406150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 16:30:06 2020 " "Processing ended: Fri Jan 03 16:30:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578065406150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578065406150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578065406150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578065406150 ""}
