# NES Notes

## Sources

nesdev wiki https://wiki.nesdev.com/w/index.php/Nesdev#NES
NES-PPU https://blog.csdn.net/qq_34254642/article/details/104193445
Nintendo Entertainment System Architecture http://fms.komkon.org/EMUL8/NES.html
wiki_nesdev_æ ‡å‡†æ§åˆ¶å™¨ https://wiki.nesdev.com/w/index.php/Standard_controller
MCS6502 https://github.com/bzotto/MCS6502

## MCS6502

When the 6502 starts up it loads an address vector from 0xFFFC/0xFFFD, sets its program counter to that address, and start fetching instructions from there. That means at a bare minimum you need to return useful data when asked for values at those addresses and return some code when the CPU starts asking for bytes at the address in the vector. The vector addresses are defined in the header file for your convenience.

In a real hardware configuration, a system typically ties those high addresses to a ROM chip where the reset vector is hard-coded and points to an address (also within ROM) where the system start up code is.

You should know that the 6502 privileges the first ("zero page") of 256 bytes (0x00xx) as a special page for fast-access work area and the second page (0x01xx) is always the stack. The rest is up to you. The 6502 was super popular in real life and remains super popular in emulation, so there are great detailed resources all over the place for learning more.

## Zero Page

é›¶é¡µæˆ–åŸºæœ¬é¡µæ˜¯è®¡ç®—æœºåœ°å€ç©ºé—´æœ€å¼€å§‹çš„å†…å­˜å—ã€‚å³èµ·å§‹åœ°å€ä¸ºé›¶çš„é¡µé¢ã€‚é¡µçš„å¤§å°å–å†³äºä¸Šä¸‹æ–‡ï¼Œé›¶é¡µå†…å­˜ä¸è¾ƒé«˜å¯»å€å†…å­˜çš„æ„ä¹‰é«˜åº¦å–å†³äºæœºå™¨ä½“ç³»ç»“æ„ã€‚ä¾‹å¦‚ï¼ŒMotorola 6800å’Œ **MOS Technology 6502** å¤„ç†å™¨ç³»åˆ—ä¸“é—¨å¤„ç†å†…å­˜çš„å‰256å­—èŠ‚ï¼Œè€Œè®¸å¤šå…¶ä»–å¤„ç†å™¨åˆ™ä¸è¿™æ ·åšã€‚

### General Architecture

NES is based on the 6502 CPU and a custom video controller known as PPU (Picture Processing Unit). The PPU's video memory is separated from the main CPU memory and can be read/written via special ports.

Cartridges may contain both ROM appearing in the CPU address space at $8000-$FFFF, and VROM or VRAM appearing in the PPU address space at $0000-$1FFF.

In smaller cartridges, which only have 16kB ROM, it takes place at $C000-$FFFF leaving $8000-$BFFF area unused. In cartridges with >32kB ROM, it is paged into address space with special circuitry (see "[Mappers](http://fms.komkon.org/EMUL8/NES.html#LABK)"). Some cartridges also have RAM at $6000-$7FFF which may or may not be battery-backed.

Cartridge VROM (VRAM) is used for Pattern Tables (aka Tile Tables, Character Generators, etc.). The usual amount is 8kB which contain 2 Pattern Tables. In cartridges with >8kB VROM (VRAM), it is paged into address space with special circuitry (see "[Mappers](http://fms.komkon.org/EMUL8/NES.html#LABK)").

Internal NES VRAM is located at addresses $2000-$3FFF in the PPU memory and used to store Name Tables (aka Screen Buffers, etc.). Although PPU supports 4 Name Tables, there is only enough memory for two of them. Other two mirror the first two (see "[PPU Details](http://fms.komkon.org/EMUL8/NES.html#LABH)").

### CPU Memory Map

```
--------------------------------------- $10000
 Upper Bank of Cartridge ROM
--------------------------------------- $C000
 Lower Bank of Cartridge ROM
--------------------------------------- $8000
 Cartridge RAM (may be battery-backed)
--------------------------------------- $6000
 Expansion Modules
--------------------------------------- $5000
 Input/Output
--------------------------------------- $2000
 2kB Internal RAM, mirrored 4 times
--------------------------------------- $0000
```

```cpp
/* 
 * Stack pointer starts at top of page 1, but lands at 0xFD 
 * (rather than 0xFF) after the hardware startup is complete.
*/
```

![img](https://upload-images.jianshu.io/upload_images/22600211-4717d138a5a16961.png?imageMogr2/auto-orient/strip|imageView2/2/w/1200/format/webp)

![img](https://upload-images.jianshu.io/upload_images/22600211-5beca677bb85f64a.png?imageMogr2/auto-orient/strip|imageView2/2/w/812/format/webp)

1. **0x0000 - 0x0800** ( RAM )

    è¿™æ˜¯ä¸»æœºä¸­ 2KB RAM çš„æ•°æ®ï¼Œåˆ†æˆäº† 3 å—

- **0x0000 - 0x00FF** ( Zero page )
     å‰ 256 å­—èŠ‚åˆ’åˆ†ä¸º Zero pageï¼Œè¿™å—å†…å­˜ç›¸æ¯”å…¶ä»–åŒºåŸŸä¸åŒç‚¹åœ¨äºèƒ½è®© CPU ä»¥æ›´å¿«çš„é€Ÿåº¦è®¿é—®ï¼Œæ‰€ä»¥éœ€è¦é¢‘ç¹è¯»å†™çš„æ•°æ®ä¼šä¼˜å…ˆæ”¾å…¥æ­¤åŒºåŸŸ
- **0x0100 - 0x01FF** ( Stack )
     è¿™ä¸€å—åŒºåŸŸç”¨äºæ ˆæ•°æ®çš„å­˜å‚¨ï¼ŒSPï¼ˆæ ˆæŒ‡é’ˆï¼‰ ä» 0x1FF å¤„å‘ä¸‹å¢é•¿
- **0x0200 - 0x07FF** ( å‰©ä½™ RAM )
     è¿™æ˜¯ 2KB è¢« Zero page å’Œ Sack ç“œåˆ†åå‰©ä½™çš„åŒºåŸŸ

2. **0x0800 - 0x2000** ( Mirrors )
     ä½ å¯èƒ½ä¼šæ„Ÿè§‰åˆ°å¥‡æ€ªè¿™ä¸ª Mirror åˆ°åº•æ˜¯å¹²ä»€ä¹ˆçš„ã€‚å®é™…ä¸Šå®ƒæ˜¯ 0x0000 - 0x07FF æ•°æ®çš„é•œåƒï¼Œæ€»å…±é‡å¤ 3 æ¬¡ ä¾‹å¦‚ï¼š0x0001, 0x0801, 0x1001, 0x1801 éƒ½æŒ‡å‘äº†åŒæ ·çš„æ•°æ®ï¼Œç”¨ç¨‹åºæ¥è§£é‡Šçš„è¯ï¼Œå°±æ˜¯ï¼š `address &= 0x07FF` å¯¹åº”åˆ°ç¡¬ä»¶ä¸Šçš„è¯ï¼Œå°±æ˜¯ bit11 - 13 çš„çº¿ä¸æ¥
    è‡³äºä¸ºä»€ä¹ˆä»»å¤©å ‚è¦è¿™æ ·è®¾è®¡ï¼Ÿæˆ‘çŒœå¯èƒ½æ˜¯è€ƒè™‘åˆ°æˆæœ¬åŸå› ï¼Œ2KB RAM å¤Ÿç”¨äº†ï¼Œä¸éœ€è¦æ›´å¤§çš„ RAMï¼Œä½†æ˜¯åœ°å€ç©ºé—´å¾—ç”¨å®Œå•Šï¼Œæ‰€ä»¥æ‰æœ‰äº† Mirror æ•ˆæœ

3. **0x2000 - 0x401F** ( IO Registers )
    è¿™é‡ŒåŒ…å«äº†éƒ¨åˆ†å¤–è®¾çš„æ•°æ®ï¼ŒåŒ…æ‹¬ PPUï¼ŒAPUï¼Œè¾“å…¥è®¾å¤‡çš„å¯„å­˜å™¨ã€‚æ¯”å¦‚ CPU å¦‚æœæƒ³è¯»å†™ VRAM çš„æ•°æ®ï¼Œå°±å¾—é  PPU å¯„å­˜å™¨ä½œä¸ºä¸­ä»‹

4. **0x4020 - 0x5FFF** ( Expansion ROM )
    Nesdev çš„è®ºå›ä¸Šæœ‰ç¯‡è§£é‡Šè¿™å—åŒºåŸŸçš„[å¸–å­](https://links.jianshu.com/go?to=https%3A%2F%2Fforums.nesdev.com%2Fviewtopic.php%3Ff%3D3%26t%3D12936)ï¼Œç®€å•è®²ï¼Œè¯¥åŒºåŸŸç”¨äºä¸€äº› Mapper æ‰©å±•ç”¨ï¼Œå¤§éƒ¨åˆ†æƒ…å†µç”¨ä¸åˆ°

5. **0x6000 - 0x7FFF** ( SRAM )
    è¿™å°±æ˜¯ä¹‹å‰è¯´è¿‡çš„å¸¦ç”µæ± çš„ RAM äº†ï¼Œè¯¥åŒºåŸŸä½äºå¡å¸¦ä¸Š

6. **0x8000 - 0xFFFF** ( Program ROM )
     è¿™é‡Œå¯¹åº”äº†ç¨‹åºçš„æ•°æ®ï¼Œä¸€èˆ¬ CPU å°±åœ¨è¿™å—åŒºåŸŸä¸­æ‰§è¡ŒæŒ‡ä»¤ï¼Œè¯¥åŒºåŸŸä½äºå¡å¸¦ä¸Š

https://www.jianshu.com/p/77e075a3a442
æ¥æºï¼šç®€ä¹¦

![img](https://upload-images.jianshu.io/upload_images/22600211-48219508e51ac08c.png?imageMogr2/auto-orient/strip|imageView2/2/w/774/format/webp)

## ğŸŒŸ CPU çš„æœ¬è´¨ï¼Œåªæœ‰ä¸¤ä»¶äº‹ï¼š

1. ä»€ä¹ˆæ—¶å€™æ‰§è¡Œä»€ä¹ˆæŒ‡ä»¤
2. ä»€ä¹ˆæ—¶å€™è¯»å†™ä»€ä¹ˆåœ°å€çš„æ•°æ®

CPU æœ‰ä¸€ä¸ªæ—¶é’Ÿä½œä¸ºè¾“å…¥æºï¼Œè¯¥æ—¶é’Ÿå®é™…ä¸Šåªæ˜¯ä¸€ä¸ªé¢‘ç‡å¾ˆé«˜çš„è„‰å†²æ³¢ï¼Œä¸€èˆ¬å‡  M åˆ° å‡  GHZã€‚ä¼ ç»Ÿçš„ CPU ä¼šåœ¨ä¸€ä¸ªåˆ°å¤šä¸ªæ—¶é’ŸæœŸé—´æ‰§è¡Œå®Œä¸€æ¡æŒ‡ä»¤ï¼Œç„¶åå†æ‰§è¡Œä¸‹ä¸€æ¡æŒ‡ä»¤ã€‚å¦‚æœæŸä¸€æ—¶åˆ»äº§ç”Ÿäº†ä¸­æ–­ï¼ŒCPU ä¼šè¯»å–ä¸­æ–­å‘é‡è¡¨å¯¹åº”ä¸­æ–­åœ°å€ï¼Œç­‰åˆ°å½“å‰æŒ‡ä»¤æ‰§è¡Œå®Œååˆ‡æ¢åˆ°è¯¥åœ°å€å¤„ç»§ç»­æ‰§è¡Œ

[NES CPU](https://www.nesdev.org/wiki/CPU) ä¸º 6502 æŒ‡ä»¤é›†ï¼Œå‹å·ä¸º RP2A03ï¼ŒCPU æ—¶é’Ÿ 1.79 MHz



2A03 æœ‰ 6 ä¸ªå¯„å­˜å™¨ï¼šAï¼ŒXï¼ŒYï¼ŒPCï¼ŒSPï¼ŒPï¼Œ**é™¤äº† PC ä¸º 16bit ä»¥å¤–ï¼Œå…¶ä»–å…¨éƒ½æ˜¯ 8bit**

- A
     é€šå¸¸ä½œä¸ºç´¯åŠ å™¨
- Xï¼ŒY
     é€šå¸¸ä½œä¸ºå¾ªç¯è®¡æ•°å™¨
- PC
     ç¨‹åºè®¡æ•°å™¨ï¼Œè®°å½•ä¸‹ä¸€æ¡æŒ‡ä»¤åœ°å€
- SP
     å †æ ˆå¯„å­˜å™¨ï¼Œå…¶å€¼ä¸º 0x00 ~ 0xFFï¼Œå¯¹åº”ç€ CPU æ€»çº¿ä¸Šçš„ 0x100 ~ 0x1FF
- P
     æ ‡å¿—å¯„å­˜å™¨æ¯”è¾ƒéº»çƒ¦ï¼Œå®ƒå®é™…ä¸Šåªæœ‰ 6bitï¼Œä½†æ˜¯æˆ‘ä»¬å¯ä»¥çœ‹æˆ 8bit

### Accumulator

**A** is byte-wide and along with the [arithmetic logic unit](https://en.wikipedia.org/wiki/arithmetic_logic_unit) (ALU), supports using the status register for carrying, overflow detection, and so on.

### Indexes

**X** and **Y** are byte-wide and used for several addressing modes. They can be used as loop counters easily, using INC/DEC and branch instructions. Not being the accumulator, they have limited addressing modes themselves when loading and saving.

### Program Counter

The 2-byte program counter **PC** supports 65536 direct (unbanked) memory locations, however not all values are sent to the cartridge. It can be accessed either by allowing CPU's internal fetch logic increment the address bus, an interrupt (NMI, Reset, IRQ/BRQ), and using the RTS/JMP/JSR/Branch instructions.

### Stack Pointer

**S** is byte-wide and can be accessed using interrupts, pulls, pushes, and transfers.

### Status Register

**P** has 6 bits used by the ALU but is byte-wide. PHP, PLP, arithmetic, testing, and branch instructions can access this register.

| BIT  | åç§° |                   å«ä¹‰                   |
| :--: | :--: | :--------------------------------------: |
|  0   |  C   |  è¿›ä½æ ‡å¿—ï¼Œå¦‚æœè®¡ç®—ç»“æœäº§ç”Ÿè¿›ä½ï¼Œåˆ™ç½® 1  |
|  1   |  Z   |     é›¶æ ‡å¿—ï¼Œå¦‚æœç»“ç®—ç»“æœä¸º 0ï¼Œåˆ™ç½® 1     |
|  2   |  I   | ä¸­æ–­å»ä½¿èƒ½æ ‡å¿—ï¼Œç½® 1 åˆ™å¯å±è”½æ‰ IRQ ä¸­æ–­ |
|  3   |  D   |            åè¿›åˆ¶æ¨¡å¼ï¼Œæœªä½¿ç”¨            |
|  4   |  B   |              BRKï¼Œåé¢è§£é‡Š               |
|  5   |  U   |             æœªä½¿ç”¨ï¼Œåé¢è§£é‡Š             |
|  6   |  V   | æº¢å‡ºæ ‡å¿—ï¼Œå¦‚æœç»“ç®—ç»“æœäº§ç”Ÿäº†æº¢å‡ºï¼Œåˆ™ç½® 1 |
|  7   |  N   |     è´Ÿæ ‡å¿—ï¼Œå¦‚æœè®¡ç®—ç»“æœä¸ºè´Ÿï¼Œåˆ™ç½® 1     |



åˆšè¯´è¿‡æ ‡å¿—å¯„å­˜å™¨åªæœ‰ 6 bitï¼Œè¿™æ˜¯å› ä¸º **B å’Œ U å¹¶ä¸æ˜¯å®é™…ä½**ï¼Œåªä¸è¿‡æŸäº›æŒ‡ä»¤æ‰§è¡Œåï¼Œæ ‡å¿—ä½ push åˆ° stack çš„æ—¶å€™ï¼Œä¼š**é™„åŠ ä¸Šè¿™ä¸¤ä½ä»¥åŒºåˆ†ä¸­æ–­æ˜¯ç”± BRK è§¦å‘è¿˜æ˜¯ IRQ è§¦å‘**ï¼Œä¸‹é¢æ˜¯è¯¦ç»†è§£é‡Š



| æŒ‡ä»¤æˆ–ä¸­æ–­ | U å’Œ B çš„å€¼ | push ä¹‹åå¯¹ P çš„å½±å“ |
| :--------: | :---------: | :------------------: |
|  PHP æŒ‡ä»¤  |     11      |          æ—           |
|  BRK æŒ‡ä»¤  |     11      |        I ç½® 1        |
|  IRQ ä¸­æ–­  |     10      |        I ç½® 1        |
|  MNI ä¸­æ–­  |     10      |        I ç½® 1        |



http://www.oxyron.de/html/opcodes02.html

æœ‰ä¸ªæµ‹è¯•æ–‡ä»¶å¯¹äº CPU å¼€å‘éå¸¸æœ‰å¸®åŠ©ï¼š
 ä¸‹è½½åœ°å€ï¼š[http://www.qmtpro.com/~nes/misc/](https://links.jianshu.com/go?to=http%3A%2F%2Fwww.qmtpro.com%2F~nes%2Fmisc%2F)
 ä¸‹è½½è¿™ 2 ä¸ªæ–‡ä»¶ï¼š`nestest.log` å’Œ `nestest.nes`

å¼€å‘ CPU æ—¶ï¼Œå…ˆå°† PC è®¾ç½®ä¸º 0xC000ï¼Œå†è®© CPU è¿è¡Œï¼Œæ¯è¿è¡Œä¸€æ¡æŒ‡ä»¤åï¼Œå’Œå®ƒçš„ nestest.log å¯¹ç…§ä¸€ä¸‹å„ä¸ªå¯„å­˜å™¨çŠ¶æ€ï¼Œè¿™æ ·èƒ½æŒ‰ç…§å®ƒçš„ log é¡ºåºé€æ¡å¼€å‘å‡ºæ­£ç¡®çš„æŒ‡ä»¤ï¼Œæ¯”ä¸€å£æ°”å¼€å‘å®Œå†å» debug å¥½å¾—å¤š

## instructions

### Logical and arithmetic commands:

| Opcode | imp  | imm  | zp   | zpx  | zpy  | izx  | izy  | abs  | abx  | aby  | ind  | rel  | Function             | N    | V    | B    | D    | I    | Z    | C    |
| ------ | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | -------------------- | ---- | ---- | ---- | ---- | ---- | ---- | ---- |
| ORA    |      | $09  | $05  | $15  |      | $01  | $11  | $0D  | $1D  | $19  |      |      | A:=A or {adr}        | *    |      |      |      |      | *    |      |
| AND    |      | $29  | $25  | $35  |      | $21  | $31  | $2D  | $3D  | $39  |      |      | A:=A&{adr}           | *    |      |      |      |      | *    |      |
| EOR    |      | $49  | $45  | $55  |      | $41  | $51  | $4D  | $5D  | $59  |      |      | A:=A exor {adr}      | *    |      |      |      |      | *    |      |
| ADC    |      | $69  | $65  | $75  |      | $61  | $71  | $6D  | $7D  | $79  |      |      | A:=A+{adr}           | *    | *    |      |      |      | *    | *    |
| SBC    |      | $E9  | $E5  | $F5  |      | $E1  | $F1  | $ED  | $FD  | $F9  |      |      | A:=A-{adr}           | *    | *    |      |      |      | *    | *    |
| CMP    |      | $C9  | $C5  | $D5  |      | $C1  | $D1  | $CD  | $DD  | $D9  |      |      | A-{adr}              | *    |      |      |      |      | *    | *    |
| CPX    |      | $E0  | $E4  |      |      |      |      | $EC  |      |      |      |      | X-{adr}              | *    |      |      |      |      | *    | *    |
| CPY    |      | $C0  | $C4  |      |      |      |      | $CC  |      |      |      |      | Y-{adr}              | *    |      |      |      |      | *    | *    |
| DEC    |      |      | $C6  | $D6  |      |      |      | $CE  | $DE  |      |      |      | {adr}:={adr}-1       | *    |      |      |      |      | *    |      |
| DEX    | $CA  |      |      |      |      |      |      |      |      |      |      |      | X:=X-1               | *    |      |      |      |      | *    |      |
| DEY    | $88  |      |      |      |      |      |      |      |      |      |      |      | Y:=Y-1               | *    |      |      |      |      | *    |      |
| INC    |      |      | $E6  | $F6  |      |      |      | $EE  | $FE  |      |      |      | {adr}:={adr}+1       | *    |      |      |      |      | *    |      |
| INX    | $E8  |      |      |      |      |      |      |      |      |      |      |      | X:=X+1               | *    |      |      |      |      | *    |      |
| INY    | $C8  |      |      |      |      |      |      |      |      |      |      |      | Y:=Y+1               | *    |      |      |      |      | *    |      |
| ASL    | $0A  |      | $06  | $16  |      |      |      | $0E  | $1E  |      |      |      | {adr}:={adr}*2       | *    |      |      |      |      | *    | *    |
| ROL    | $2A  |      | $26  | $36  |      |      |      | $2E  | $3E  |      |      |      | {adr}:={adr}*2+C     | *    |      |      |      |      | *    | *    |
| LSR    | $4A  |      | $46  | $56  |      |      |      | $4E  | $5E  |      |      |      | {adr}:={adr}/2       | *    |      |      |      |      | *    | *    |
| ROR    | $6A  |      | $66  | $76  |      |      |      | $6E  | $7E  |      |      |      | {adr}:={adr}/2+C*128 | *    |      |      |      |      | *    | *    |



### Move commands:

| Opcode | imp  | imm  | zp   | zpx  | zpy  | izx  | izy  | abs  | abx  | aby  | ind  | rel  | Function | N    | V    | B    | D    | I    | Z    | C    |
| ------ | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | -------- | ---- | ---- | ---- | ---- | ---- | ---- | ---- |
| LDA    |      | $A9  | $A5  | $B5  |      | $A1  | $B1  | $AD  | $BD  | $B9  |      |      | A:={adr} | *    |      |      |      |      | *    |      |
| STA    |      |      | $85  | $95  |      | $81  | $91  | $8D  | $9D  | $99  |      |      | {adr}:=A |      |      |      |      |      |      |      |
| LDX    |      | $A2  | $A6  |      | $B6  |      |      | $AE  |      | $BE  |      |      | X:={adr} | *    |      |      |      |      | *    |      |
| STX    |      |      | $86  |      | $96  |      |      | $8E  |      |      |      |      | {adr}:=X |      |      |      |      |      |      |      |
| LDY    |      | $A0  | $A4  | $B4  |      |      |      | $AC  | $BC  |      |      |      | Y:={adr} | *    |      |      |      |      | *    |      |
| STY    |      |      | $84  | $94  |      |      |      | $8C  |      |      |      |      | {adr}:=Y |      |      |      |      |      |      |      |
| TAX    | $AA  |      |      |      |      |      |      |      |      |      |      |      | X:=A     | *    |      |      |      |      | *    |      |
| TXA    | $8A  |      |      |      |      |      |      |      |      |      |      |      | A:=X     | *    |      |      |      |      | *    |      |
| TAY    | $A8  |      |      |      |      |      |      |      |      |      |      |      | Y:=A     | *    |      |      |      |      | *    |      |
| TYA    | $98  |      |      |      |      |      |      |      |      |      |      |      | A:=Y     | *    |      |      |      |      | *    |      |
| TSX    | $BA  |      |      |      |      |      |      |      |      |      |      |      | X:=S     | *    |      |      |      |      | *    |      |
| TXS    | $9A  |      |      |      |      |      |      |      |      |      |      |      | S:=X     |      |      |      |      |      |      |      |
| PLA    | $68  |      |      |      |      |      |      |      |      |      |      |      | A:=+(S)  | *    |      |      |      |      | *    |      |
| PHA    | $48  |      |      |      |      |      |      |      |      |      |      |      | (S)-:=A  |      |      |      |      |      |      |      |
| PLP    | $28  |      |      |      |      |      |      |      |      |      |      |      | P:=+(S)  | *    | *    |      | *    | *    | *    | *    |
| PHP    | $08  |      |      |      |      |      |      |      |      |      |      |      | (S)-:=P  |      |      |      |      |      |      |      |



### Jump/Flag commands:

| Opcode | imp  | imm  | zp   | zpx  | zpy  | izx  | izy  | abs  | abx  | aby  | ind  | rel  | Function               | N    | V    | B    | D    | I    | Z    | C    |
| ------ | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---------------------- | ---- | ---- | ---- | ---- | ---- | ---- | ---- |
| BPL    |      |      |      |      |      |      |      |      |      |      |      | $10  | branch on N=0          |      |      |      |      |      |      |      |
| BMI    |      |      |      |      |      |      |      |      |      |      |      | $30  | branch on N=1          |      |      |      |      |      |      |      |
| BVC    |      |      |      |      |      |      |      |      |      |      |      | $50  | branch on V=0          |      |      |      |      |      |      |      |
| BVS    |      |      |      |      |      |      |      |      |      |      |      | $70  | branch on V=1          |      |      |      |      |      |      |      |
| BCC    |      |      |      |      |      |      |      |      |      |      |      | $90  | branch on C=0          |      |      |      |      |      |      |      |
| BCS    |      |      |      |      |      |      |      |      |      |      |      | $B0  | branch on C=1          |      |      |      |      |      |      |      |
| BNE    |      |      |      |      |      |      |      |      |      |      |      | $D0  | branch on Z=0          |      |      |      |      |      |      |      |
| BEQ    |      |      |      |      |      |      |      |      |      |      |      | $F0  | branch on Z=1          |      |      |      |      |      |      |      |
| BRK    | $00  |      |      |      |      |      |      |      |      |      |      |      | (S)-:=PC,P PC:=($FFFE) |      |      | 1    |      | 1    |      |      |
| RTI    | $40  |      |      |      |      |      |      |      |      |      |      |      | P,PC:=+(S)             | *    | *    |      | *    | *    | *    | *    |
| JSR    |      |      |      |      |      |      |      | $20  |      |      |      |      | (S)-:=PC PC:={adr}     |      |      |      |      |      |      |      |
| RTS    | $60  |      |      |      |      |      |      |      |      |      |      |      | PC:=+(S)               |      |      |      |      |      |      |      |
| JMP    |      |      |      |      |      |      |      | $4C  |      |      | $6C  |      | PC:={adr}              |      |      |      |      |      |      |      |
| BIT    |      |      | $24  |      |      |      |      | $2C  |      |      |      |      | N:=b7 V:=b6 Z:=A&{adr} | *    | *    |      |      |      | *    |      |
| CLC    | $18  |      |      |      |      |      |      |      |      |      |      |      | C:=0                   |      |      |      |      |      |      | 0    |
| SEC    | $38  |      |      |      |      |      |      |      |      |      |      |      | C:=1                   |      |      |      |      |      |      | 1    |
| CLD    | $D8  |      |      |      |      |      |      |      |      |      |      |      | D:=0                   |      |      |      | 0    |      |      |      |
| SED    | $F8  |      |      |      |      |      |      |      |      |      |      |      | D:=1                   |      |      |      | 1    |      |      |      |
| CLI    | $58  |      |      |      |      |      |      |      |      |      |      |      | I:=0                   |      |      |      |      | 0    |      |      |
| SEI    | $78  |      |      |      |      |      |      |      |      |      |      |      | I:=1                   |      |      |      |      | 1    |      |      |
| CLV    | $B8  |      |      |      |      |      |      |      |      |      |      |      | V:=0                   |      | 0    |      |      |      |      |      |
| NOP    | $EA  |      |      |      |      |      |      |      |      |      |      |      |                        |      |      |      |      |      |      |      |



https://www.nesdev.org/6502_cpu.txt



```cpp
high ___________ stack
     |         |
     |         |
     |         |
     -----------
     ----PCH---- addr + 1
     ----PCL---- addr
low  |         |
```



```cpp
Address CPU::readAddress(Address addr) {
  return m_bus.read(addr) | m_bus.read(addr + 1) << 8;
} // M[...]

Data MainBus::read(const Address& addr) const {
  if (addr < 0x2000) {
    return m_RAM[addr & 0x7ff];
  }
  return 0;
}

void MainBus::write(const Address& addr, const Data& value) {
  if (addr < 0x2000) {
    m_RAM[addr & 0x7ff] = value;
  }
}

void CPU::push(Data value) {
  m_bus.write(0x100 | r_sp, value);
  --r_sp;
}

Data CPU::pull() {
  return m_bus.read(0x100 | ++r_sp);
}
```

The accumulator really acts as two functions: 1) It is one of the primary storage points for the machine; 2) It is the point at which intermediate results are normally stored. 

If the program counter was only 1 byte and if the bit pattern which allows the microprocessor to choose which instruction it wants to act on next, such as "LDA" as opposed to an "AND", was contained in one byte of data we could only have 256 program steps. Although the machine of this length might make-an interesting toy, it would have no real practical value. Therefore, almost all of the competitive 8 bit microprocessors have chosen to go to a double length program counter. 

In the MCS650X family, the program counter is set with the value of the address of an instruction. 



## **Q:** always r_pc++, will r_pc + 1 = 0? (Page or Mapper or etc.?)

## **M:** source/CPU.cpp:355 & source/CPU.cpp:379~382

In other words, the first fetch is used to pick up the OP CODE, LDA, the second fetch is used to pick up the low order address byte of the data and the third fetch is used to pick up the high order address byte of the data. This is the form in which many of the microprocessor instructions will appear as it is the most simple form of addressing in the machine and allows referencing to any memory location.

the MCS650X uses "relative" addressing for all conditional test instructions. To perform any branch, the program counter must be changed. In rela- tive addressing, however, we add the value in the memory location following the OP CODE to the program counter. This allows us to specify a new program counter location with only two bytes, one for the OP CODE and one for the value to be added. 

SBC

This instruction affects the accumulator. The carry flag is set if the result is greater than or equal to 0. The carry flag is reset when the result is less than 0, indicating a borrow. The over- flow flag is set when the result exceeds +127 or -127, otherwise it is reset. The negative flag is set if the result in the accumulator has bit 7 on, otherwise it is reset. The Z flag is set if the result in the accumulator is 0, otherwise it is reset. 

## !DO NOT change the instructions (names) in the enum{}...

**it will cause to fetch wrong operation instructions!!!**

## 

```cpp
/*
 *        7  6  5    4  3  2    1  0
 * Data: [op op op] [ad ad ad] [im im]
 *       operation  address  instruction mode(00~10)
*/
```

**The number of times the pc is incremented by one depends on the number of times the operation is fetched from memory.**

```cpp
/*
 * å‚è€ƒï¼šhttps://blog.csdn.net/qq_34254642/article/details/104193445
 * NESä½¿ç”¨ä¸¤ä¸ªè°ƒè‰²æ¿ï¼Œ
 * æ¯ä¸ªæœ‰16ä¸ªæ¡ç›®ï¼Œå›¾åƒè°ƒè‰²æ¿($3F00-$3F0F)å’Œç²¾çµè°ƒè‰²æ¿($3F10-$3F1F)ã€‚
 * å›¾åƒè°ƒè‰²æ¿æ˜¾ç¤ºå½“å‰èƒŒæ™¯å—å¯ç”¨çš„é¢œè‰²ã€‚ç²¾çµè°ƒè‰²æ¿æ˜¾ç¤ºç²¾çµå½“å‰å¯ç”¨çš„é¢œè‰²ã€‚è¿™äº›è°ƒè‰²æ¿ä¸å­˜å‚¨å®é™…çš„é¢œè‰²å€¼ï¼Œè€Œæ˜¯ç³»ç»Ÿè°ƒè‰²æ¿ä¸­çš„é¢œè‰²ç´¢å¼•ã€‚ç”±äºåªéœ€è¦64ä¸ªå”¯ä¸€å€¼ï¼Œæ‰€ä»¥å¯ä»¥å¿½ç•¥ç¬¬6å’Œç¬¬7ä½ã€‚
 * 
 * è°ƒè‰²æ¿æ¡ç›®$3F00æ˜¯èƒŒæ™¯è‰²ï¼Œç”¨äºé€æ˜ã€‚
 * ä½¿ç”¨é•œåƒä½¿è°ƒè‰²æ¿ä¸­çš„æ¯å››ä¸ªå­—èŠ‚æ˜¯$3F00çš„ä¸€ä¸ªå‰¯æœ¬ã€‚
 * å› æ­¤ï¼Œ$3F04ã€$3F08 $3FOCã€$3F10ã€$3F14ã€$3F18å’Œ$3F1Cåªæ˜¯$3F00çš„å‰¯æœ¬ã€‚
 * æ¯ä¸ªè°ƒè‰²æ¿çš„é¢œè‰²æ˜¯13ï¼Œè€Œä¸æ˜¯16ã€‚å› æ­¤ï¼Œåœ¨ä»»ä½•æ—¶å€™ï¼Œå±å¹•ä¸Šçš„é¢œè‰²æ€»æ•°æ˜¯52ç§é¢œè‰²ä¸­çš„25ç§ã€‚ä¸¤ä¸ªè°ƒè‰²æ¿ä¹Ÿé•œåƒåˆ°$3F20-$3FFFã€‚
*/


//Colors in RGBA (8 bit colors)
// red green blue alpha æ ¼å¼
// ç”±è°ƒè‰²æ¿æ˜ å°„å®é™…æ˜¾ç¤ºçš„é¢œè‰²
```

# !!!Previous Bugs!!!

## CPU.cpp

### 1. 146 lines

### 2. 166 lines

### 3. 234 lines

### 4. 376 lines

### 5. 388 lines

### 6. 522 lines

## Emulator.cpp

### pay attention to line 77 & 78 line

### pay attention to the function run() in 81 lines
