m255
K3
13
cModel Technology
Z0 dC:\altera\13.1
vAdd4b
Z1 !s100 0EU@7OR`T=fCk>V=_:f_b2
Z2 IJRV[jJJGZ9N4Nkio_CX193
Z3 V`:kDQcn0j02>T^3HmbcgG3
Z4 dC:\Users\jihoj\GitHub\2024_2_Verilog\01_task\01_basic\verilog
Z5 w1727700167
Z6 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/Add4b.v
Z7 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/Add4b.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/Add4b.v|
Z10 o-work work -O0
Z11 n@add4b
Z12 !s108 1727716521.057000
Z13 !s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/Add4b.v|
!i10b 1
!s85 0
!s101 -O0
vFA
Z14 !s100 _9cme=H`_2CK4YHgjCYbl2
Z15 IZf7H<fDBIGPSBEEO5@Nmg1
Z16 VniPLCU^5_T^<_hC<[5JBJ1
R4
Z17 w1727700170
Z18 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/FA.v
Z19 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/FA.v
L0 1
R8
r1
31
Z20 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/FA.v|
R10
n@f@a
Z21 !s108 1727716521.112000
Z22 !s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/FA.v|
!i10b 1
!s85 0
!s101 -O0
vHA
Z23 !s100 Q2oKiS27R7KG0X2J7`K_b0
Z24 IeOC9I4PAY`I2:_=OHN[K@1
Z25 V=XD792mbkDQeT]MRmcJ2i2
R4
Z26 w1727700173
Z27 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/HA.v
Z28 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/HA.v
L0 1
R8
r1
31
Z29 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/HA.v|
R10
n@h@a
!i10b 1
!s85 0
Z30 !s108 1727716521.167000
Z31 !s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/HA.v|
!s101 -O0
vtb_Add4b
!i10b 1
Z32 !s100 6>ANdfam=LFP;PMcoHacK3
Z33 I;PVMD7o8`<<`mT40a0oJ52
Z34 VUKSgK=lmhfN@Ue0T7S:721
R4
w1727706509
Z35 8C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/tb_Add4b.v
Z36 FC:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/tb_Add4b.v
L0 1
R8
r1
!s85 0
31
!s108 1727716521.222000
!s107 C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/tb_Add4b.v|
Z37 !s90 -reportprogress|300|-work|work|C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/01_basic/verilog/tb_Add4b.v|
!s101 -O0
R10
Z38 ntb_@add4b
