# BI-APS semestral
* Implementation of a simple RISC-V processor written in Verilog
* RISC-V Assembly program to test CPU
