INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/designProject2/designProject2.srcs/sources_1/imports/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/designProject2/designProject2.srcs/sources_1/imports/new/clocks.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocks
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/designProject2/designProject2.srcs/sources_1/new/top_designProject2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_designProject2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/designProject2/designProject2.srcs/sim_1/new/tb_top_designProject2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_designProject2
