{"vcs1":{"timestamp_begin":1731388553.647853073, "rt":2.02, "ut":0.90, "st":0.23}}
{"vcselab":{"timestamp_begin":1731388555.747216400, "rt":1.26, "ut":0.28, "st":0.13}}
{"link":{"timestamp_begin":1731388557.072662865, "rt":0.37, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731388553.070971692}
{"VCS_COMP_START_TIME": 1731388553.070971692}
{"VCS_COMP_END_TIME": 1731388558.943348250}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334060}}
{"stitch_vcselab": {"peak_mem": 231576}}
