design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
design_1_axi_vdma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
axi_dispctrl_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bcf5/hdl/axi_dispctrl_v1_0.vhd,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
vdma_to_vga.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bcf5/hdl/vdma_to_vga.vhd,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
axi_dispctrl_v1_0_S_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bcf5/hdl/axi_dispctrl_v1_0_S_AXI.vhd,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
mmcme2_drp.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/bcf5/hdl/mmcme2_drp.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
design_1_axi_dispctrl_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dispctrl_0_0/sim/design_1_axi_dispctrl_0_0.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="$ref_dir/../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
