// Seed: 962794167
module module_0 ();
  always while (1 || id_1) $display(1, id_1, 1, 1);
  always @(posedge 0) begin : LABEL_0
    id_1 <= id_1;
  end
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output logic id_4
);
  initial id_4 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  assign id_4 = 1'b0;
  id_10(
      .id_0(1), .id_1(id_5), .id_2(id_3), .id_3(1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
