// Seed: 2673964248
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  logic id_3;
  assign id_3 = 1 - id_3;
  type_5(
      id_0, 1
  );
endmodule
