Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (lin64) Build 2117270 Tue Jan 30 15:31:13 MST 2018
| Date         : Sun Jan 13 20:56:29 2019
| Host         : soclab-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file zynq_design_wrapper_timing_summary_routed.rpt -rpx zynq_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.983        0.000                      0                 1899        0.052        0.000                      0                 1899        3.750        0.000                       0                   821  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.983        0.000                      0                 1899        0.052        0.000                      0                 1899        3.750        0.000                       0                   821  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.942ns (35.211%)  route 3.573ns (64.789%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.873     7.682    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.806 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1/O
                         net (fo=8, routed)           0.740     8.546    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X41Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][1]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.942ns (35.211%)  route 3.573ns (64.789%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.873     7.682    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.806 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1/O
                         net (fo=8, routed)           0.740     8.546    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X41Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][3]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.942ns (35.211%)  route 3.573ns (64.789%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.873     7.682    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.806 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1/O
                         net (fo=8, routed)           0.740     8.546    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][4]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X41Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][4]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.942ns (35.344%)  route 3.553ns (64.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.873     7.682    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.806 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1/O
                         net (fo=8, routed)           0.720     8.525    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][0]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.942ns (35.344%)  route 3.553ns (64.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.873     7.682    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.806 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1/O
                         net (fo=8, routed)           0.720     8.525    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][2]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.942ns (35.344%)  route 3.553ns (64.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.873     7.682    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.806 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1/O
                         net (fo=8, routed)           0.720     8.525    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][5]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][5]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.942ns (35.344%)  route 3.553ns (64.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.873     7.682    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.806 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1/O
                         net (fo=8, routed)           0.720     8.525    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][7]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7][7]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 1.942ns (35.643%)  route 3.506ns (64.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.889     7.698    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.822 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[6][7]_i_1/O
                         net (fo=8, routed)           0.657     8.479    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[6][7]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X40Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][0]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 1.942ns (35.643%)  route 3.506ns (64.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.889     7.698    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.822 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[6][7]_i_1/O
                         net (fo=8, routed)           0.657     8.479    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[6][7]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X40Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][2]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 1.942ns (35.643%)  route 3.506ns (64.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.737     3.031    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.657     6.022    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I3_O)        0.152     6.174 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2/O
                         net (fo=2, routed)           0.304     6.477    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_2_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I2_O)        0.332     6.809 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2/O
                         net (fo=6, routed)           0.889     7.698    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_2_n_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.822 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[6][7]_i_1/O
                         net (fo=8, routed)           0.657     8.479    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[6][7]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         1.480    12.659    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X40Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.529    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6][3]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  4.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.659     0.995    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.104     1.227    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][21]
    SLICE_X30Y99         FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.845     1.211    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y99         FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)        -0.001     1.175    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.412%)  route 0.174ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.659     0.995    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.174     1.297    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.844     1.210    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/filter_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.559     0.895    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/filter_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/filter_in_reg[0]/Q
                         net (fo=1, routed)           0.110     1.146    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_0_5/DIA0
    SLICE_X34Y96         RAMD32                                       r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.825     1.191    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_0_5/WCLK
    SLICE_X34Y96         RAMD32                                       r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.057    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.629%)  route 0.189ns (50.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.659     0.995    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=5, routed)           0.189     1.325    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X31Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.370 r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.370    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X31Y99         FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.845     1.211    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.436%)  route 0.119ns (44.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.558     0.894    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y93         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.119     1.161    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y92         SRLC32E                                      r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.824     1.190    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.557     0.893    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.115     1.149    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X32Y92         SRLC32E                                      r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.824     1.190    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.041    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.656     0.992    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.885     1.251    zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    zynq_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.292%)  route 0.233ns (58.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.559     0.895    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/Q
                         net (fo=56, routed)          0.233     1.292    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/ADDRD2
    SLICE_X32Y97         RAMD32                                       r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.826     1.192    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/WCLK
    SLICE_X32Y97         RAMD32                                       r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.182    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.292%)  route 0.233ns (58.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.559     0.895    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/Q
                         net (fo=56, routed)          0.233     1.292    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/ADDRD2
    SLICE_X32Y97         RAMD32                                       r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.826     1.192    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/WCLK
    SLICE_X32Y97         RAMD32                                       r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.182    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.292%)  route 0.233ns (58.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.559     0.895    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y98         FDRE                                         r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/Q
                         net (fo=56, routed)          0.233     1.292    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/ADDRD2
    SLICE_X32Y97         RAMD32                                       r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=821, routed)         0.826     1.192    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/WCLK
    SLICE_X32Y97         RAMD32                                       r  zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.182    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y100   zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y100   zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y98    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y98    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y91    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[15]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y91    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y91    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y91    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y91    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y97    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y94    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y97    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y95    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y94    zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg_0_15_6_11/RAMA/CLK



