
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008a8  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000a6c  08000a6c  00001a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000a78  08000a78  00001a88  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000a78  08000a78  00001a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000a80  08000a88  00001a88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a80  08000a80  00001a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a84  08000a84  00001a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001a88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a88  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a88  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001a88  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001114  00000000  00000000  00001ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000003d5  00000000  00000000  00002bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000120  00000000  00000000  00002fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000cb  00000000  00000000  000030c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002104  00000000  00000000  00003193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000173d  00000000  00000000  00005297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000917f  00000000  00000000  000069d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000fb53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003b8  00000000  00000000  0000fb98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0000ff50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000a54 	.word	0x08000a54

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000a54 	.word	0x08000a54

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <SPI2_GPIOInits>:
 * PB13 --> SCK
 * PB14 --> MISO
 * PB15 --> MOSI
 */
void SPI2_GPIOInits(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 800021a:	4b14      	ldr	r3, [pc, #80]	@ (800026c <SPI2_GPIOInits+0x58>)
 800021c:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021e:	2302      	movs	r3, #2
 8000220:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000222:	2305      	movs	r3, #5
 8000224:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000226:	2300      	movs	r3, #0
 8000228:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800022a:	2300      	movs	r3, #0
 800022c:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022e:	2302      	movs	r3, #2
 8000230:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000232:	230d      	movs	r3, #13
 8000234:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f94d 	bl	80004d8 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 800023e:	230f      	movs	r3, #15
 8000240:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f947 	bl	80004d8 <GPIO_Init>

	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 800024a:	230e      	movs	r3, #14
 800024c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f941 	bl	80004d8 <GPIO_Init>

	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000256:	230c      	movs	r3, #12
 8000258:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	4618      	mov	r0, r3
 800025e:	f000 f93b 	bl	80004d8 <GPIO_Init>
}
 8000262:	bf00      	nop
 8000264:	3710      	adds	r7, #16
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	40020400 	.word	0x40020400

08000270 <SPI2_Inits>:

void SPI2_Inits(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;
	SPI2handle.pSPIx = SPI2;
 8000276:	4b0c      	ldr	r3, [pc, #48]	@ (80002a8 <SPI2_Inits+0x38>)
 8000278:	607b      	str	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800027a:	2301      	movs	r3, #1
 800027c:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800027e:	2301      	movs	r3, #1
 8000280:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2;
 8000282:	2300      	movs	r3, #0
 8000284:	72bb      	strb	r3, [r7, #10]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000286:	2300      	movs	r3, #0
 8000288:	72fb      	strb	r3, [r7, #11]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800028a:	2300      	movs	r3, #0
 800028c:	737b      	strb	r3, [r7, #13]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800028e:	2300      	movs	r3, #0
 8000290:	733b      	strb	r3, [r7, #12]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN;
 8000292:	2301      	movs	r3, #1
 8000294:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPI2handle);
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	4618      	mov	r0, r3
 800029a:	f000 fb2f 	bl	80008fc <SPI_Init>
}
 800029e:	bf00      	nop
 80002a0:	3710      	adds	r7, #16
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40003800 	.word	0x40003800

080002ac <main>:
int main(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
	char user_data[]="Hello world";
 80002b2:	4a0a      	ldr	r2, [pc, #40]	@ (80002dc <main+0x30>)
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80002b8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	SPI2_GPIOInits();
 80002bc:	f7ff ffaa 	bl	8000214 <SPI2_GPIOInits>

	SPI2_Inits();
 80002c0:	f7ff ffd6 	bl	8000270 <SPI2_Inits>
	SPI_SendData(SPI2,(uint8_t*)user_data,strlen(user_data));
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	4618      	mov	r0, r3
 80002c8:	f7ff ff9c 	bl	8000204 <strlen>
 80002cc:	4602      	mov	r2, r0
 80002ce:	1d3b      	adds	r3, r7, #4
 80002d0:	4619      	mov	r1, r3
 80002d2:	4803      	ldr	r0, [pc, #12]	@ (80002e0 <main+0x34>)
 80002d4:	f000 fb62 	bl	800099c <SPI_SendData>
	while(1);
 80002d8:	bf00      	nop
 80002da:	e7fd      	b.n	80002d8 <main+0x2c>
 80002dc:	08000a6c 	.word	0x08000a6c
 80002e0:	40003800 	.word	0x40003800

080002e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002e4:	480d      	ldr	r0, [pc, #52]	@ (800031c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002e8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ec:	480c      	ldr	r0, [pc, #48]	@ (8000320 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ee:	490d      	ldr	r1, [pc, #52]	@ (8000324 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000328 <LoopForever+0xe>)
  movs r3, #0
 80002f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002f4:	e002      	b.n	80002fc <LoopCopyDataInit>

080002f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002fa:	3304      	adds	r3, #4

080002fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000300:	d3f9      	bcc.n	80002f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000302:	4a0a      	ldr	r2, [pc, #40]	@ (800032c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000304:	4c0a      	ldr	r4, [pc, #40]	@ (8000330 <LoopForever+0x16>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000308:	e001      	b.n	800030e <LoopFillZerobss>

0800030a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800030a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800030c:	3204      	adds	r2, #4

0800030e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800030e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000310:	d3fb      	bcc.n	800030a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000312:	f000 fb7b 	bl	8000a0c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000316:	f7ff ffc9 	bl	80002ac <main>

0800031a <LoopForever>:

LoopForever:
  b LoopForever
 800031a:	e7fe      	b.n	800031a <LoopForever>
  ldr   r0, =_estack
 800031c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000324:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000328:	08000a88 	.word	0x08000a88
  ldr r2, =_sbss
 800032c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000330:	2000001c 	.word	0x2000001c

08000334 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000334:	e7fe      	b.n	8000334 <ADC_IRQHandler>
	...

08000338 <GPIO_PeriClockControl>:

#include "stm32f446xx_gpio_driver.h"


void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx , uint8_t EnorDi)
{
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	460b      	mov	r3, r1
 8000342:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000344:	78fb      	ldrb	r3, [r7, #3]
 8000346:	2b01      	cmp	r3, #1
 8000348:	d157      	bne.n	80003fa <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a59      	ldr	r2, [pc, #356]	@ (80004b4 <GPIO_PeriClockControl+0x17c>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d106      	bne.n	8000360 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000352:	4b59      	ldr	r3, [pc, #356]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000356:	4a58      	ldr	r2, [pc, #352]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000358:	f043 0301 	orr.w	r3, r3, #1
 800035c:	6313      	str	r3, [r2, #48]	@ 0x30
	}




}
 800035e:	e0a3      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a56      	ldr	r2, [pc, #344]	@ (80004bc <GPIO_PeriClockControl+0x184>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d106      	bne.n	8000376 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000368:	4b53      	ldr	r3, [pc, #332]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800036a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800036c:	4a52      	ldr	r2, [pc, #328]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800036e:	f043 0302 	orr.w	r3, r3, #2
 8000372:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000374:	e098      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a51      	ldr	r2, [pc, #324]	@ (80004c0 <GPIO_PeriClockControl+0x188>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d106      	bne.n	800038c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800037e:	4b4e      	ldr	r3, [pc, #312]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000382:	4a4d      	ldr	r2, [pc, #308]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000384:	f043 0304 	orr.w	r3, r3, #4
 8000388:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800038a:	e08d      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	4a4d      	ldr	r2, [pc, #308]	@ (80004c4 <GPIO_PeriClockControl+0x18c>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d106      	bne.n	80003a2 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000394:	4b48      	ldr	r3, [pc, #288]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000398:	4a47      	ldr	r2, [pc, #284]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800039a:	f043 0308 	orr.w	r3, r3, #8
 800039e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003a0:	e082      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a48      	ldr	r2, [pc, #288]	@ (80004c8 <GPIO_PeriClockControl+0x190>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d106      	bne.n	80003b8 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003aa:	4b43      	ldr	r3, [pc, #268]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ae:	4a42      	ldr	r2, [pc, #264]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003b0:	f043 0310 	orr.w	r3, r3, #16
 80003b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003b6:	e077      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	4a44      	ldr	r2, [pc, #272]	@ (80004cc <GPIO_PeriClockControl+0x194>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d106      	bne.n	80003ce <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003c0:	4b3d      	ldr	r3, [pc, #244]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c4:	4a3c      	ldr	r2, [pc, #240]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003c6:	f043 0320 	orr.w	r3, r3, #32
 80003ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003cc:	e06c      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4a3f      	ldr	r2, [pc, #252]	@ (80004d0 <GPIO_PeriClockControl+0x198>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d106      	bne.n	80003e4 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003d6:	4b38      	ldr	r3, [pc, #224]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003da:	4a37      	ldr	r2, [pc, #220]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e2:	e061      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	4a3b      	ldr	r2, [pc, #236]	@ (80004d4 <GPIO_PeriClockControl+0x19c>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d15d      	bne.n	80004a8 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 80003ec:	4b32      	ldr	r3, [pc, #200]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f0:	4a31      	ldr	r2, [pc, #196]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f8:	e056      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a2d      	ldr	r2, [pc, #180]	@ (80004b4 <GPIO_PeriClockControl+0x17c>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d106      	bne.n	8000410 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 8000402:	4b2d      	ldr	r3, [pc, #180]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000406:	4a2c      	ldr	r2, [pc, #176]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000408:	f023 0301 	bic.w	r3, r3, #1
 800040c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800040e:	e04b      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a2a      	ldr	r2, [pc, #168]	@ (80004bc <GPIO_PeriClockControl+0x184>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d106      	bne.n	8000426 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 8000418:	4b27      	ldr	r3, [pc, #156]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041c:	4a26      	ldr	r2, [pc, #152]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800041e:	f023 0302 	bic.w	r3, r3, #2
 8000422:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000424:	e040      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a25      	ldr	r2, [pc, #148]	@ (80004c0 <GPIO_PeriClockControl+0x188>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d106      	bne.n	800043c <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 800042e:	4b22      	ldr	r3, [pc, #136]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000432:	4a21      	ldr	r2, [pc, #132]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000434:	f023 0304 	bic.w	r3, r3, #4
 8000438:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800043a:	e035      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	4a21      	ldr	r2, [pc, #132]	@ (80004c4 <GPIO_PeriClockControl+0x18c>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d106      	bne.n	8000452 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000444:	4b1c      	ldr	r3, [pc, #112]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000448:	4a1b      	ldr	r2, [pc, #108]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800044a:	f023 0308 	bic.w	r3, r3, #8
 800044e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000450:	e02a      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a1c      	ldr	r2, [pc, #112]	@ (80004c8 <GPIO_PeriClockControl+0x190>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d106      	bne.n	8000468 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 800045a:	4b17      	ldr	r3, [pc, #92]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800045e:	4a16      	ldr	r2, [pc, #88]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000460:	f023 0310 	bic.w	r3, r3, #16
 8000464:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000466:	e01f      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a18      	ldr	r2, [pc, #96]	@ (80004cc <GPIO_PeriClockControl+0x194>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d106      	bne.n	800047e <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 8000470:	4b11      	ldr	r3, [pc, #68]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000474:	4a10      	ldr	r2, [pc, #64]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000476:	f023 0320 	bic.w	r3, r3, #32
 800047a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800047c:	e014      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4a13      	ldr	r2, [pc, #76]	@ (80004d0 <GPIO_PeriClockControl+0x198>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d106      	bne.n	8000494 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000486:	4b0c      	ldr	r3, [pc, #48]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048a:	4a0b      	ldr	r2, [pc, #44]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800048c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000490:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000492:	e009      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4a0f      	ldr	r2, [pc, #60]	@ (80004d4 <GPIO_PeriClockControl+0x19c>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d105      	bne.n	80004a8 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 800049c:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800049e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a0:	4a05      	ldr	r2, [pc, #20]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80004a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004a6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a8:	bf00      	nop
 80004aa:	370c      	adds	r7, #12
 80004ac:	46bd      	mov	sp, r7
 80004ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b2:	4770      	bx	lr
 80004b4:	40020000 	.word	0x40020000
 80004b8:	40023800 	.word	0x40023800
 80004bc:	40020400 	.word	0x40020400
 80004c0:	40020800 	.word	0x40020800
 80004c4:	40020c00 	.word	0x40020c00
 80004c8:	40021000 	.word	0x40021000
 80004cc:	40021400 	.word	0x40021400
 80004d0:	40021800 	.word	0x40021800
 80004d4:	40021c00 	.word	0x40021c00

080004d8 <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b086      	sub	sp, #24
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	617b      	str	r3, [r7, #20]

	//Enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx , ENABLE);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2101      	movs	r1, #1
 80004ea:	4618      	mov	r0, r3
 80004ec:	f7ff ff24 	bl	8000338 <GPIO_PeriClockControl>

	//configure mode

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	795b      	ldrb	r3, [r3, #5]
 80004f4:	2b03      	cmp	r3, #3
 80004f6:	d81f      	bhi.n	8000538 <GPIO_Init+0x60>
	{
		//non interrupt
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	795b      	ldrb	r3, [r3, #5]
 80004fc:	461a      	mov	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	fa02 f303 	lsl.w	r3, r2, r3
 8000508:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	681a      	ldr	r2, [r3, #0]
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	791b      	ldrb	r3, [r3, #4]
 8000514:	4619      	mov	r1, r3
 8000516:	2303      	movs	r3, #3
 8000518:	408b      	lsls	r3, r1
 800051a:	43db      	mvns	r3, r3
 800051c:	4619      	mov	r1, r3
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	400a      	ands	r2, r1
 8000524:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	6819      	ldr	r1, [r3, #0]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	697a      	ldr	r2, [r7, #20]
 8000532:	430a      	orrs	r2, r1
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	e0c9      	b.n	80006cc <GPIO_Init+0x1f4>
	}else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	795b      	ldrb	r3, [r3, #5]
 800053c:	2b04      	cmp	r3, #4
 800053e:	d117      	bne.n	8000570 <GPIO_Init+0x98>
		{
			//1.Configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000540:	4b47      	ldr	r3, [pc, #284]	@ (8000660 <GPIO_Init+0x188>)
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	687a      	ldr	r2, [r7, #4]
 8000546:	7912      	ldrb	r2, [r2, #4]
 8000548:	4611      	mov	r1, r2
 800054a:	2201      	movs	r2, #1
 800054c:	408a      	lsls	r2, r1
 800054e:	4611      	mov	r1, r2
 8000550:	4a43      	ldr	r2, [pc, #268]	@ (8000660 <GPIO_Init+0x188>)
 8000552:	430b      	orrs	r3, r1
 8000554:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing RTSR bit for as it might be 1
 8000556:	4b42      	ldr	r3, [pc, #264]	@ (8000660 <GPIO_Init+0x188>)
 8000558:	689b      	ldr	r3, [r3, #8]
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	7912      	ldrb	r2, [r2, #4]
 800055e:	4611      	mov	r1, r2
 8000560:	2201      	movs	r2, #1
 8000562:	408a      	lsls	r2, r1
 8000564:	43d2      	mvns	r2, r2
 8000566:	4611      	mov	r1, r2
 8000568:	4a3d      	ldr	r2, [pc, #244]	@ (8000660 <GPIO_Init+0x188>)
 800056a:	400b      	ands	r3, r1
 800056c:	6093      	str	r3, [r2, #8]
 800056e:	e035      	b.n	80005dc <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	795b      	ldrb	r3, [r3, #5]
 8000574:	2b05      	cmp	r3, #5
 8000576:	d117      	bne.n	80005a8 <GPIO_Init+0xd0>
		{
			//1.Configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000578:	4b39      	ldr	r3, [pc, #228]	@ (8000660 <GPIO_Init+0x188>)
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	7912      	ldrb	r2, [r2, #4]
 8000580:	4611      	mov	r1, r2
 8000582:	2201      	movs	r2, #1
 8000584:	408a      	lsls	r2, r1
 8000586:	4611      	mov	r1, r2
 8000588:	4a35      	ldr	r2, [pc, #212]	@ (8000660 <GPIO_Init+0x188>)
 800058a:	430b      	orrs	r3, r1
 800058c:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing FTSR bit for as it might be 1
 800058e:	4b34      	ldr	r3, [pc, #208]	@ (8000660 <GPIO_Init+0x188>)
 8000590:	68db      	ldr	r3, [r3, #12]
 8000592:	687a      	ldr	r2, [r7, #4]
 8000594:	7912      	ldrb	r2, [r2, #4]
 8000596:	4611      	mov	r1, r2
 8000598:	2201      	movs	r2, #1
 800059a:	408a      	lsls	r2, r1
 800059c:	43d2      	mvns	r2, r2
 800059e:	4611      	mov	r1, r2
 80005a0:	4a2f      	ldr	r2, [pc, #188]	@ (8000660 <GPIO_Init+0x188>)
 80005a2:	400b      	ands	r3, r1
 80005a4:	60d3      	str	r3, [r2, #12]
 80005a6:	e019      	b.n	80005dc <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	795b      	ldrb	r3, [r3, #5]
 80005ac:	2b06      	cmp	r3, #6
 80005ae:	d115      	bne.n	80005dc <GPIO_Init+0x104>
		{
			//1.Configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b0:	4b2b      	ldr	r3, [pc, #172]	@ (8000660 <GPIO_Init+0x188>)
 80005b2:	689b      	ldr	r3, [r3, #8]
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	7912      	ldrb	r2, [r2, #4]
 80005b8:	4611      	mov	r1, r2
 80005ba:	2201      	movs	r2, #1
 80005bc:	408a      	lsls	r2, r1
 80005be:	4611      	mov	r1, r2
 80005c0:	4a27      	ldr	r2, [pc, #156]	@ (8000660 <GPIO_Init+0x188>)
 80005c2:	430b      	orrs	r3, r1
 80005c4:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005c6:	4b26      	ldr	r3, [pc, #152]	@ (8000660 <GPIO_Init+0x188>)
 80005c8:	68db      	ldr	r3, [r3, #12]
 80005ca:	687a      	ldr	r2, [r7, #4]
 80005cc:	7912      	ldrb	r2, [r2, #4]
 80005ce:	4611      	mov	r1, r2
 80005d0:	2201      	movs	r2, #1
 80005d2:	408a      	lsls	r2, r1
 80005d4:	4611      	mov	r1, r2
 80005d6:	4a22      	ldr	r2, [pc, #136]	@ (8000660 <GPIO_Init+0x188>)
 80005d8:	430b      	orrs	r3, r1
 80005da:	60d3      	str	r3, [r2, #12]
		}

		//2.Configure the GPIO port selection in the SYSCFG_EXTICR
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	791b      	ldrb	r3, [r3, #4]
 80005e0:	089b      	lsrs	r3, r3, #2
 80005e2:	74fb      	strb	r3, [r7, #19]
		temp2 =pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	f003 0303 	and.w	r3, r3, #3
 80005ec:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000664 <GPIO_Init+0x18c>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d045      	beq.n	8000684 <GPIO_Init+0x1ac>
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a1a      	ldr	r2, [pc, #104]	@ (8000668 <GPIO_Init+0x190>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d02b      	beq.n	800065a <GPIO_Init+0x182>
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a19      	ldr	r2, [pc, #100]	@ (800066c <GPIO_Init+0x194>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d024      	beq.n	8000656 <GPIO_Init+0x17e>
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a17      	ldr	r2, [pc, #92]	@ (8000670 <GPIO_Init+0x198>)
 8000612:	4293      	cmp	r3, r2
 8000614:	d01d      	beq.n	8000652 <GPIO_Init+0x17a>
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a16      	ldr	r2, [pc, #88]	@ (8000674 <GPIO_Init+0x19c>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d016      	beq.n	800064e <GPIO_Init+0x176>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a14      	ldr	r2, [pc, #80]	@ (8000678 <GPIO_Init+0x1a0>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d00f      	beq.n	800064a <GPIO_Init+0x172>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a13      	ldr	r2, [pc, #76]	@ (800067c <GPIO_Init+0x1a4>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d008      	beq.n	8000646 <GPIO_Init+0x16e>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a11      	ldr	r2, [pc, #68]	@ (8000680 <GPIO_Init+0x1a8>)
 800063a:	4293      	cmp	r3, r2
 800063c:	d101      	bne.n	8000642 <GPIO_Init+0x16a>
 800063e:	2307      	movs	r3, #7
 8000640:	e021      	b.n	8000686 <GPIO_Init+0x1ae>
 8000642:	2300      	movs	r3, #0
 8000644:	e01f      	b.n	8000686 <GPIO_Init+0x1ae>
 8000646:	2306      	movs	r3, #6
 8000648:	e01d      	b.n	8000686 <GPIO_Init+0x1ae>
 800064a:	2305      	movs	r3, #5
 800064c:	e01b      	b.n	8000686 <GPIO_Init+0x1ae>
 800064e:	2304      	movs	r3, #4
 8000650:	e019      	b.n	8000686 <GPIO_Init+0x1ae>
 8000652:	2303      	movs	r3, #3
 8000654:	e017      	b.n	8000686 <GPIO_Init+0x1ae>
 8000656:	2302      	movs	r3, #2
 8000658:	e015      	b.n	8000686 <GPIO_Init+0x1ae>
 800065a:	2301      	movs	r3, #1
 800065c:	e013      	b.n	8000686 <GPIO_Init+0x1ae>
 800065e:	bf00      	nop
 8000660:	40013c00 	.word	0x40013c00
 8000664:	40020000 	.word	0x40020000
 8000668:	40020400 	.word	0x40020400
 800066c:	40020800 	.word	0x40020800
 8000670:	40020c00 	.word	0x40020c00
 8000674:	40021000 	.word	0x40021000
 8000678:	40021400 	.word	0x40021400
 800067c:	40021800 	.word	0x40021800
 8000680:	40021c00 	.word	0x40021c00
 8000684:	2300      	movs	r3, #0
 8000686:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000688:	4b61      	ldr	r3, [pc, #388]	@ (8000810 <GPIO_Init+0x338>)
 800068a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800068c:	4a60      	ldr	r2, [pc, #384]	@ (8000810 <GPIO_Init+0x338>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000692:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portcode << ( temp2 * 4);
 8000694:	4a5f      	ldr	r2, [pc, #380]	@ (8000814 <GPIO_Init+0x33c>)
 8000696:	7cfb      	ldrb	r3, [r7, #19]
 8000698:	3302      	adds	r3, #2
 800069a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800069e:	7c79      	ldrb	r1, [r7, #17]
 80006a0:	7cbb      	ldrb	r3, [r7, #18]
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	fa01 f303 	lsl.w	r3, r1, r3
 80006a8:	4618      	mov	r0, r3
 80006aa:	495a      	ldr	r1, [pc, #360]	@ (8000814 <GPIO_Init+0x33c>)
 80006ac:	7cfb      	ldrb	r3, [r7, #19]
 80006ae:	4302      	orrs	r2, r0
 80006b0:	3302      	adds	r3, #2
 80006b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		//3. Enable the EXTI    interrupt delivery using IMR
		EXTI->IMR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006b6:	4b58      	ldr	r3, [pc, #352]	@ (8000818 <GPIO_Init+0x340>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	7912      	ldrb	r2, [r2, #4]
 80006be:	4611      	mov	r1, r2
 80006c0:	2201      	movs	r2, #1
 80006c2:	408a      	lsls	r2, r1
 80006c4:	4611      	mov	r1, r2
 80006c6:	4a54      	ldr	r2, [pc, #336]	@ (8000818 <GPIO_Init+0x340>)
 80006c8:	430b      	orrs	r3, r1
 80006ca:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]

	//configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	799b      	ldrb	r3, [r3, #6]
 80006d4:	461a      	mov	r2, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	791b      	ldrb	r3, [r3, #4]
 80006da:	005b      	lsls	r3, r3, #1
 80006dc:	fa02 f303 	lsl.w	r3, r2, r3
 80006e0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	689a      	ldr	r2, [r3, #8]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	791b      	ldrb	r3, [r3, #4]
 80006ec:	4619      	mov	r1, r3
 80006ee:	2303      	movs	r3, #3
 80006f0:	408b      	lsls	r3, r1
 80006f2:	43db      	mvns	r3, r3
 80006f4:	4619      	mov	r1, r3
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	400a      	ands	r2, r1
 80006fc:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	6899      	ldr	r1, [r3, #8]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	697a      	ldr	r2, [r7, #20]
 800070a:	430a      	orrs	r2, r1
 800070c:	609a      	str	r2, [r3, #8]

	temp = 0;
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]

	//configure pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	79db      	ldrb	r3, [r3, #7]
 8000716:	461a      	mov	r2, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	791b      	ldrb	r3, [r3, #4]
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	68da      	ldr	r2, [r3, #12]
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	791b      	ldrb	r3, [r3, #4]
 800072e:	4619      	mov	r1, r3
 8000730:	2303      	movs	r3, #3
 8000732:	408b      	lsls	r3, r1
 8000734:	43db      	mvns	r3, r3
 8000736:	4619      	mov	r1, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	400a      	ands	r2, r1
 800073e:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	68d9      	ldr	r1, [r3, #12]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	697a      	ldr	r2, [r7, #20]
 800074c:	430a      	orrs	r2, r1
 800074e:	60da      	str	r2, [r3, #12]

	temp=0;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	795b      	ldrb	r3, [r3, #5]
 8000758:	2b01      	cmp	r3, #1
 800075a:	d11f      	bne.n	800079c <GPIO_Init+0x2c4>
	{
	//configure optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	7a1b      	ldrb	r3, [r3, #8]
 8000760:	461a      	mov	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	791b      	ldrb	r3, [r3, #4]
 8000766:	fa02 f303 	lsl.w	r3, r2, r3
 800076a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	685a      	ldr	r2, [r3, #4]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	791b      	ldrb	r3, [r3, #4]
 8000776:	4619      	mov	r1, r3
 8000778:	2301      	movs	r3, #1
 800077a:	408b      	lsls	r3, r1
 800077c:	43db      	mvns	r3, r3
 800077e:	4619      	mov	r1, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	400a      	ands	r2, r1
 8000786:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	6859      	ldr	r1, [r3, #4]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	697a      	ldr	r2, [r7, #20]
 8000794:	430a      	orrs	r2, r1
 8000796:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
	}
	//configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	795b      	ldrb	r3, [r3, #5]
 80007a0:	2b02      	cmp	r3, #2
 80007a2:	d131      	bne.n	8000808 <GPIO_Init+0x330>
	{
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	791b      	ldrb	r3, [r3, #4]
 80007a8:	08db      	lsrs	r3, r3, #3
 80007aa:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	791b      	ldrb	r3, [r3, #4]
 80007b0:	f003 0307 	and.w	r3, r3, #7
 80007b4:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 *  temp2 ) );
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	7c3a      	ldrb	r2, [r7, #16]
 80007bc:	3208      	adds	r2, #8
 80007be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	220f      	movs	r2, #15
 80007c8:	fa02 f303 	lsl.w	r3, r2, r3
 80007cc:	43db      	mvns	r3, r3
 80007ce:	4618      	mov	r0, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	7c3a      	ldrb	r2, [r7, #16]
 80007d6:	4001      	ands	r1, r0
 80007d8:	3208      	adds	r2, #8
 80007da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode <<( 4 *  temp2 ) );
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	7c3a      	ldrb	r2, [r7, #16]
 80007e4:	3208      	adds	r2, #8
 80007e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	7a5b      	ldrb	r3, [r3, #9]
 80007ee:	461a      	mov	r2, r3
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	fa02 f303 	lsl.w	r3, r2, r3
 80007f8:	4618      	mov	r0, r3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	7c3a      	ldrb	r2, [r7, #16]
 8000800:	4301      	orrs	r1, r0
 8000802:	3208      	adds	r2, #8
 8000804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}




}
 8000808:	bf00      	nop
 800080a:	3718      	adds	r7, #24
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40023800 	.word	0x40023800
 8000814:	40013800 	.word	0x40013800
 8000818:	40013c00 	.word	0x40013c00

0800081c <SPI_PeriClockControl>:
 */
#include "stm32f446xx_spi_driver.h"


void SPI_PeriClockControl(SPI_RegDef_t *pSPIx , uint8_t EnorDi)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	460b      	mov	r3, r1
 8000826:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d12b      	bne.n	8000886 <SPI_PeriClockControl+0x6a>
		{
			if(pSPIx == SPI1)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4a2d      	ldr	r2, [pc, #180]	@ (80008e8 <SPI_PeriClockControl+0xcc>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d106      	bne.n	8000844 <SPI_PeriClockControl+0x28>
			{
				SPI1_PCLK_EN();
 8000836:	4b2d      	ldr	r3, [pc, #180]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 8000838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800083a:	4a2c      	ldr	r2, [pc, #176]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 800083c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000840:	6453      	str	r3, [r2, #68]	@ 0x44
			}else if(pSPIx == SPI4)
			{
				SPI4_PCLK_DI();
			}
		}
}
 8000842:	e04b      	b.n	80008dc <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI2)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4a2a      	ldr	r2, [pc, #168]	@ (80008f0 <SPI_PeriClockControl+0xd4>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d106      	bne.n	800085a <SPI_PeriClockControl+0x3e>
				SPI2_PCLK_EN();
 800084c:	4b27      	ldr	r3, [pc, #156]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000850:	4a26      	ldr	r2, [pc, #152]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 8000852:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000856:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000858:	e040      	b.n	80008dc <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI3)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	4a25      	ldr	r2, [pc, #148]	@ (80008f4 <SPI_PeriClockControl+0xd8>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d106      	bne.n	8000870 <SPI_PeriClockControl+0x54>
				SPI3_PCLK_EN();
 8000862:	4b22      	ldr	r3, [pc, #136]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 8000864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000866:	4a21      	ldr	r2, [pc, #132]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 8000868:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800086c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800086e:	e035      	b.n	80008dc <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI4)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4a21      	ldr	r2, [pc, #132]	@ (80008f8 <SPI_PeriClockControl+0xdc>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d131      	bne.n	80008dc <SPI_PeriClockControl+0xc0>
				SPI4_PCLK_EN();
 8000878:	4b1c      	ldr	r3, [pc, #112]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 800087a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800087c:	4a1b      	ldr	r2, [pc, #108]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 800087e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000882:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000884:	e02a      	b.n	80008dc <SPI_PeriClockControl+0xc0>
			if(pSPIx == SPI1)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	4a17      	ldr	r2, [pc, #92]	@ (80008e8 <SPI_PeriClockControl+0xcc>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d106      	bne.n	800089c <SPI_PeriClockControl+0x80>
				SPI1_PCLK_DI();
 800088e:	4b17      	ldr	r3, [pc, #92]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 8000890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000892:	4a16      	ldr	r2, [pc, #88]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 8000894:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000898:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800089a:	e01f      	b.n	80008dc <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI2)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4a14      	ldr	r2, [pc, #80]	@ (80008f0 <SPI_PeriClockControl+0xd4>)
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d106      	bne.n	80008b2 <SPI_PeriClockControl+0x96>
				SPI2_PCLK_DI();
 80008a4:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 80008a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a8:	4a10      	ldr	r2, [pc, #64]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 80008aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80008ae:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008b0:	e014      	b.n	80008dc <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI3)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4a0f      	ldr	r2, [pc, #60]	@ (80008f4 <SPI_PeriClockControl+0xd8>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d106      	bne.n	80008c8 <SPI_PeriClockControl+0xac>
				SPI3_PCLK_DI();
 80008ba:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 80008bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008be:	4a0b      	ldr	r2, [pc, #44]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 80008c0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80008c4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008c6:	e009      	b.n	80008dc <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI4)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4a0b      	ldr	r2, [pc, #44]	@ (80008f8 <SPI_PeriClockControl+0xdc>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d105      	bne.n	80008dc <SPI_PeriClockControl+0xc0>
				SPI4_PCLK_DI();
 80008d0:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 80008d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008d4:	4a05      	ldr	r2, [pc, #20]	@ (80008ec <SPI_PeriClockControl+0xd0>)
 80008d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80008da:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	40013000 	.word	0x40013000
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40003800 	.word	0x40003800
 80008f4:	40003c00 	.word	0x40003c00
 80008f8:	40013400 	.word	0x40013400

080008fc <SPI_Init>:


void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
	//Enable peripheral Clock
	SPI_PeriClockControl(pSPIHandle->pSPIx , ENABLE);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2101      	movs	r1, #1
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff ff86 	bl	800081c <SPI_PeriClockControl>

	//Configure SPI_CR1 register
	uint32_t tempreg=0;
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]

	//1.Configure the device mode
	tempreg |=pSPIHandle->SPIConfig.SPI_DeviceMode << 2;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	791b      	ldrb	r3, [r3, #4]
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	4313      	orrs	r3, r2
 800091e:	60fb      	str	r3, [r7, #12]

	//2.Configure the BusConfig
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	795b      	ldrb	r3, [r3, #5]
 8000924:	2b01      	cmp	r3, #1
 8000926:	d104      	bne.n	8000932 <SPI_Init+0x36>
	{
		//bidi mode should be cleared
		tempreg &= ~( 1<< 15);
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	e014      	b.n	800095c <SPI_Init+0x60>
	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	795b      	ldrb	r3, [r3, #5]
 8000936:	2b02      	cmp	r3, #2
 8000938:	d104      	bne.n	8000944 <SPI_Init+0x48>
	{
		//bidi mode should be set
		tempreg |= ( 1<< 15);
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000940:	60fb      	str	r3, [r7, #12]
 8000942:	e00b      	b.n	800095c <SPI_Init+0x60>
	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	795b      	ldrb	r3, [r3, #5]
 8000948:	2b03      	cmp	r3, #3
 800094a:	d107      	bne.n	800095c <SPI_Init+0x60>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1<< 15);
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000952:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= ( 1<< 10);
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800095a:	60fb      	str	r3, [r7, #12]
	}
	//3. Configure the spi serial clock speed (baud rate)
	tempreg |=pSPIHandle->SPIConfig.SPI_SclkSpeed << 3;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	799b      	ldrb	r3, [r3, #6]
 8000960:	00db      	lsls	r3, r3, #3
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	4313      	orrs	r3, r2
 8000966:	60fb      	str	r3, [r7, #12]

	//4. Configure the DFF
	tempreg |=pSPIHandle->SPIConfig.SPI_DFF << 11;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	79db      	ldrb	r3, [r3, #7]
 800096c:	02db      	lsls	r3, r3, #11
 800096e:	68fa      	ldr	r2, [r7, #12]
 8000970:	4313      	orrs	r3, r2
 8000972:	60fb      	str	r3, [r7, #12]

	//5. Configure the CPOL
	tempreg |=pSPIHandle->SPIConfig.SPI_CPOL << 1;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	7a5b      	ldrb	r3, [r3, #9]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	4313      	orrs	r3, r2
 800097e:	60fb      	str	r3, [r7, #12]

	//6. Configure the CPHA
	tempreg |=pSPIHandle->SPIConfig.SPI_CPHA << 0;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	7a1b      	ldrb	r3, [r3, #8]
 8000984:	461a      	mov	r2, r3
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	4313      	orrs	r3, r2
 800098a:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	601a      	str	r2, [r3, #0]


}
 8000994:	bf00      	nop
 8000996:	3710      	adds	r7, #16
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}

0800099c <SPI_SendData>:
	}
}


void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer,uint32_t Len)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 80009a8:	e026      	b.n	80009f8 <SPI_SendData+0x5c>
	{
		//1. Wait for TXE flag to set
		while (!(pSPIx->SR & (1 << 1)));
 80009aa:	bf00      	nop
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	f003 0302 	and.w	r3, r3, #2
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d0f9      	beq.n	80009ac <SPI_SendData+0x10>

		//2.Check the DFF bit in CR1
		if(pSPIx->CR1 & (1 << 11))
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d00e      	beq.n	80009e2 <SPI_SendData+0x46>
		{
			//16 bit DFF
			//1.Load data into the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	881b      	ldrh	r3, [r3, #0]
 80009c8:	461a      	mov	r2, r3
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	60da      	str	r2, [r3, #12]

			//2. Decrement length twice
			Len--;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	3b01      	subs	r3, #1
 80009d2:	607b      	str	r3, [r7, #4]
			Len--;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	607b      	str	r3, [r7, #4]

			//3. Increment the data buffer pointer
			(uint16_t*)pTxBuffer++;
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	3301      	adds	r3, #1
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	e00a      	b.n	80009f8 <SPI_SendData+0x5c>
		}
		else
		{
			//8 bit DFF
			//1.Load data into the DR
			pSPIx->DR = *pTxBuffer;
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	461a      	mov	r2, r3
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	60da      	str	r2, [r3, #12]

			//2. Decrement length
			Len--;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3b01      	subs	r3, #1
 80009f0:	607b      	str	r3, [r7, #4]

			//3. Increment the data buffer pointer
			pTxBuffer++;
 80009f2:	68bb      	ldr	r3, [r7, #8]
 80009f4:	3301      	adds	r3, #1
 80009f6:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1d5      	bne.n	80009aa <SPI_SendData+0xe>
		}
	}
}
 80009fe:	bf00      	nop
 8000a00:	bf00      	nop
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr

08000a0c <__libc_init_array>:
 8000a0c:	b570      	push	{r4, r5, r6, lr}
 8000a0e:	4d0d      	ldr	r5, [pc, #52]	@ (8000a44 <__libc_init_array+0x38>)
 8000a10:	4c0d      	ldr	r4, [pc, #52]	@ (8000a48 <__libc_init_array+0x3c>)
 8000a12:	1b64      	subs	r4, r4, r5
 8000a14:	10a4      	asrs	r4, r4, #2
 8000a16:	2600      	movs	r6, #0
 8000a18:	42a6      	cmp	r6, r4
 8000a1a:	d109      	bne.n	8000a30 <__libc_init_array+0x24>
 8000a1c:	4d0b      	ldr	r5, [pc, #44]	@ (8000a4c <__libc_init_array+0x40>)
 8000a1e:	4c0c      	ldr	r4, [pc, #48]	@ (8000a50 <__libc_init_array+0x44>)
 8000a20:	f000 f818 	bl	8000a54 <_init>
 8000a24:	1b64      	subs	r4, r4, r5
 8000a26:	10a4      	asrs	r4, r4, #2
 8000a28:	2600      	movs	r6, #0
 8000a2a:	42a6      	cmp	r6, r4
 8000a2c:	d105      	bne.n	8000a3a <__libc_init_array+0x2e>
 8000a2e:	bd70      	pop	{r4, r5, r6, pc}
 8000a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a34:	4798      	blx	r3
 8000a36:	3601      	adds	r6, #1
 8000a38:	e7ee      	b.n	8000a18 <__libc_init_array+0xc>
 8000a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a3e:	4798      	blx	r3
 8000a40:	3601      	adds	r6, #1
 8000a42:	e7f2      	b.n	8000a2a <__libc_init_array+0x1e>
 8000a44:	08000a80 	.word	0x08000a80
 8000a48:	08000a80 	.word	0x08000a80
 8000a4c:	08000a80 	.word	0x08000a80
 8000a50:	08000a84 	.word	0x08000a84

08000a54 <_init>:
 8000a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a56:	bf00      	nop
 8000a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a5a:	bc08      	pop	{r3}
 8000a5c:	469e      	mov	lr, r3
 8000a5e:	4770      	bx	lr

08000a60 <_fini>:
 8000a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a62:	bf00      	nop
 8000a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a66:	bc08      	pop	{r3}
 8000a68:	469e      	mov	lr, r3
 8000a6a:	4770      	bx	lr
