WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
[L1I] Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
[L2C] Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
[LLC] Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2502053 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5005698 heartbeat IPC: 3.994 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6255699 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6255699 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 43297023 heartbeat IPC: 0.2612 cumulative IPC: 0.135 (Simulation time: 00 hr 02 min 48 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 121127777 heartbeat IPC: 0.1285 cumulative IPC: 0.1306 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 198734217 heartbeat IPC: 0.1289 cumulative IPC: 0.1299 (Simulation time: 00 hr 11 min 43 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 276134456 heartbeat IPC: 0.1292 cumulative IPC: 0.1297 (Simulation time: 00 hr 16 min 09 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 353361478 heartbeat IPC: 0.1295 cumulative IPC: 0.1296 (Simulation time: 00 hr 20 min 34 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 430599266 heartbeat IPC: 0.1295 cumulative IPC: 0.1296 (Simulation time: 00 hr 25 min 00 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 480759408 heartbeat IPC: 0.1994 cumulative IPC: 0.137 (Simulation time: 00 hr 27 min 57 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 485222566 heartbeat IPC: 2.241 cumulative IPC: 0.1566 (Simulation time: 00 hr 28 min 27 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_12.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000002 cycles: 488416747 heartbeat IPC: 3.131 cumulative IPC: 0.1763 (Simulation time: 00 hr 28 min 46 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 491684196 heartbeat IPC: 3.06 cumulative IPC: 0.1957 (Simulation time: 00 hr 29 min 06 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 487003042 cumulative IPC: 0.2053 (Simulation time: 00 hr 29 min 16 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 487003042 cumulative IPC: 0.2053 (Simulation time: 00 hr 29 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_12.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2053 instructions: 100000001 cycles: 487003042
CPU 0 Branch Prediction Accuracy: 97.45% MPKI: 5.751 Average ROB Occupancy at Mispredict: 102.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00049
BRANCH_INDIRECT: 1.2
BRANCH_CONDITIONAL: 4.55
BRANCH_DIRECT_CALL: 0.00032
BRANCH_INDIRECT_CALL: 0.00074
BRANCH_RETURN: 0.00041

L1D TOTAL        ACCESS:   26499524 HIT:   12168257 MISS:   14331267
L1D LOAD         ACCESS:   20970459 HIT:    9834047 MISS:   11136412
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:      85988 HIT:      60775 MISS:      25213
L1D TRANSLATION  ACCESS:    5443077 HIT:    2273435 MISS:    3169642
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 307.6 cycles
L1I TOTAL        ACCESS:       5127 HIT:       3406 MISS:       1721
L1I LOAD         ACCESS:       5127 HIT:       3406 MISS:       1721
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 127.4 cycles
L2C TOTAL        ACCESS:   10636824 HIT:    3145126 MISS:    7491698
L2C LOAD         ACCESS:    7464472 HIT:      66664 MISS:    7397808
L2C RFO          ACCESS:      12173 HIT:       2728 MISS:       9445
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      12520 HIT:      11504 MISS:       1016
L2C TRANSLATION  ACCESS:    3147659 HIT:    3064230 MISS:      83429
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 578.5 cycles
LLC TOTAL        ACCESS:    7501819 HIT:     352201 MISS:    7149618
LLC LOAD         ACCESS:    7397808 HIT:     322021 MISS:    7075787
LLC RFO          ACCESS:       9445 HIT:        371 MISS:       9074
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      11137 HIT:       7311 MISS:       3826
LLC TRANSLATION  ACCESS:      83429 HIT:      22498 MISS:      60931
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 584.2 cycles
cpu0_DTLB TOTAL        ACCESS:   19978699 HIT:   13308673 MISS:    6670026
cpu0_DTLB LOAD         ACCESS:   19978699 HIT:   13308673 MISS:    6670026
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 90.55 cycles
cpu0_ITLB TOTAL        ACCESS:       4463 HIT:       3709 MISS:        754
cpu0_ITLB LOAD         ACCESS:       4463 HIT:       3709 MISS:        754
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 57.95 cycles
cpu0_STLB TOTAL        ACCESS:    6632435 HIT:    1182695 MISS:    5449740
cpu0_STLB LOAD         ACCESS:    6632435 HIT:    1182695 MISS:    5449740
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 100.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     170534
  ROW_BUFFER_MISS:    6975244
 AVG DBUS CONGESTED CYCLE: 3.97
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8291
  FULL:       1926
