
---------- Begin Simulation Statistics ----------
final_tick                               2167428212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58236                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702244                       # Number of bytes of host memory used
host_op_rate                                    58424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40440.88                       # Real time elapsed on the host
host_tick_rate                               53594976                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355113403                       # Number of instructions simulated
sim_ops                                    2362722318                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.167428                       # Number of seconds simulated
sim_ticks                                2167428212000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.594971                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293458776                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           346898607                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19501972                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468743122                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46888969                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       47260891                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          371922                       # Number of indirect misses.
system.cpu0.branchPred.lookups              601652227                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963608                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801861                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13745166                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555087296                       # Number of branches committed
system.cpu0.commit.bw_lim_events             74436590                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419500                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      196719663                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225037135                       # Number of instructions committed
system.cpu0.commit.committedOps            2228844291                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3883695172                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573898                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.393157                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2843069887     73.21%     73.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    622710643     16.03%     89.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    141755544      3.65%     92.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135369133      3.49%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40643760      1.05%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7315916      0.19%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6888072      0.18%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11505627      0.30%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     74436590      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3883695172                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44167859                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151130129                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691587058                       # Number of loads committed
system.cpu0.commit.membars                    7608887                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608896      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238948192     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695388907     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264779967     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228844291                       # Class of committed instruction
system.cpu0.commit.refs                     960168909                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225037135                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228844291                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.944797                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.944797                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            697555417                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5775718                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291542588                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2456262882                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1471384482                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1719950911                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13772322                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18062431                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13851309                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  601652227                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435548962                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2432203197                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9160411                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2484825386                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          255                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39058312                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139038                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1464781610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         340347745                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.574228                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3916514441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635421                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873905                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2121846690     54.18%     54.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1342480001     34.28%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               276971452      7.07%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135789562      3.47%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20899880      0.53%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13738854      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  971992      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809585      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6425      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3916514441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      410731933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13951782                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579655484                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557804                       # Inst execution rate
system.cpu0.iew.exec_refs                  1073661712                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 295843090                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              580055436                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            773154924                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811734                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6886589                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298033039                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2425528907                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777818622                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7457353                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2413753946                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3978634                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10717112                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13772322                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19229769                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       219971                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45481576                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        69972                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        27105                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15302870                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81567866                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29451188                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         27105                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1979107                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11972675                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1016502772                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2391485619                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.855320                       # average fanout of values written-back
system.cpu0.iew.wb_producers                869434910                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552658                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2391780107                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2942696532                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1533116298                       # number of integer regfile writes
system.cpu0.ipc                              0.514192                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.514192                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611817      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1315798164     54.34%     54.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332580      0.76%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802527      0.16%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           783137318     32.34%     87.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292528827     12.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2421211300                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               115                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4683624                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001934                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 810065     17.30%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3364017     71.83%     89.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               509539     10.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2418283037                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8763899780                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2391485552                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2622239087                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2414107838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2421211300                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421069                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      196684612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           279253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1569                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34244460                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3916514441                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618206                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816417                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2159261776     55.13%     55.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1223296948     31.23%     86.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          436192187     11.14%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77508088      1.98%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11756090      0.30%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6119100      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1550900      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             554362      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             274990      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3916514441                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559527                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33781826                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5778717                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           773154924                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298033039                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2908                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4327246374                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7611247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              625042152                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421492483                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24608876                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1486346331                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20703515                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                62577                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2981404011                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2441530010                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1572144550                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1716972159                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27620739                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13772322                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73780292                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               150652062                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2981403954                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        601185                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8887                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53045301                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8886                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6234785343                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4884008021                       # The number of ROB writes
system.cpu0.timesIdled                       45289166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.574892                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17977846                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19212254                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1767143                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32548250                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            914464                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         923871                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9407                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35714165                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46544                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1368210                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518968                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3418103                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405422                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14669176                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076268                       # Number of instructions committed
system.cpu1.commit.committedOps             133878027                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    678441005                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.197332                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.887460                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    624580978     92.06%     92.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26403619      3.89%     95.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8110441      1.20%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8728607      1.29%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2488715      0.37%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       813269      0.12%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3579235      0.53%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318038      0.05%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3418103      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    678441005                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457335                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282161                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891631                       # Number of loads committed
system.cpu1.commit.membars                    7603283                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603283      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457498     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693208     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123894      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133878027                       # Class of committed instruction
system.cpu1.commit.refs                      48817114                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076268                       # Number of Instructions Simulated
system.cpu1.committedOps                    133878027                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.247812                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.247812                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            602113878                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               414232                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17241803                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154317231                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18963305                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50030358                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1369899                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1068136                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8724656                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35714165                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19257244                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    658623173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               209868                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155413524                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3537664                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052320                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20810090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18892310                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227674                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         681202096                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.233727                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.681702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               585151794     85.90%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56235056      8.26%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24056908      3.53%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10486850      1.54%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3805111      0.56%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  612950      0.09%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853131      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     154      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           681202096                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1413676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1496757                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31552115                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211061                       # Inst execution rate
system.cpu1.iew.exec_refs                    51939697                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12317360                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              516283146                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40135496                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802243                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1261344                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12629371                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148533798                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39622337                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1418026                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144073799                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3150921                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4192974                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1369899                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11744949                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        55278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1139276                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32899                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2065                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4608                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3243865                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       703888                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2065                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       514195                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        982562                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84983508                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143073672                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846543                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71942199                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.209596                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143120767                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179167907                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96224185                       # number of integer regfile writes
system.cpu1.ipc                              0.190556                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190556                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603390      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85527210     58.78%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43798367     30.10%     94.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8562710      5.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145491825                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4220627                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029009                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 805075     19.07%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3063306     72.58%     91.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               352243      8.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142109047                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         976694400                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143073660                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163191234                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137128129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145491825                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405669                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14655770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           288054                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           247                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6071294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    681202096                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213581                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.691748                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          594773460     87.31%     87.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53846972      7.90%     95.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18602941      2.73%     97.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6151925      0.90%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5361025      0.79%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             929941      0.14%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1027397      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             342471      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             165964      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      681202096                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213139                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23771434                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2173828                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40135496                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12629371                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       682615772                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3652232384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              554512969                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331331                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24838976                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22197716                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4603862                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                52813                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190163155                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152342312                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102309111                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52914801                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19514441                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1369899                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50181627                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12977780                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190163143                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25084                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52160812                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   823569910                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299864080                       # The number of ROB writes
system.cpu1.timesIdled                          29485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6368173                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27289                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6965835                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20347453                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12929735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25743832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       304897                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       120315                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134083572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9453427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268155790                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9573742                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7955942                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5670528                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7143476                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              392                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            285                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4972672                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4972664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7955942                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           537                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38672438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38672438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1190344576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1190344576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              567                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12929828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12929828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12929828                       # Request fanout histogram
system.membus.respLayer1.occupancy        68057891053                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52041866120                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       951406375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   753140186.033603                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      7751500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1658116500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2163622586500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3805625500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    376321206                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       376321206                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    376321206                       # number of overall hits
system.cpu0.icache.overall_hits::total      376321206                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59227756                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59227756                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59227756                       # number of overall misses
system.cpu0.icache.overall_misses::total     59227756                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 829168899993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 829168899993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 829168899993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 829168899993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435548962                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435548962                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435548962                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435548962                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135984                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135984                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135984                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135984                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13999.667656                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13999.667656                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13999.667656                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13999.667656                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3821                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.650794                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55393887                       # number of writebacks
system.cpu0.icache.writebacks::total         55393887                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3833835                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3833835                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3833835                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3833835                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55393921                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55393921                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55393921                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55393921                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 737632022996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 737632022996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 737632022996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 737632022996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127182                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127182                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127182                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127182                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13316.118622                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13316.118622                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13316.118622                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13316.118622                       # average overall mshr miss latency
system.cpu0.icache.replacements              55393887                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    376321206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      376321206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59227756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59227756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 829168899993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 829168899993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435548962                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435548962                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135984                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135984                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13999.667656                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13999.667656                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3833835                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3833835                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55393921                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55393921                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 737632022996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 737632022996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127182                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127182                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13316.118622                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13316.118622                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          431714793                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55393887                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.793546                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        926491843                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       926491843                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    875988248                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       875988248                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    875988248                       # number of overall hits
system.cpu0.dcache.overall_hits::total      875988248                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104995264                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104995264                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104995264                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104995264                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2586358307660                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2586358307660                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2586358307660                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2586358307660                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980983512                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980983512                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980983512                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980983512                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107031                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107031                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107031                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107031                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24633.094952                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24633.094952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24633.094952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24633.094952                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14380723                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1209226                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           270852                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13801                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.094395                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.618723                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74936896                       # number of writebacks
system.cpu0.dcache.writebacks::total         74936896                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31517657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31517657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31517657                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31517657                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73477607                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73477607                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73477607                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73477607                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1299796815786                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1299796815786                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1299796815786                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1299796815786                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074902                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074902                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074902                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074902                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17689.699881                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17689.699881                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17689.699881                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17689.699881                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74936896                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    633366654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      633366654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82842747                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82842747                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1688329746000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1688329746000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716209401                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716209401                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115668                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115668                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20379.934359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20379.934359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19141478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19141478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63701269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63701269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 973917031000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 973917031000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088942                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088942                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15288.816790                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15288.816790                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242621594                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242621594                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22152517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22152517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 898028561660                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 898028561660                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264774111                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264774111                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083666                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40538.443630                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40538.443630                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12376179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12376179                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9776338                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9776338                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 325879784786                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 325879784786                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036923                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036923                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33333.522714                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33333.522714                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2799                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2799                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    206297500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    206297500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73704.001429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73704.001429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1070500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1070500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       573500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       573500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3982.638889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3982.638889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       430500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       430500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024324                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024324                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3010.489510                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3010.489510                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336135                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336135                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130479486999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130479486999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89020.381026                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89020.381026                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129013760999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129013760999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88020.381026                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88020.381026                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996085                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          953276037                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74943024                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.720010                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996085                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2044537444                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2044537444                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54721239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70353178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24373                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              751616                       # number of demand (read+write) hits
system.l2.demand_hits::total                125850406                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54721239                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70353178                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24373                       # number of overall hits
system.l2.overall_hits::.cpu1.data             751616                       # number of overall hits
system.l2.overall_hits::total               125850406                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            672681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4582604                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10181                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2954163                       # number of demand (read+write) misses
system.l2.demand_misses::total                8219629                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           672681                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4582604                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10181                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2954163                       # number of overall misses
system.l2.overall_misses::total               8219629                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  54393354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 441512256995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    918978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 302931649496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     799756238991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  54393354000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 441512256995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    918978500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 302931649496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    799756238991                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55393920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74935782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34554                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3705779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134070035                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55393920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74935782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34554                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3705779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134070035                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.294640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.797177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.294640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.797177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80860.547570                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96345.278142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90264.070327                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102543.986062                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97298.337795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80860.547570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96345.278142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90264.070327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102543.986062                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97298.337795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3100                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        71                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.661972                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3970120                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5670528                       # number of writebacks
system.l2.writebacks::total                   5670528                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         162132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          71539                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              233742                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        162132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         71539                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             233742                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       672644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4420472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2882624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7985887                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       672644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4420472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2882624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4976355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12962242                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  47665448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 383963115496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    815991500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 266731587499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 699176142495                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  47665448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 383963115496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    815991500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 266731587499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 419913360376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1119089502871                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.293656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.777873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.293656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.777873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096683                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70862.815992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86860.207574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80417.019809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92530.828682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87551.469548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70862.815992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86860.207574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80417.019809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92530.828682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84381.713197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86334.563332                       # average overall mshr miss latency
system.l2.replacements                       22312877                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17936283                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17936283                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17936283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17936283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115835993                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115835993                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115835993                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115835993                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4976355                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4976355                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 419913360376                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 419913360376                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84381.713197                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84381.713197                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       303000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       303000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.860000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.862745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3523.255814                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3443.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1729500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        42000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1771500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.860000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.862745                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20110.465116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20130.681818                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.935484                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.935484                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       599500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       599500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.935484                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.935484                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20672.413793                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20672.413793                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8262979                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           325079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8588058                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2971986                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2177617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5149603                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 287612613996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 222881306496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  510493920492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11234965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13737661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.264530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.870108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96774.552100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102351.013285                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99132.674983                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       119086                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        61130                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           180216                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2852900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2116487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4969387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 248341299997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 194967899498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 443309199495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.253930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.845683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.361735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87048.722352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92118.637865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89208.024953                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54721239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54745612                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       672681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           682862                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  54393354000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    918978500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  55312332500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55393920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55428474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.294640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80860.547570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90264.070327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81000.747589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       672644                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       682791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  47665448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    815991500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  48481439500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.293656                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70862.815992                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80417.019809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71004.801616                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62090199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       426537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62516736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1610618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       776546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2387164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 153899642999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80050343000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 233949985999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63700817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1203083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64903900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.645463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95553.162202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103085.126960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98003.315231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43046                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10409                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        53455                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1567572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       766137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2333709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 135621815499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71763688001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 207385503500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.636811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86517.120425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93669.523859                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88865.194204                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          159                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               164                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          761                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             797                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19197500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       421500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19619000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          920                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           41                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           961                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.827174                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.878049                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.829344                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25226.675427                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11708.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24616.060226                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          256                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          263                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          505                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          534                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9825997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       572500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10398497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.548913                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.707317                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.555671                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19457.419802                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19741.379310                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19472.840824                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999943                       # Cycle average of tags in use
system.l2.tags.total_refs                   272551231                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  22313301                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.214743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.422482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.506905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.839492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.356049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.866586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.200617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.279165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2165060605                       # Number of tag accesses
system.l2.tags.data_accesses               2165060605                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      43049152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     283058368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        649408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     184554432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    316119424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          827430784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     43049152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       649408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      43698560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    362913792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       362913792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         672643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4422787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2883663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4939366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12928606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5670528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5670528                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19861858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130596421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           299621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85149040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    145850009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381756950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19861858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       299621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20161480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167439821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167439821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167439821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19861858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130596421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          299621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85149040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    145850009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            549196771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5451370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    672643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4159945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2811852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4932221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014272272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334218                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334218                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27407667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5129926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12928606                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5670528                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12928606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5670528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 341798                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                219158                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            611644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            614886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            747603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1581720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            930647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1198036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            762006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            752114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            853205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            700374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           687262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           628334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           654621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           633172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           608119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           623065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            289659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            343883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            339979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            391224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            409690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            386317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            398691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            392801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            365841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           339758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           305299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           314739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           284125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293620                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 399053170100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                62934040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            635055820100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31704.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50454.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7899568                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2903128                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12928606                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5670528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4866450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2710561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1337292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1076687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  924072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  470667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  346613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  274734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  197715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  124388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  89617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  68328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  47441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  25684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 270833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 350072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 354237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 356622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 357526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 363345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 382143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 365036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 362415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 353064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 341698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 344992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7235452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.553452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.449193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.054304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4581316     63.32%     63.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1265036     17.48%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       600055      8.29%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       347339      4.80%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       124733      1.72%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        62536      0.86%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35585      0.49%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28322      0.39%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       190530      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7235452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.660383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.343628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    505.145528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       334217    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334218                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.310749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.860374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           289623     86.66%     86.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5131      1.54%     88.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25979      7.77%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8986      2.69%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3209      0.96%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              910      0.27%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              273      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               78      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334218                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              805555712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21875072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               348886144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               827430784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            362913792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       371.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2167428122500                       # Total gap between requests
system.mem_ctrls.avgGap                     116533.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     43049152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    266236480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       649408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    179958528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    315662144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    348886144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19861858.289772968739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122835200.965816348791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 299621.457543342141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83028599.057471349835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 145639030.742670804262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160967796.796399742365                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       672643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4422787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2883663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4939366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5670528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  19942701116                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 203214644520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    390173155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 147615120052                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 263893181257                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51646469006797                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29648.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45947.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38452.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51190.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53426.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9107876.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23978140620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12744676395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38471405280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13587059700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171094878240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     395243843070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     499455513120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1154575516425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.693775                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1293817285400                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72375160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 801235766600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27683029500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14713863945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51398403840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14868966420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171094878240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     716299653060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     229092725760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1225151520765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.255871                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 588050579426                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72375160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1507002472574                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                183                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19844807983.695652                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   98183712367.541885                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           87     94.57%     94.57% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.09%     95.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.09%     96.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.09%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.09%     98.91% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 785968661500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   341705877500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1825722334500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19216968                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19216968                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19216968                       # number of overall hits
system.cpu1.icache.overall_hits::total       19216968                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40276                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40276                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40276                       # number of overall misses
system.cpu1.icache.overall_misses::total        40276                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1402818000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1402818000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1402818000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1402818000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19257244                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19257244                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19257244                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19257244                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002091                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002091                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002091                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002091                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34830.122157                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34830.122157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34830.122157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34830.122157                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          318                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    79.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34522                       # number of writebacks
system.cpu1.icache.writebacks::total            34522                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5722                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5722                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5722                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5722                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34554                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34554                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34554                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34554                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1243303000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1243303000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1243303000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1243303000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001794                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001794                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001794                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001794                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35981.449326                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35981.449326                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35981.449326                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35981.449326                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34522                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19216968                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19216968                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40276                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40276                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1402818000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1402818000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19257244                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19257244                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002091                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002091                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34830.122157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34830.122157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5722                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5722                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34554                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34554                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1243303000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1243303000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001794                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35981.449326                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35981.449326                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.764453                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18198494                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34522                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           527.156422                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        398111500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.764453                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.961389                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.961389                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38549042                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38549042                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37683662                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37683662                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37683662                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37683662                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8717178                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8717178                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8717178                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8717178                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 785330415607                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 785330415607                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 785330415607                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 785330415607                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46400840                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46400840                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46400840                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46400840                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187867                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187867                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187867                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90089.982745                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90089.982745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90089.982745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90089.982745                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3873617                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       736025                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            55157                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9542                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.228928                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.135297                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3705907                       # number of writebacks
system.cpu1.dcache.writebacks::total          3705907                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6356171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6356171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6356171                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6356171                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2361007                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2361007                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2361007                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2361007                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200606503995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200606503995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200606503995                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200606503995                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050883                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050883                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050883                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050883                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84966.501156                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84966.501156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84966.501156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84966.501156                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3705907                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33036967                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33036967                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5240422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5240422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 405017552500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 405017552500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38277389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38277389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136906                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136906                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77287.201775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77287.201775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4036677                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4036677                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1203745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1203745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87555641500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87555641500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031448                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031448                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72736.037533                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72736.037533                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4646695                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4646695                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3476756                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3476756                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 380312863107                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 380312863107                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.427990                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.427990                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109387.274548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109387.274548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2319494                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2319494                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157262                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157262                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113050862495                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113050862495                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142459                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142459                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97688.217962                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97688.217962                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4742000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4742000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.306418                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.306418                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32040.540541                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32040.540541                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006211                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006211                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1454000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1454000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.318584                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.318584                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10097.222222                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10097.222222                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1310000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1310000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.318584                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.318584                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9097.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9097.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450128                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450128                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351449                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351449                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119674341500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119674341500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355497                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355497                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88552.613898                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88552.613898                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351449                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351449                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118322892500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118322892500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355497                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355497                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87552.613898                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87552.613898                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.331374                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43845322                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3712318                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.810767                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        398123000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.331374                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.947855                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.947855                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104119050                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104119050                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2167428212000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120333464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23606811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116134921                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16642349                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8488087                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             405                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13749450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13749450                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55428474                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64904991                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          961                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          961                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166181726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224817183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       103630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11124362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402226901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7090419584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9591851008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4420864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474347840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17161039296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30814404                       # Total snoops (count)
system.tol2bus.snoopTraffic                 363738176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        164885543                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060717                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.241849                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              154994612     94.00%     94.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9770555      5.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 120349      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     27      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          164885543                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268149108481                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112419094553                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83164956046                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5569877952                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          51883394                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9145626457500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48370                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703964                       # Number of bytes of host memory used
host_op_rate                                    48419                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                175384.02                       # Real time elapsed on the host
host_tick_rate                               39788108                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483323449                       # Number of instructions simulated
sim_ops                                    8491931276                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.978198                       # Number of seconds simulated
sim_ticks                                6978198245500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.913350                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              529818704                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           552393073                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36936531                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        607075547                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            623418                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         633793                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10375                       # Number of indirect misses.
system.cpu0.branchPred.lookups              608983688                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8538                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        500849                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36919428                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404390501                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105050400                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1510041                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      582426573                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3065173532                       # Number of instructions committed
system.cpu0.commit.committedOps            3065674560                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13828317746                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.221695                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.131719                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  13072280320     94.53%     94.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    276006467      2.00%     96.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68313939      0.49%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21410920      0.15%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22515441      0.16%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20993121      0.15%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    138853080      1.00%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    102894058      0.74%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105050400      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13828317746                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1019223251                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1582266                       # Number of function calls committed.
system.cpu0.commit.int_insts               2539942803                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834697346                       # Number of loads committed
system.cpu0.commit.membars                     998295                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       999306      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575824749     51.40%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398568664     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94581471      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31562036      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31562423      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468296491     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1316230      0.04%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366901704     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64591190      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3065674560                       # Class of committed instruction
system.cpu0.commit.refs                     901105615                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3065173532                       # Number of Instructions Simulated
system.cpu0.committedOps                   3065674560                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.548536                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.548536                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12637596044                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17189                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447524719                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3972423207                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               224388069                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                783998713                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38982258                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27124                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            239445286                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  608983688                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114673951                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13763734524                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               741830                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          195                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4636983559                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               77998768                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043680                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121676085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         530442122                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.332590                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13924410370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.333054                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866122                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             11032353823     79.23%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2188120344     15.71%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97724980      0.70%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               449286993      3.23%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29242459      0.21%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1496879      0.01%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101612037      0.73%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24559195      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13660      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13924410370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1095678918                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               974634934                       # number of floating regfile writes
system.cpu0.idleCycles                       17643000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38657899                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445993418                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.361908                       # Inst execution rate
system.cpu0.iew.exec_refs                  2731955801                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67328194                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5759489541                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            992872868                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            583224                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33705490                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76410867                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3638328713                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2664627607                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33710872                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5045735566                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              51216840                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3743953148                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38982258                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3843592882                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    192714797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          994724                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2343594                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    158175522                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10002598                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2343594                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9956276                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28701623                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2841228182                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3245618978                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812188                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2307610884                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.232793                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3250870590                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5301507917                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763634449                       # number of integer regfile writes
system.cpu0.ipc                              0.219851                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.219851                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1002313      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1732267259     34.10%     34.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13303      0.00%     34.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1999      0.00%     34.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402790660      7.93%     42.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1000      0.00%     42.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103332653      2.03%     44.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32434545      0.64%     44.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32337119      0.64%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1614269959     31.78%     77.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1330618      0.03%     77.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1062638918     20.92%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65571322      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5079446437                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2002150681                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3734704920                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1039681760                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1410447431                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  617289870                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121527                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               27683519      4.48%      4.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      4.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2944      0.00%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               123240      0.02%      4.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               62865      0.01%      4.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            152602227     24.72%     29.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               67301      0.01%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             318006746     51.52%     80.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9909      0.00%     80.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        118731116     19.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3693583313                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20984428640                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205937218                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2802878003                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3636605810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5079446437                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1722903                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      572654156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18540445                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        212862                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    542016000                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13924410370                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.364787                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.118272                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        12023921102     86.35%     86.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          704705328      5.06%     91.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          335681014      2.41%     93.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          221372924      1.59%     95.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          354575008      2.55%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          174710359      1.25%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           51429208      0.37%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           25290182      0.18%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           32725245      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13924410370                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.364326                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39565698                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25330037                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           992872868                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76410867                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1099093351                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587730357                       # number of misc regfile writes
system.cpu0.numCycles                     13942053370                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14343233                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10130502354                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2595424660                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             582225822                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               340103175                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2202323199                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             17452348                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5388827839                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3787620912                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3218893283                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                849947092                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6842257                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38982258                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2564379686                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               623468628                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1378799673                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4010028166                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        495805                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12331                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1500279224                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12376                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 17371257706                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7392387134                       # The number of ROB writes
system.cpu0.timesIdled                         165617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2979                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.510178                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              529191207                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           565918299                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36674085                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        605565075                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            591124                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         595363                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4239                       # Number of indirect misses.
system.cpu1.branchPred.lookups              607380185                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3566                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        495233                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36665898                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404091761                       # Number of branches committed
system.cpu1.commit.bw_lim_events            104343807                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1496454                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      577529111                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3063036514                       # Number of instructions committed
system.cpu1.commit.committedOps            3063534398                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13840384859                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.221347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.131135                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  13086066796     94.55%     94.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    274823043      1.99%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     67841561      0.49%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21179070      0.15%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     22619183      0.16%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20872837      0.15%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    138570284      1.00%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    104068278      0.75%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    104343807      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13840384859                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1018172052                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1510057                       # Number of function calls committed.
system.cpu1.commit.int_insts               2538669295                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834383371                       # Number of loads committed
system.cpu1.commit.membars                     991561                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       991561      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1575563576     51.43%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398368632     13.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94149528      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31347084      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31347084      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467748444     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1057117      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367130160     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64375164      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3063534398                       # Class of committed instruction
system.cpu1.commit.refs                     900310885                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3063036514                       # Number of Instructions Simulated
system.cpu1.committedOps                   3063534398                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.550741                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.550741                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12655618815                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8195                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           447221686                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3963349573                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               220308002                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                782009282                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38706988                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                16003                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            239046234                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  607380185                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113413789                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13779368975                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               711372                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4624483884                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77430350                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043574                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         117605171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         529782331                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.331764                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13935689321                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.331887                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.863719                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             11048313470     79.28%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2185198568     15.68%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97600711      0.70%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               449145815      3.22%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29048340      0.21%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1472594      0.01%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100688682      0.72%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24217561      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3580      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13935689321                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1093748201                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               973510584                       # number of floating regfile writes
system.cpu1.idleCycles                        3395027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38387896                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445291550                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.361474                       # Inst execution rate
system.cpu1.iew.exec_refs                  2727726373                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66822824                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5794792221                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            991272913                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            576492                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33432310                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75801171                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3631326448                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2660903549                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33419988                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5038610167                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              51403579                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3726202437                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38706988                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3826443893                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    192113494                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          980060                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          201                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2323023                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    156889542                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9873657                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2323023                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9844074                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28543822                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2838721396                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3241460187                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812699                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2307024710                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.232545                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3246651700                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5294873604                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1761712128                       # number of integer regfile writes
system.cpu1.ipc                              0.219744                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.219744                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           993891      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1730481496     34.12%     34.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 980      0.00%     34.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          402518468      7.94%     42.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102782500      2.03%     44.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32201727      0.63%     44.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32107022      0.63%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1611542482     31.77%     77.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1062938      0.02%     77.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1061547264     20.93%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65336315      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5072030155                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1999618055                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3729543499                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1038326689                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1405743690                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  617229217                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121693                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27822993      4.51%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3081      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                97423      0.02%      4.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               64059      0.01%      4.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            152683425     24.74%     29.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               67791      0.01%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             317735722     51.48%     80.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  143      0.00%     80.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        118754570     19.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              10      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3688647426                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20985891867                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2203133498                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2795696840                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3629617504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5072030155                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1708944                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      567792050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18456518                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        212490                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    538015414                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13935689321                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.363960                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.117431                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        12038386502     86.39%     86.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          703635662      5.05%     91.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335475988      2.41%     93.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          220080165      1.58%     95.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          353698369      2.54%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          174923401      1.26%     99.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           51416861      0.37%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           25288609      0.18%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           32783764      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13935689321                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.363871                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39231418                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25101307                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           991272913                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75801171                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1097320964                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             586666728                       # number of misc regfile writes
system.cpu1.numCycles                     13939084348                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17186785                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10143360857                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2594027112                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             580729372                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               335715564                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2208897162                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             17358720                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5377287005                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3779518598                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3212420920                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                847841376                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5741971                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38706988                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2569619542                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               618393808                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1374178098                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4003108907                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        444994                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11291                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1497941352                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11285                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17377006359                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7377522929                       # The number of ROB writes
system.cpu1.timesIdled                          34244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        328990377                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4719149                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           358287333                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage            1329183943                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    688247959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1365199052                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     32691614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     10508450                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    490430816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    409318108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    991431244                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      419826558                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          682058038                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12311111                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5448                       # Transaction distribution
system.membus.trans_dist::CleanEvict        664647371                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           551997                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5276                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5619810                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5609497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     682058039                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2052866587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2052866587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  44798982016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             44798982016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           427340                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         688235122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               688235122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           688235122                       # Request fanout histogram
system.membus.respLayer1.occupancy       3569004227487                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1593000563627                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1560                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          780                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9194880.128205                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10568683.076606                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          780    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     25740000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            780                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6971026239000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7172006500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114509000                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114509000                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114509000                       # number of overall hits
system.cpu0.icache.overall_hits::total      114509000                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164951                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164951                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164951                       # number of overall misses
system.cpu0.icache.overall_misses::total       164951                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12835834998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12835834998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12835834998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12835834998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114673951                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114673951                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114673951                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114673951                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001438                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001438                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001438                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001438                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77816.048390                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77816.048390                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77816.048390                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77816.048390                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5087                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    79.484375                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151294                       # number of writebacks
system.cpu0.icache.writebacks::total           151294                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13654                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13654                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13654                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13654                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151297                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151297                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151297                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151297                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11846087498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11846087498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11846087498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11846087498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001319                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001319                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001319                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001319                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 78296.909377                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 78296.909377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 78296.909377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 78296.909377                       # average overall mshr miss latency
system.cpu0.icache.replacements                151294                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114509000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114509000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12835834998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12835834998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114673951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114673951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001438                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001438                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77816.048390                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77816.048390                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13654                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13654                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151297                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151297                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11846087498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11846087498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001319                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001319                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 78296.909377                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 78296.909377                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114660629                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151329                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           757.691051                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229499199                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229499199                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    445823278                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       445823278                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    445823278                       # number of overall hits
system.cpu0.dcache.overall_hits::total      445823278                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    517541453                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     517541453                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    517541453                       # number of overall misses
system.cpu0.dcache.overall_misses::total    517541453                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 42665239946776                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 42665239946776                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 42665239946776                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 42665239946776                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963364731                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963364731                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963364731                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963364731                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.537223                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.537223                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.537223                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.537223                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82438.304602                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82438.304602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82438.304602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82438.304602                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9789133508                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2754039                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        195707379                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          48912                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.019236                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.305999                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247742395                       # number of writebacks
system.cpu0.dcache.writebacks::total        247742395                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    269568018                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    269568018                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    269568018                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    269568018                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    247973435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    247973435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    247973435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    247973435                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 24027726019796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 24027726019796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 24027726019796                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 24027726019796                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257403                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257403                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257403                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257403                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96896.371258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96896.371258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96896.371258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96896.371258                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247742102                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    405384371                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      405384371                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    492079847                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    492079847                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 40795737461000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 40795737461000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897464218                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897464218                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.548300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.548300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82904.710912                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82904.710912                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    248276083                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    248276083                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243803764                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243803764                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 23730663695500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23730663695500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97335.099779                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97335.099779                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     40438907                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40438907                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25461606                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25461606                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1869502485776                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1869502485776                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65900513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65900513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.386364                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.386364                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73424.374165                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73424.374165                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21291935                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21291935                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4169671                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4169671                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 297062324296                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 297062324296                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063272                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063272                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71243.588354                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71243.588354                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5589                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5589                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66749000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66749000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.249295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.249295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35963.900862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35963.900862                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1761                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           95                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1064000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1064000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012760                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012760                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        11200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4589                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4589                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2286                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2286                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10220500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10220500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.332509                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.332509                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4470.909886                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4470.909886                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2286                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2286                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7935500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7935500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.332509                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.332509                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3471.347332                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3471.347332                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5424                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5424                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       495425                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       495425                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  18993589500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  18993589500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       500849                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       500849                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989170                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989170                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38337.971439                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38337.971439                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       495425                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       495425                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  18498164500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  18498164500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989170                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989170                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37337.971439                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37337.971439                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.980821                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          694452617                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248219212                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.797739                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.980821                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999401                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999401                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175978980                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175978980                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            34318245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            34158335                       # number of demand (read+write) hits
system.l2.demand_hits::total                 68493654                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11757                       # number of overall hits
system.l2.overall_hits::.cpu0.data           34318245                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5317                       # number of overall hits
system.l2.overall_hits::.cpu1.data           34158335                       # number of overall hits
system.l2.overall_hits::total                68493654                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            139540                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         213410730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         212781337                       # number of demand (read+write) misses
system.l2.demand_misses::total              426361820                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           139540                       # number of overall misses
system.l2.overall_misses::.cpu0.data        213410730                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30213                       # number of overall misses
system.l2.overall_misses::.cpu1.data        212781337                       # number of overall misses
system.l2.overall_misses::total             426361820                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11469148498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 23151580029716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2516913499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 23122151025059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     46287717116772                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11469148498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 23151580029716                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2516913499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 23122151025059                       # number of overall miss cycles
system.l2.overall_miss_latency::total    46287717116772                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151297                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247728975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246939672                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494855474                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151297                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247728975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246939672                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494855474                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.922292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.861469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.850352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.861589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.922292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.861469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.850352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.861589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82192.550509                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108483.673851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83305.646543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108666.254997                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108564.404563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82192.550509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108483.673851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83305.646543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108666.254997                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108564.404563                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           15786893                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    568862                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.751710                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 262551243                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12311065                       # number of writebacks
system.l2.writebacks::total                  12311065                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        6773078                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        6504940                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            13278597                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       6773078                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       6504940                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           13278597                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       139254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    206637652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    206276397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         413083223                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       139254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    206637652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    206276397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    282121333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        695204556                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10061489998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20688729579714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2205933006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20678362689968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 41379359692686                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10061489998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20688729579714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2205933006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20678362689968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 24665319408212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 66044679100898                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.920402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.834128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.842105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.835331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.834755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.920402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.834128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.842105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.835331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.404864                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72252.789852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100120.812347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73727.707420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100245.898177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100171.968719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72252.789852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100120.812347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73727.707420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100245.898177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87428.054965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95000.354257                       # average overall mshr miss latency
system.l2.replacements                     1089058485                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17156709                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17156709                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           47                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             47                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17156756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17156756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           47                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           47                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    451158331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        451158331                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         5448                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           5448                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    451163779                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    451163779                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         5448                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         5448                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    282121333                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      282121333                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 24665319408212                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 24665319408212                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87428.054965                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87428.054965                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           26786                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           27247                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                54033                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         69188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         70493                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             139681                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    542264000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    590484499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1132748499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        95974                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        97740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           193714                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.720904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.721230                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.721068                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7837.544083                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8376.498362                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8109.538871                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5231                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         5731                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           10962                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        63957                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        64762                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        128719                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1525332007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1565702958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3091034965                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.666399                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.662595                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.664480                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23849.336382                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24176.260122                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24013.820532                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.972973                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.884211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          120                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       722000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1697000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2419000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.972973                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.884211                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20202.380952                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20158.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1332300                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1369865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2702165                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2896141                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2825598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5721739                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 283906423444                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 288958030484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  572864453928                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4228441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4195463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8423904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.684919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.673489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.679227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98029.213165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102264.381021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100120.689519                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57907                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        54491                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           112398                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2838234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2771107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5609341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 252011999957                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 258149969993                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 510161969950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.671225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.660501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.665884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88791.833216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93157.705564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90948.646187                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       139540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           169753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11469148498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2516913499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13986061997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         186827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.922292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.850352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.908611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82192.550509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83305.646543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82390.661708                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           579                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       139254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       169174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10061489998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2205933006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12267423004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.920402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.842105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72252.789852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73727.707420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72513.642782                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     32985945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     32788470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65774415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    210514589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    209955739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       420470328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22867673606272                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22833192994575                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 45700866600847                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243500534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242744209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486244743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.864534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.864730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108627.500426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108752.411834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108689.873120                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      6715171                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      6450449                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     13165620                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    203799418                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    203505290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    407304708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20436717579757                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20420212719975                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 40856930299732                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.836957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.838353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.837654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100278.586565                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100342.417241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100310.478856                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1224544414                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1089058549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.124406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.347750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.010961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.923556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.935430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.778179                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.139616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.293409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8796088461                       # Number of tag accesses
system.l2.tags.data_accesses               8796088461                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8912192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   13229521152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1914880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   13205580160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  17564793856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        44010722240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8912192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1914880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10827072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    787911104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       787911104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         139253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      206711268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      206337190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    274449904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           687667535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12311111                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12311111                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1277148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1895836244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           274409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1892405417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2517095852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6306889070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1277148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       274409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1551557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112910393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112910393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112910393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1277148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1895836244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          274409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1892405417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2517095852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6419799462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8465764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    139254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 204689965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 204346839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 269718715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003539585750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       528371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       528371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           969413067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7987720                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   687667536                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12316559                       # Number of write requests accepted
system.mem_ctrls.readBursts                 687667536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12316559                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                8742843                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3850795                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          33859975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          32916997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          80273825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          64068718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          69329759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          60260645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          45454315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          39131687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          36210413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          28300705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         29770351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         28529326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         34427861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         40469022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         30325798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         25595296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            506477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            462721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            578240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            540970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            549294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            506221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            506303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            639773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            507886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           630356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           509954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           506317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           506267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           506134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           505843                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 27422580671576                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               3394623465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            40152418665326                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40391.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59141.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                475390458                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7636145                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             687667536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12316559                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19218038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                41671161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                64768010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                79217289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                82051440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                77341161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                68904362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                59164066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                48509741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                38629247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               31873869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               28726486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16073160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                9751584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                6284744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3835766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2102154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 733056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  60902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 304420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 413762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 473961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 509855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 531154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 542721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 547999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 550555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 554393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 561854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 553562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 551983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 551440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 549297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 549200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 550876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  73636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  35364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    204363844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.267956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.471747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.034401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    107229031     52.47%     52.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     41964581     20.53%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     18398415      9.00%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     11306955      5.53%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      6018226      2.94%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      3928938      1.92%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2671381      1.31%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1981159      0.97%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     10865158      5.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    204363844                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       528371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1284.939206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    345.000621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3035.686743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       442614     83.77%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        51056      9.66%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        15396      2.91%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         6625      1.25%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3257      0.62%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1708      0.32%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1206      0.23%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          763      0.14%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          916      0.17%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1051      0.20%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          976      0.18%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          677      0.13%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          554      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          476      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          308      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          228      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          145      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          123      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          117      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           66      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           62      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           37      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        528371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       528371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.022378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.236462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           522216     98.84%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2424      0.46%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2614      0.49%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              654      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              245      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              120      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               69      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        528371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            43451180352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               559541952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               541808640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             44010722304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            788259776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6226.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6306.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6978198311500                       # Total gap between requests
system.mem_ctrls.avgGap                       9969.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8912256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  13100157760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1914880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  13078197696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  17261997760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    541808640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1277157.181045581121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1877298021.512622117996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 274408.942341934773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1874151068.212153434753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2473704121.422986030579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77643056.407775998116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       139254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    206711268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    206337190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    274449904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12316559                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4303507177                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 12087823446615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    964126326                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 12092721551317                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 15966606033891                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 173590552195512                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30904.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58476.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32223.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58606.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58176.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14094078.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         635033213640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         337528150080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1810909432080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22511406600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     550852660800.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3129657999330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44126652960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6530619515490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        935.860416                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  86939804634                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 233017200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6658241240866                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         824124668220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         438032637900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3036612868800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21679860600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     550852660800.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3148712278530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28080944160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8048095919010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1153.320046                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42021570387                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 233017200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6703159475113                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2150                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8045175.650558                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9933400.731607                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1076    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     66813500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6969541636500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8656609000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113374801                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113374801                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113374801                       # number of overall hits
system.cpu1.icache.overall_hits::total      113374801                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38988                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38988                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38988                       # number of overall misses
system.cpu1.icache.overall_misses::total        38988                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2891877000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2891877000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2891877000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2891877000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113413789                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113413789                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113413789                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113413789                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000344                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000344                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74173.514928                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74173.514928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74173.514928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74173.514928                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35530                       # number of writebacks
system.cpu1.icache.writebacks::total            35530                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3458                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3458                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3458                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3458                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35530                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35530                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35530                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2633538500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2633538500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2633538500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2633538500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000313                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000313                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000313                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000313                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74121.545173                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74121.545173                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74121.545173                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74121.545173                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35530                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113374801                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113374801                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2891877000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2891877000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113413789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113413789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74173.514928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74173.514928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3458                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3458                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35530                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2633538500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2633538500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74121.545173                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74121.545173                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114463359                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35562                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3218.698583                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        226863108                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       226863108                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    442600307                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       442600307                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    442600307                       # number of overall hits
system.cpu1.dcache.overall_hits::total      442600307                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    519254060                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     519254060                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    519254060                       # number of overall misses
system.cpu1.dcache.overall_misses::total    519254060                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 42811069092244                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 42811069092244                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 42811069092244                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 42811069092244                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    961854367                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    961854367                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    961854367                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    961854367                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.539847                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.539847                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.539847                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.539847                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82447.249603                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82447.249603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82447.249603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82447.249603                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9761090705                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2716739                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        195080700                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          48712                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.036168                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.771453                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246929888                       # number of writebacks
system.cpu1.dcache.writebacks::total        246929888                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    272077048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    272077048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    272077048                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    272077048                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247177012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247177012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247177012                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247177012                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 23994574719232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 23994574719232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 23994574719232                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 23994574719232                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256980                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256980                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256980                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256980                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97074.459008                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97074.459008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97074.459008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97074.459008                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246929586                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    403218089                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      403218089                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    493211327                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    493211327                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 40909680769500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 40909680769500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    896429416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    896429416                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.550195                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.550195                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82945.541860                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82945.541860                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    250166454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    250166454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243044873                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243044873                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 23692384781000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 23692384781000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97481.524661                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97481.524661                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     39382218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      39382218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26042733                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26042733                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1901388322744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1901388322744                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65424951                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65424951                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398055                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398055                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73010.322025                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73010.322025                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     21910594                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     21910594                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4132139                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4132139                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 302189938232                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 302189938232                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73131.600421                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73131.600421                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6613                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6613                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1470                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1470                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     55324500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     55324500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181863                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181863                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37635.714286                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37635.714286                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          133                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          133                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.016454                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.016454                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10105.263158                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10105.263158                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4251                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4251                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3003                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3003                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14610000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14610000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.413978                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.413978                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4865.134865                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4865.134865                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3003                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3003                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11607000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11607000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.413978                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.413978                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3865.134865                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3865.134865                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3621                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3621                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       491612                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       491612                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19030876999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19030876999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       495233                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       495233                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992688                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992688                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 38711.172630                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 38711.172630                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       491612                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       491612                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18539264999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18539264999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992688                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992688                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 37711.172630                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 37711.172630                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.973594                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          690434700                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247419543                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.790542                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.973594                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2172149389                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2172149389                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6978198245500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487022483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29467821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477701457                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1076748092                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        476622765                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          605585                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5288                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         610873                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8803633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8803633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        186828                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486835656                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       453888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744092754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741691708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486344940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19365760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31710150784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4547840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31607638208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63341702592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1567070010                       # Total snoops (count)
system.tol2bus.snoopTraffic                 850056064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       2062148897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.225272                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.437394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1614197783     78.28%     78.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1              432076485     20.95%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2               15156478      0.73%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 718151      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         2062148897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       990654685093                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      372995104277                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227123643                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371798458371                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53461167                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           625889                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
