// Seed: 1543170020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14;
  assign id_13 = 1 == id_3;
  wire id_15;
  wire id_16;
  assign id_12 = id_8;
  wire id_17;
  wire id_18;
  assign id_17 = id_9;
  wire id_19;
  assign id_7 = id_9;
endmodule
module module_1 (
    input wire id_0
    , id_18,
    input wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5
    , id_19,
    output tri0 id_6,
    input wire id_7,
    input wire id_8,
    input tri0 id_9,
    output wor id_10,
    output tri0 id_11,
    input supply1 id_12,
    output wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    output wand id_16
);
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18,
      id_19,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19
  );
  wire id_20;
endmodule
