// Seed: 1923341035
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3
    , id_11,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    output logic id_8,
    input id_9,
    output id_10
);
  assign id_11[1] = id_4;
  type_19 id_12 (
      .id_0(id_8),
      .id_1(id_7)
  );
  assign id_8 = 1;
  type_20(
      id_9
  );
  always
    if (id_9) id_0 <= id_6;
    else id_3 = 1;
  logic id_13;
endmodule
