{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@485:495@HdlStmAssign", "assign vgpr_dest_wr_en = vgpr_op & gpr_wr;\nassign vgpr_wr_mask = exec_mask_base_reg;\nassign vgpr_dest_addr = gpr_dest_addr[9:0];\n\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n\nassign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;\nassign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;\nassign sgpr_source1_addr = muxed_sgpr_source1_addr;\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@488:498", "\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n\nassign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;\nassign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;\nassign sgpr_source1_addr = muxed_sgpr_source1_addr;\nassign sgpr_source2_addr = muxed_sgpr_source2_addr;\n\nassign vgpr_source1_rd_en = muxed_vgpr_source1_rd_en;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@486:496", "assign vgpr_wr_mask = exec_mask_base_reg;\nassign vgpr_dest_addr = gpr_dest_addr[9:0];\n\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n\nassign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;\nassign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;\nassign sgpr_source1_addr = muxed_sgpr_source1_addr;\nassign sgpr_source2_addr = muxed_sgpr_source2_addr;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@486:496", "assign vgpr_wr_mask = exec_mask_base_reg;\nassign vgpr_dest_addr = gpr_dest_addr[9:0];\n\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n\nassign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;\nassign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;\nassign sgpr_source1_addr = muxed_sgpr_source1_addr;\nassign sgpr_source2_addr = muxed_sgpr_source2_addr;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@495:505", "assign sgpr_source1_addr = muxed_sgpr_source1_addr;\nassign sgpr_source2_addr = muxed_sgpr_source2_addr;\n\nassign vgpr_source1_rd_en = muxed_vgpr_source1_rd_en;\nassign vgpr_source2_rd_en = muxed_vgpr_source2_rd_en;\nassign vgpr_source1_addr = muxed_vgpr_source1_addr;\nassign vgpr_source2_addr = muxed_sgpr_source2_addr;\n\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\nassign mem_out_addr = mem_in_addr_reg[31:0];\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@489:499", "assign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n\nassign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;\nassign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;\nassign sgpr_source1_addr = muxed_sgpr_source1_addr;\nassign sgpr_source2_addr = muxed_sgpr_source2_addr;\n\nassign vgpr_source1_rd_en = muxed_vgpr_source1_rd_en;\nassign vgpr_source2_rd_en = muxed_vgpr_source2_rd_en;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@481:491", "assign sgpr_dest_wr_en = {4{sgpr_op & gpr_wr}} & sgpr_wr_mask_reg;\nassign sgpr_dest_addr = gpr_dest_addr[8:0];\n\nassign vgpr_dest_data = mem_data_buffer;\nassign vgpr_dest_wr_en = vgpr_op & gpr_wr;\nassign vgpr_wr_mask = exec_mask_base_reg;\nassign vgpr_dest_addr = gpr_dest_addr[9:0];\n\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@484:494", "assign vgpr_dest_data = mem_data_buffer;\nassign vgpr_dest_wr_en = vgpr_op & gpr_wr;\nassign vgpr_wr_mask = exec_mask_base_reg;\nassign vgpr_dest_addr = gpr_dest_addr[9:0];\n\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n\nassign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;\nassign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@484:494", "assign vgpr_dest_data = mem_data_buffer;\nassign vgpr_dest_wr_en = vgpr_op & gpr_wr;\nassign vgpr_wr_mask = exec_mask_base_reg;\nassign vgpr_dest_addr = gpr_dest_addr[9:0];\n\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n\nassign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;\nassign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@485:495", "assign vgpr_dest_wr_en = vgpr_op & gpr_wr;\nassign vgpr_wr_mask = exec_mask_base_reg;\nassign vgpr_dest_addr = gpr_dest_addr[9:0];\n\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\n\nassign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;\nassign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;\nassign sgpr_source1_addr = muxed_sgpr_source1_addr;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@496:506", "assign sgpr_source2_addr = muxed_sgpr_source2_addr;\n\nassign vgpr_source1_rd_en = muxed_vgpr_source1_rd_en;\nassign vgpr_source2_rd_en = muxed_vgpr_source2_rd_en;\nassign vgpr_source1_addr = muxed_vgpr_source1_addr;\nassign vgpr_source2_addr = muxed_sgpr_source2_addr;\n\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_wr_data = mem_data_buffer[31:0];\n"]], "Diff Content": {"Delete": [[490, "assign mem_rd_en = mem_rd_en_reg;\n"]], "Add": []}}