# -*- coding: utf-8 -*-

import pprint

import bag
#from laygo import *
import laygo
import numpy as np
import yaml

lib_name = 'adc_sar_templates'
cell_name = 'sarabe_dualdelay'
impl_lib = 'adc_sar_generated'

params = dict(
    lch=16e-9,
    pw=4,
    nw=4,
    num_bits=9,
    ckgen_m=2, 
    ckgen_fo=2,
    ckgen_ndelay=1, 
    ckgen_fast=False,
    logic_m=1,
    num_inv_bb=0,
    fsm_m=1,
    ret_m=2, 
    ret_fo=2, 
    device_intent='fast',
    )
load_from_file=True
yamlfile_spec="adc_sar_spec.yaml"
yamlfile_size="adc_sar_size.yaml"

if load_from_file==True:
    with open(yamlfile_spec, 'r') as stream:
        specdict = yaml.load(stream)
    with open(yamlfile_size, 'r') as stream:
        sizedict = yaml.load(stream)
    cell_name = 'sarabe_dualdelay'#_'+str(specdict['n_bit'])+'b'
    params['num_bits']=specdict['n_bit']
    params['ckgen_m']=sizedict['sarclkgen']['m']
    params['ckgen_fo']=sizedict['sarclkgen']['fo']
    params['ckgen_ndelay']=sizedict['sarclkgen']['ndelay']
    params['ckgen_fast']=sizedict['sarclkgen']['fast']
    params['ckgen_muxfast']=sizedict['sarclkgen']['mux_fast']
    params['logic_m']=sizedict['sarlogic']['m']
    params['num_inv_bb']=sizedict['sarlogic']['num_inv_bb']
    params['fsm_m']=sizedict['sarfsm']['m']
    params['ret_m']=sizedict['sarret']['m']
    params['ret_fo']=sizedict['sarret']['fo']
    params['lch']=sizedict['lch']
    params['pw']=sizedict['pw']
    params['nw']=sizedict['nw']
    params['device_intent']=sizedict['device_intent']

print('creating BAG project')
prj = bag.BagProject()

# create design module and run design method.
print('designing module')
dsn = prj.create_design_module(lib_name, cell_name)
print('design parameters:\n%s' % pprint.pformat(params))
dsn.design(**params)

# implement the design
print('implementing design with library %s' % impl_lib)
dsn.implement_design(impl_lib, top_cell_name=cell_name, erase=True)

