

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5'
================================================================
* Date:           Fri May 10 12:29:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.220 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_5  |        5|        5|         1|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add8117 = alloca i32 1"   --->   Operation 4 'alloca' 'add8117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_3_018_cast"   --->   Operation 6 'read' 'arg1_r_2_3_018_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_3_017_cast"   --->   Operation 7 'read' 'arg1_r_1_3_017_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_2_015_cast"   --->   Operation 8 'read' 'arg1_r_2_2_015_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_2_014_cast"   --->   Operation 9 'read' 'arg1_r_1_2_014_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_1_012_cast"   --->   Operation 10 'read' 'arg1_r_2_1_012_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_1_011_cast"   --->   Operation 11 'read' 'arg1_r_1_1_011_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_2_07_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_07_cast"   --->   Operation 12 'read' 'arg1_r_2_07_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_04_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_04_cast"   --->   Operation 13 'read' 'arg1_r_1_04_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_3_016_reload"   --->   Operation 14 'read' 'arg1_r_0_3_016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_3_017_reload"   --->   Operation 15 'read' 'arg1_r_1_3_017_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload"   --->   Operation 16 'read' 'arg1_r_0_2_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload"   --->   Operation 17 'read' 'arg1_r_1_2_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload"   --->   Operation 18 'read' 'arg1_r_0_1_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload"   --->   Operation 19 'read' 'arg1_r_1_1_011_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 20 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 21 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_1_load_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_4"   --->   Operation 22 'read' 'arr_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_2"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_load_4_read, i64 %add8117"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [d3.cpp:50]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.67ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i, i3 5" [d3.cpp:44]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %i, i3 1" [d3.cpp:44]   --->   Operation 28 'add' 'add_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc82.split, void %VITIS_LOOP_54_7.exitStub" [d3.cpp:44]   --->   Operation 29 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%add8117_load = load i64 %add8117" [d3.cpp:50]   --->   Operation 30 'load' 'add8117_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %i" [d3.cpp:44]   --->   Operation 31 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i3 %i" [d3.cpp:44]   --->   Operation 32 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:46]   --->   Operation 33 'specpipeline' 'specpipeline_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [d3.cpp:44]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:44]   --->   Operation 35 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %zext_ln44" [d3.cpp:44]   --->   Operation 36 'sub' 'empty' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i4 %empty" [d3.cpp:47]   --->   Operation 37 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i, i32 2" [d3.cpp:50]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.44ns)   --->   "%select_ln50 = select i1 %tmp, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_0_01_reload_read" [d3.cpp:50]   --->   Operation 39 'select' 'select_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns)   --->   "%select_ln50_1 = select i1 %tmp, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_0_1_010_reload_read" [d3.cpp:50]   --->   Operation 40 'select' 'select_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln50_2 = select i1 %tmp, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_0_2_013_reload_read" [d3.cpp:50]   --->   Operation 41 'select' 'select_ln50_2' <Predicate = (!icmp_ln44)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns)   --->   "%select_ln50_3 = select i1 %tmp, i32 %arg1_r_1_3_017_reload_read, i32 %arg1_r_0_3_016_reload_read" [d3.cpp:50]   --->   Operation 42 'select' 'select_ln50_3' <Predicate = (!icmp_ln44)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.52ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln50, i32 %select_ln50_1, i32 %select_ln50_2, i32 %select_ln50_3, i2 %trunc_ln44" [d3.cpp:50]   --->   Operation 43 'mux' 'tmp_4' <Predicate = (!icmp_ln44)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %tmp_4" [d3.cpp:50]   --->   Operation 44 'zext' 'zext_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d3.cpp:50]   --->   Operation 45 'partselect' 'trunc_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.54ns)   --->   "%icmp_ln50 = icmp_eq  i2 %trunc_ln50_1, i2 1" [d3.cpp:50]   --->   Operation 46 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.41ns)   --->   "%select_ln50_4 = select i1 %icmp_ln50, i31 %arg1_r_1_04_cast_read, i31 %arg1_r_2_07_cast_read" [d3.cpp:50]   --->   Operation 47 'select' 'select_ln50_4' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.41ns)   --->   "%select_ln50_5 = select i1 %icmp_ln50, i31 %arg1_r_1_1_011_cast_read, i31 %arg1_r_2_1_012_cast_read" [d3.cpp:50]   --->   Operation 48 'select' 'select_ln50_5' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.41ns)   --->   "%select_ln50_6 = select i1 %icmp_ln50, i31 %arg1_r_1_2_014_cast_read, i31 %arg1_r_2_2_015_cast_read" [d3.cpp:50]   --->   Operation 49 'select' 'select_ln50_6' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.41ns)   --->   "%select_ln50_7 = select i1 %icmp_ln50, i31 %arg1_r_1_3_017_cast_read, i31 %arg1_r_2_3_018_cast_read" [d3.cpp:50]   --->   Operation 50 'select' 'select_ln50_7' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.52ns)   --->   "%tmp_5 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %select_ln50_4, i31 %select_ln50_5, i31 %select_ln50_6, i31 %select_ln50_7, i2 %trunc_ln47" [d3.cpp:50]   --->   Operation 51 'mux' 'tmp_5' <Predicate = (!icmp_ln44)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_5, i1 0" [d3.cpp:50]   --->   Operation 52 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln2" [d3.cpp:50]   --->   Operation 53 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 54 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_2 : Operation 54 [1/1] (2.62ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 54 'mul' 'mul_ln50' <Predicate = (!icmp_ln44)> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50, i64 %add8117_load" [d3.cpp:50]   --->   Operation 55 'add' 'add_ln50' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %i_2" [d3.cpp:44]   --->   Operation 56 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln44 = store i64 %add_ln50, i64 %add8117" [d3.cpp:44]   --->   Operation 57 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc82" [d3.cpp:44]   --->   Operation 58 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add8117_load_1 = load i64 %add8117"   --->   Operation 59 'load' 'add8117_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add8117_out, i64 %add8117_load_1"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [38]  (0.427 ns)

 <State 2>: 7.220ns
The critical path consists of the following:
	'load' operation ('i', d3.cpp:50) on local variable 'i' [42]  (0.000 ns)
	'sub' operation ('empty', d3.cpp:44) [53]  (0.797 ns)
	'icmp' operation ('icmp_ln50', d3.cpp:50) [63]  (0.548 ns)
	'select' operation ('select_ln50_4', d3.cpp:50) [64]  (0.418 ns)
	'mux' operation ('tmp_5', d3.cpp:50) [68]  (0.525 ns)
	multiplexor before operation 'mul' with delay (0.794 ns)
'mul' operation ('mul_ln50', d3.cpp:50) [71]  (2.626 ns)
	'add' operation ('add_ln50', d3.cpp:50) [72]  (1.085 ns)
	'store' operation ('store_ln44', d3.cpp:44) of variable 'add_ln50', d3.cpp:50 on local variable 'add8117' [74]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
