<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>sha256_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>15.694</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_77_1>
                <Slack>7.30</Slack>
                <TripCount>80</TripCount>
                <Latency>
                    <range>
                        <min>160</min>
                        <max>10400</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>2511</min>
                        <max>163217</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>130</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_77_1>
            <VITIS_LOOP_77_1>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>64</min>
                        <max>4160</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>1004</min>
                        <max>65287</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>130</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_77_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src/sha256.c:77~../src/sha256_top.c:49</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_77_1>
                    <Name>VITIS_LOOP_77_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:77~../src/sha256_top.c:49</SourceLocation>
                </VITIS_LOOP_77_1>
                <VITIS_LOOP_77_1>
                    <Name>VITIS_LOOP_77_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:77~../src/sha256_top.c:59</SourceLocation>
                </VITIS_LOOP_77_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <FF>11378</FF>
            <LUT>15879</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sha256_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sha256_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>sha256_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_busy_out</name>
            <Object>ap_busy_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>sha256_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sha256_top_Pipeline_1_fu_1673</InstName>
                    <ModuleName>sha256_top_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1673</ID>
                    <BindInstances>exitcond3174_fu_50_p2 empty_19_fu_56_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha256_transform_fu_1679</InstName>
                    <ModuleName>sha256_transform</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1679</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845</InstName>
                            <ModuleName>sha256_transform_Pipeline_VITIS_LOOP_19_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>845</ID>
                            <BindInstances>icmp_ln19_fu_926_p2 sparsemux_97_6_32_1_1_U2 sparsemux_97_6_32_1_1_U3 sparsemux_97_6_32_1_1_U4 sparsemux_97_6_32_1_1_U5 xor_ln21_fu_2008_p2 xor_ln21_1_fu_2014_p2 xor_ln21_2_fu_1932_p2 xor_ln21_3_fu_1938_p2 add_ln21_fu_2020_p2 add_ln19_fu_1944_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913</InstName>
                            <ModuleName>sha256_transform_Pipeline_VITIS_LOOP_33_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>913</ID>
                            <BindInstances>icmp_ln33_fu_947_p2 add_ln33_fu_953_p2 sparsemux_129_6_32_1_1_U71 xor_ln35_fu_1309_p2 and_ln35_fu_1331_p2 and_ln35_1_fu_1337_p2 xor_ln35_1_fu_1351_p2 xor_ln35_2_fu_1357_p2 xor_ln35_3_fu_1363_p2 e_2_fu_1434_p2 xor_ln44_fu_1440_p2 and_ln44_fu_1446_p2 and_ln44_1_fu_1452_p2 xor_ln44_1_fu_1474_p2 xor_ln44_2_fu_1488_p2 xor_ln44_3_fu_1494_p2 k_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln47_fu_1407_p2 add_ln48_fu_1413_p2 add_ln49_fu_1425_p2 add_ln50_fu_1431_p2 add_ln51_fu_1443_p2 add_ln52_fu_1449_p2 add_ln53_fu_1461_p2 add_ln54_fu_1467_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha256_final_fu_1750</InstName>
                    <ModuleName>sha256_final</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1750</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443</InstName>
                            <ModuleName>sha256_final_Pipeline_VITIS_LOOP_103_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1443</ID>
                            <BindInstances>icmp_ln103_fu_718_p2 i_fu_724_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558</InstName>
                            <ModuleName>sha256_final_Pipeline_VITIS_LOOP_106_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1558</ID>
                            <BindInstances>i_fu_134_p2 icmp_ln106_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577</InstName>
                            <ModuleName>sha256_final_Pipeline_VITIS_LOOP_111_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1577</ID>
                            <BindInstances>icmp_ln111_fu_706_p2 add_ln111_fu_712_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_sha256_transform_fu_1693</InstName>
                            <ModuleName>sha256_transform</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1693</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845</InstName>
                                    <ModuleName>sha256_transform_Pipeline_VITIS_LOOP_19_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>845</ID>
                                    <BindInstances>icmp_ln19_fu_926_p2 sparsemux_97_6_32_1_1_U2 sparsemux_97_6_32_1_1_U3 sparsemux_97_6_32_1_1_U4 sparsemux_97_6_32_1_1_U5 xor_ln21_fu_2008_p2 xor_ln21_1_fu_2014_p2 xor_ln21_2_fu_1932_p2 xor_ln21_3_fu_1938_p2 add_ln21_fu_2020_p2 add_ln19_fu_1944_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913</InstName>
                                    <ModuleName>sha256_transform_Pipeline_VITIS_LOOP_33_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>913</ID>
                                    <BindInstances>icmp_ln33_fu_947_p2 add_ln33_fu_953_p2 sparsemux_129_6_32_1_1_U71 xor_ln35_fu_1309_p2 and_ln35_fu_1331_p2 and_ln35_1_fu_1337_p2 xor_ln35_1_fu_1351_p2 xor_ln35_2_fu_1357_p2 xor_ln35_3_fu_1363_p2 e_2_fu_1434_p2 xor_ln44_fu_1440_p2 and_ln44_fu_1446_p2 and_ln44_1_fu_1452_p2 xor_ln44_1_fu_1474_p2 xor_ln44_2_fu_1488_p2 xor_ln44_3_fu_1494_p2 k_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln47_fu_1407_p2 add_ln48_fu_1413_p2 add_ln49_fu_1425_p2 add_ln50_fu_1431_p2 add_ln51_fu_1443_p2 add_ln52_fu_1449_p2 add_ln53_fu_1461_p2 add_ln54_fu_1467_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln101_fu_2173_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824</InstName>
                    <ModuleName>sha256_top_Pipeline_VITIS_LOOP_52_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1824</ID>
                    <BindInstances>icmp_ln52_fu_1190_p2 add_ln52_fu_1196_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>state_U icmp_ln77_fu_3187_p2 add_ln77_fu_3193_p2 sparsemux_161_7_8_1_1_U535 add_ln80_fu_3451_p2 icmp_ln81_fu_3461_p2 icmp_ln83_fu_4501_p2 grp_fu_2247_p2 select_ln83_fu_4507_p3 add_ln83_1_fu_4515_p2 xor_ln87_fu_4446_p2 icmp_ln87_fu_4456_p2 grp_fu_2247_p2 bitlen_fu_4462_p3 bitlen_1_fu_4470_p2 icmp_ln77_1_fu_4804_p2 add_ln77_1_fu_4810_p2 sparsemux_65_5_8_1_1_U536 add_ln80_1_fu_4956_p2 icmp_ln81_1_fu_4966_p2 icmp_ln83_1_fu_5993_p2 add_ln83_2_fu_5999_p2 select_ln83_1_fu_6005_p3 select_ln83_2_fu_6013_p3 add_ln83_3_fu_6021_p2 xor_ln87_1_fu_5954_p2 icmp_ln87_1_fu_5964_p2 add_ln87_2_fu_5970_p2 bitlen_2_fu_5976_p3 bitlen_3_fu_5984_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sha256_top_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond3174_fu_50_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond3174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_19_fu_56_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_19" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_transform_Pipeline_VITIS_LOOP_19_2</Name>
            <Loops>
                <VITIS_LOOP_19_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>50</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_2>
                        <Name>VITIS_LOOP_19_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>48</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_19_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:10</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_19_2>
                            <Name>VITIS_LOOP_19_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/sha256.c:19</SourceLocation>
                        </VITIS_LOOP_19_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1680</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1134</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln19_fu_926_p2" SOURCE="../src/sha256.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_97_6_32_1_1_U2" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_97_6_32_1_1_U3" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_97_6_32_1_1_U4" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_97_6_32_1_1_U5" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_fu_2008_p2" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_1_fu_2014_p2" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_2_fu_1932_p2" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_3_fu_1938_p2" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_2020_p2" SOURCE="../src/sha256.c:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_1944_p2" SOURCE="../src/sha256.c:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_transform_Pipeline_VITIS_LOOP_33_3</Name>
            <Loops>
                <VITIS_LOOP_33_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>15.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.051 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.051 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.051 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_3>
                        <Name>VITIS_LOOP_33_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>1.020 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:10</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_33_3>
                            <Name>VITIS_LOOP_33_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/sha256.c:33</SourceLocation>
                        </VITIS_LOOP_33_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>300</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1027</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln33_fu_947_p2" SOURCE="../src/sha256.c:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_953_p2" SOURCE="../src/sha256.c:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_32_1_1_U71" SOURCE="../src/sha256.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_1309_p2" SOURCE="../src/sha256.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_fu_1331_p2" SOURCE="../src/sha256.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln35_1_fu_1337_p2" SOURCE="../src/sha256.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_1_fu_1351_p2" SOURCE="../src/sha256.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_2_fu_1357_p2" SOURCE="../src/sha256.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_3_fu_1363_p2" SOURCE="../src/sha256.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln35_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="add" PRAGMA="" RTLNAME="e_2_fu_1434_p2" SOURCE="../src/sha256.c:40" STORAGESUBTYPE="" URAM="0" VARIABLE="e_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_fu_1440_p2" SOURCE="../src/sha256.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_fu_1446_p2" SOURCE="../src/sha256.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln44_1_fu_1452_p2" SOURCE="../src/sha256.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_1_fu_1474_p2" SOURCE="../src/sha256.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_2_fu_1488_p2" SOURCE="../src/sha256.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln44_3_fu_1494_p2" SOURCE="../src/sha256.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln44_3" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="k_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="k" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_transform</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>15.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>126</Best-caseLatency>
                    <Average-caseLatency>126</Average-caseLatency>
                    <Worst-caseLatency>126</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.977 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.977 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.977 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>126</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:16</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>2760</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2678</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1407_p2" SOURCE="../src/sha256.c:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1413_p2" SOURCE="../src/sha256.c:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1425_p2" SOURCE="../src/sha256.c:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1431_p2" SOURCE="../src/sha256.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1443_p2" SOURCE="../src/sha256.c:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1449_p2" SOURCE="../src/sha256.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1461_p2" SOURCE="../src/sha256.c:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1467_p2" SOURCE="../src/sha256.c:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final_Pipeline_VITIS_LOOP_106_2</Name>
            <Loops>
                <VITIS_LOOP_106_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.916</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_106_2>
                        <Name>VITIS_LOOP_106_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_106_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:98</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_106_2>
                            <Name>VITIS_LOOP_106_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/sha256.c:98</SourceLocation>
                        </VITIS_LOOP_106_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_106_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_134_p2" SOURCE="../src/sha256.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_106_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_fu_140_p2" SOURCE="../src/sha256.c:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final_Pipeline_VITIS_LOOP_111_3</Name>
            <Loops>
                <VITIS_LOOP_111_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>58</Best-caseLatency>
                    <Average-caseLatency>58</Average-caseLatency>
                    <Worst-caseLatency>58</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_3>
                        <Name>VITIS_LOOP_111_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>56</TripCount>
                        <Latency>56</Latency>
                        <AbsoluteTimeLatency>0.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_111_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:98</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_111_3>
                            <Name>VITIS_LOOP_111_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/sha256.c:111</SourceLocation>
                        </VITIS_LOOP_111_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_706_p2" SOURCE="../src/sha256.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_712_p2" SOURCE="../src/sha256.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final_Pipeline_VITIS_LOOP_103_1</Name>
            <Loops>
                <VITIS_LOOP_103_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1>
                        <Name>VITIS_LOOP_103_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_103_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1>
                            <Name>VITIS_LOOP_103_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/sha256.c:103</SourceLocation>
                        </VITIS_LOOP_103_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_718_p2" SOURCE="../src/sha256.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_724_p2" SOURCE="../src/sha256.c:103" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_final</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>15.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:97</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>4337</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6401</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln101_fu_2173_p2" SOURCE="../src/sha256.c:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_top_Pipeline_VITIS_LOOP_52_4</Name>
            <Loops>
                <VITIS_LOOP_52_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_4>
                        <Name>VITIS_LOOP_52_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_52_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256_top.c:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_4>
                            <Name>VITIS_LOOP_52_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/sha256_top.c:52</SourceLocation>
                        </VITIS_LOOP_52_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>952</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_1190_p2" SOURCE="../src/sha256_top.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1196_p2" SOURCE="../src/sha256_top.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha256_top</Name>
            <Loops>
                <VITIS_LOOP_77_1/>
                <VITIS_LOOP_77_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>15.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_1>
                        <Name>VITIS_LOOP_77_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>80</TripCount>
                        <Latency>160 ~ 10400</Latency>
                        <AbsoluteTimeLatency>2.511 us ~ 0.163 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>130</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 130</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_sha256_transform_fu_1679</Instance>
                        </InstanceList>
                    </VITIS_LOOP_77_1>
                    <VITIS_LOOP_77_1>
                        <Name>VITIS_LOOP_77_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64 ~ 4160</Latency>
                        <AbsoluteTimeLatency>1.004 us ~ 65.287 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>130</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 130</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_77_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/sha256.c:77~../src/sha256_top.c:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_77_1>
                            <Name>VITIS_LOOP_77_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/sha256.c:77~../src/sha256_top.c:49</SourceLocation>
                        </VITIS_LOOP_77_1>
                        <VITIS_LOOP_77_1>
                            <Name>VITIS_LOOP_77_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/sha256.c:77~../src/sha256_top.c:59</SourceLocation>
                        </VITIS_LOOP_77_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>11378</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>15879</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="state_U" SOURCE="../src/sha256_top.c:44" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="state" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_3187_p2" SOURCE="../src/sha256.c:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_3193_p2" SOURCE="../src/sha256.c:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_161_7_8_1_1_U535" SOURCE="../src/sha256.c:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_3451_p2" SOURCE="../src/sha256.c:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_3461_p2" SOURCE="../src/sha256.c:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln83_fu_4501_p2" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2247_p2" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_4507_p3" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_4515_p2" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln87_fu_4446_p2" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln87_fu_4456_p2" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2247_p2" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="bitlen_fu_4462_p3" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="bitlen" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="bitlen_1_fu_4470_p2" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="bitlen_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_1_fu_4804_p2" SOURCE="../src/sha256.c:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_4810_p2" SOURCE="../src/sha256.c:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_8_1_1_U536" SOURCE="../src/sha256.c:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_4956_p2" SOURCE="../src/sha256.c:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_1_fu_4966_p2" SOURCE="../src/sha256.c:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln83_1_fu_5993_p2" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_2_fu_5999_p2" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_1_fu_6005_p3" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln83_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_2_fu_6013_p3" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln83_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_3_fu_6021_p2" SOURCE="../src/sha256.c:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln87_1_fu_5954_p2" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln87_1_fu_5964_p2" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_5970_p2" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="bitlen_2_fu_5976_p3" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="bitlen_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="bitlen_3_fu_5984_p2" SOURCE="../src/sha256.c:87" STORAGESUBTYPE="" URAM="0" VARIABLE="bitlen_3" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="header" index="0" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="header" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hash_result" index="1" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="hash_result" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_busy_out" index="2" direction="out" srcType="*" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="ap_busy_out" name="ap_busy_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="10" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="header" offset="256" range="128"/>
                <memorie memorieName="hash_result" offset="512" range="32"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="header"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="hash_result"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_busy_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="ap_busy_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_busy_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_busy_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 10, 256, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_busy_out">ap_none, out, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="header">in, unsigned int*</column>
                    <column name="hash_result">out, unsigned int*</column>
                    <column name="ap_busy_out">out, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="header">s_axi_control, memory, name=header offset=256 range=128</column>
                    <column name="hash_result">s_axi_control, memory, name=hash_result offset=512 range=32</column>
                    <column name="ap_busy_out">ap_busy_out, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="../src/sha256.c:11" status="valid" parentFunction="sha256_transform" variable="data" isDirective="0" options="variable=data complete dim=1"/>
        <Pragma type="array_partition" location="../src/sha256.c:12" status="valid" parentFunction="sha256_transform" variable="m" isDirective="0" options="variable=m complete dim=1"/>
        <Pragma type="unroll" location="../src/sha256.c:15" status="valid" parentFunction="sha256_transform" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../src/sha256.c:20" status="valid" parentFunction="sha256_transform" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../src/sha256.c:34" status="valid" parentFunction="sha256_transform" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../src/sha256.c:60" status="valid" parentFunction="sha256_init" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/sha256.c:128" status="valid" parentFunction="sha256_final" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../src/sha256_top.c:9" status="valid" parentFunction="sha256_top" variable="header" isDirective="0" options="s_axilite port=header bundle=control offset=0x100"/>
        <Pragma type="interface" location="../src/sha256_top.c:10" status="valid" parentFunction="sha256_top" variable="hash_result" isDirective="0" options="s_axilite port=hash_result bundle=control offset=0x200"/>
        <Pragma type="interface" location="../src/sha256_top.c:11" status="valid" parentFunction="sha256_top" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="../src/sha256_top.c:13" status="valid" parentFunction="sha256_top" variable="ap_busy_out" isDirective="0" options="ap_none port=ap_busy_out"/>
        <Pragma type="array_partition" location="../src/sha256_top.c:19" status="valid" parentFunction="sha256_top" variable="hash1" isDirective="0" options="variable=hash1 complete dim=1"/>
        <Pragma type="array_partition" location="../src/sha256_top.c:20" status="valid" parentFunction="sha256_top" variable="hash2" isDirective="0" options="variable=hash2 complete dim=1"/>
        <Pragma type="array_partition" location="../src/sha256_top.c:21" status="valid" parentFunction="sha256_top" variable="header_bytes" isDirective="0" options="variable=header_bytes complete dim=1"/>
        <Pragma type="dependence" location="../src/sha256_top.c:23" status="valid" parentFunction="sha256_top" variable="header" isDirective="0" options="variable=header inter false"/>
        <Pragma type="dependence" location="../src/sha256_top.c:24" status="valid" parentFunction="sha256_top" variable="hash_result" isDirective="0" options="variable=hash_result inter false"/>
        <Pragma type="unroll" location="../src/sha256_top.c:30" status="valid" parentFunction="sha256_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../src/sha256_top.c:65" status="valid" parentFunction="sha256_top" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

