@book{vajda2011,
	year={2011},
	booktitle={Programming Many-Core Chips},
	doi={10.1007/978-1-4419-9739-5},
	title={{Multi-core and Many-core Processor Architectures}},
	url={http://dx.doi.org/10.1007/978-1-4419-9739-5},
	publisher={Springer US},
	author={Vajda, Andr√°s},
	language={English},
	isbn={978-1-4419-9738-8}
}

@article{challengesMCC,
	author={Manferdelli, J.L. and Govindaraju, N.K. and Crall, C.},
	journal={Proceedings of the IEEE},
	title={Challenges and Opportunities in Many-Core Computing},
	year={2008},
	month={May},
	volume={96},
	number={5},
	pages={808-815},
	doi={10.1109/JPROC.2008.917730},
	ISSN={0018-9219},
	url={http://dx.doi.org/10.1109/JPROC.2008.917730},
}

@manual{phiSDM,
	title={Intel Xeon Phi Coprocessor: System Software Developers Guide},
	year	={2014},
	month={march},
	organization={Intel},
	url={http://www.intel.de/content/www/de/de/processors/xeon/xeon-phi-coprocessor-system-software-developers-guide.html}
}

@manual{phiData,
	title={Intel Xeon Phi Coprocessor: Datasheet},
	year	={2014},
	month={april},
	organization={Intel},
	url={http://www.intel.de/content/www/de/de/processors/xeon/xeon-phi-coprocessor-datasheet.html}
}

@manual{phiSpec,
	title={Update: Intel Xeon Phi Coprocessor},
	year	={2014},
	month={april},
	organization={Intel},
	url={http://www.intel.de/content/www/de/de/processors/xeon/xeon-phi-coprocessor-specification-update.html}
}

@manual{tera,
	title={Architecting the Era of Tera},
	year	={2004},
	month={february},
	organization={Intel Research and Development},
	url={https://software.intel.com/en-us/file/tera-erapdf}
}

@misc{alteraMCA,
	title={From Multicore to Many-Core: Architectures and Lessons},
	author={Ron Wilson},
	organization={Altera},
	url={http://www.altera.com/technology/system-design/articles/2012/multicore-many-core.html}
}

@inproceedings{Borkar1000,
 author = {Borkar, Shekhar},
 title = {Thousand Core Chips: A Technology Perspective},
 booktitle = {Proceedings of the 44th Annual Design Automation Conference},
 series = {DAC '07},
 year = {2007},
 isbn = {978-1-59593-627-1},
 location = {San Diego, California},
 pages = {746--749},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/1278480.1278667},
 doi = {10.1145/1278480.1278667},
 acmid = {1278667},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CMOS, memory, power, reliability, variability},
}