{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 19:06:56 2015 " "Info: Processing started: Mon Mar 30 19:06:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uarter -c uarter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uarter -c uarter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uarter-Behavioral " "Info: Found design unit 1: uarter-Behavioral" {  } { { "t.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/t.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uarter " "Info: Found entity 1: uarter" {  } { { "t.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/t.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uarter_r-Behavioral " "Info: Found design unit 1: uarter_r-Behavioral" {  } { { "r.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/r.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uarter_r " "Info: Found entity 1: uarter_r" {  } { { "r.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/r.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fre-Behavioral " "Info: Found design unit 1: fre-Behavioral" {  } { { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fre " "Info: Found entity 1: fre" {  } { { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all " "Info: Found entity 1: all" {  } { { "all.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/all.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fre2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fre2-Behavioral " "Info: Found design unit 1: fre2-Behavioral" {  } { { "fre2.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fre2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fre2 " "Info: Found entity 1: fre2" {  } { { "fre2.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fre2.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_five.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file next_five.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 next_five " "Info: Found entity 1: next_five" {  } { { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.v(50) " "Warning (10090): Verilog HDL syntax warning at shift_register.v(50): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 50 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Info: Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_registerv2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_registerv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_registerv2 " "Info: Found entity 1: shift_registerv2" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_all.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file new_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 new_all " "Info: Found entity 1: new_all" {  } { { "new_all.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/new_all.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "next_five " "Info: Elaborating entity \"next_five\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_all new_all:inst " "Info: Elaborating entity \"new_all\" for hierarchy \"new_all:inst\"" {  } { { "next_five.bdf" "inst" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 24 184 360 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarter new_all:inst\|uarter:inst2 " "Info: Elaborating entity \"uarter\" for hierarchy \"new_all:inst\|uarter:inst2\"" {  } { { "new_all.bdf" "inst2" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/new_all.bdf" { { 72 744 888 200 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre new_all:inst\|fre:inst " "Info: Elaborating entity \"fre\" for hierarchy \"new_all:inst\|fre:inst\"" {  } { { "new_all.bdf" "inst" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/new_all.bdf" { { 72 296 392 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarter_r new_all:inst\|uarter_r:inst3 " "Info: Elaborating entity \"uarter_r\" for hierarchy \"new_all:inst\|uarter_r:inst3\"" {  } { { "new_all.bdf" "inst3" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/new_all.bdf" { { 248 720 856 344 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_registerv2 shift_registerv2:inst2 " "Info: Elaborating entity \"shift_registerv2\" for hierarchy \"shift_registerv2:inst2\"" {  } { { "next_five.bdf" "inst2" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 240 192 384 368 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done shift_registerv2.v(26) " "Warning (10240): Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt shift_registerv2.v(26) " "Warning (10240): Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_temp shift_registerv2.v(26) " "Warning (10240): Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"cnt_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in_temp shift_registerv2.v(26) " "Warning (10240): Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"data_in_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state shift_registerv2.v(26) " "Warning (10240): Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out shift_registerv2.v(26) " "Warning (10240): Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in_temp2 shift_registerv2.v(26) " "Warning (10240): Verilog HDL Always Construct warning at shift_registerv2.v(26): inferring latch(es) for variable \"data_in_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[0\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[1\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[2\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[3\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[4\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[4\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[5\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[5\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[6\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[6\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[7\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[7\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[8\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[8\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[9\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[9\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[10\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[10\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[11\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[11\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[12\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[12\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[13\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[13\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[14\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[14\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[15\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[15\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[16\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[16\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[17\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[17\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[18\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[18\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[19\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[19\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[20\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[20\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[21\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[21\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[22\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[22\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[23\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[23\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[24\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[24\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[25\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[25\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[26\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[26\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[27\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[27\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[28\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[28\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[29\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[29\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[30\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[30\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp2\[31\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp2\[31\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_out\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_out\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_out\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_out\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_out\[4\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_out\[5\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_out\[6\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_out\[7\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_2 shift_registerv2.v(26) " "Info (10041): Inferred latch for \"next_state.WAIT_2\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT shift_registerv2.v(26) " "Info (10041): Inferred latch for \"next_state.WAIT\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START shift_registerv2.v(26) " "Info (10041): Inferred latch for \"next_state.START\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000 shift_registerv2.v(26) " "Info (10041): Inferred latch for \"next_state.000\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[0\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[1\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[2\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[3\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[4\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[4\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[5\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[5\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[6\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[6\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[7\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[7\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[8\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[8\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[9\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[9\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[10\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[10\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[11\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[11\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[12\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[12\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[13\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[13\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[14\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[14\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[15\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[15\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[16\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[16\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[17\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[17\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[18\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[18\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[19\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[19\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[20\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[20\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[21\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[21\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[22\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[22\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[23\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[23\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[24\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[24\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[25\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[25\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[26\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[26\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[27\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[27\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[28\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[28\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[29\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[29\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[30\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[30\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_temp\[31\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"data_in_temp\[31\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_temp\[0\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"cnt_temp\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_temp\[1\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"cnt_temp\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_temp\[2\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"cnt_temp\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_temp\[3\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"cnt_temp\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"cnt\[0\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"cnt\[1\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"cnt\[2\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] shift_registerv2.v(26) " "Info (10041): Inferred latch for \"cnt\[3\]\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done shift_registerv2.v(26) " "Info (10041): Inferred latch for \"done\" at shift_registerv2.v(26)" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:inst1 " "Info: Elaborating entity \"shift_register\" for hierarchy \"shift_register:inst1\"" {  } { { "next_five.bdf" "inst1" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 56 448 640 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[7\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[6\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[5\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[4\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[3\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[2\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[1\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[0\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|cnt\[0\] " "Warning: Latch shift_registerv2:inst2\|cnt\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|cnt\[1\] " "Warning: Latch shift_registerv2:inst2\|cnt\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|cnt\[2\] " "Warning: Latch shift_registerv2:inst2\|cnt\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|cnt\[3\] " "Warning: Latch shift_registerv2:inst2\|cnt\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[15\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[14\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[13\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[12\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[11\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[10\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[9\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[8\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[23\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[22\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[21\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[20\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[19\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[18\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[17\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[16\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[31\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[30\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[29\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[28\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[27\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[26\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[25\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_registerv2:inst2\|data_in_temp\[24\] " "Warning: Latch shift_registerv2:inst2\|data_in_temp\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA shift_registerv2:inst2\|current_state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal shift_registerv2:inst2\|current_state.WAIT" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "t.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/t.vhd" 26 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "new_all:inst\|fre:inst\|cnt\[31\] Low " "Critical Warning: Register new_all:inst\|fre:inst\|cnt\[31\] will power up to Low" {  } { { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "new_all:inst\|fre:inst\|cnt\[0\] Low " "Critical Warning: Register new_all:inst\|fre:inst\|cnt\[0\] will power up to Low" {  } { { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift_registerv2:inst2\|current_state~10 " "Info: Register \"shift_registerv2:inst2\|current_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift_registerv2:inst2\|current_state~11 " "Info: Register \"shift_registerv2:inst2\|current_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift_registerv2:inst2\|current_state~12 " "Info: Register \"shift_registerv2:inst2\|current_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Info: Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Info: Implemented 44 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "410 " "Info: Implemented 410 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 19:07:01 2015 " "Info: Processing ended: Mon Mar 30 19:07:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
