#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Dec 02 17:22:43 2024
# Process ID: 28836
# Current directory: D:/ENGG3050/finalproject_group_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5800 D:\ENGG3050\finalproject_group_1\finalproject_group_1.xpr
# Log file: D:/ENGG3050/finalproject_group_1/vivado.log
# Journal file: D:/ENGG3050/finalproject_group_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ENGG3050/finalproject_group_1/finalproject_group_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/group1/engg3050_group1_lab5_tutorial1/finalproject_group_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'D:/ENGG3050/finalproject_group_1/finalproject_group_1.cache/ip', nor could it be found using path 'C:/group1/engg3050_group1_lab5_tutorial1/finalproject_group_1/finalproject_group_1.cache/ip'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.0. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'microblaze_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
microblaze_design_axi_gpio_0_0
microblaze_design_clk_wiz_1_0
microblaze_design_axi_gpio_1_0
microblaze_design_rst_sys_clock_100M_0
microblaze_design_axi_gpio_2_0

open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 853.223 ; gain = 180.512
open_run impl_1
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7889]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7959]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7966]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7973]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7980]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7987]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7994]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7896]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7903]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7910]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7917]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7924]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7931]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7938]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7945]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_0/gpio_io_o[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_10/microblaze_design_axi_gpio_0_0.edf:7952]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_1/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_11/microblaze_design_axi_gpio_1_0.edf:5159]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_1/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_11/microblaze_design_axi_gpio_1_0.edf:5166]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_1/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_11/microblaze_design_axi_gpio_1_0.edf:5173]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_1/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_11/microblaze_design_axi_gpio_1_0.edf:5180]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_1/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_11/microblaze_design_axi_gpio_1_0.edf:5187]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_1/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_11/microblaze_design_axi_gpio_1_0.edf:5194]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_1/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_11/microblaze_design_axi_gpio_1_0.edf:5201]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_1/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_11/microblaze_design_axi_gpio_1_0.edf:5208]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_2/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_20/microblaze_design_axi_gpio_2_0.edf:4128]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_2/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_20/microblaze_design_axi_gpio_2_0.edf:4135]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_2/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_20/microblaze_design_axi_gpio_2_0.edf:4142]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_2/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_20/microblaze_design_axi_gpio_2_0.edf:4149]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/axi_gpio_2/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_20/microblaze_design_axi_gpio_2_0.edf:4156]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/clk_wiz_1/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_9/microblaze_design_clk_wiz_1_0.edf:331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'microblaze_design_i/rst_sys_clock_100M/ext_reset_in' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/group1/engg3050_group1_lab5_tutorial1/microblaze_tutorial/microblaze_tutorial.runs/impl_1/.Xil/Vivado-10300-SOE-2307-02/dcp_19/microblaze_design_rst_clk_wiz_1_100M_0.edf:1541]
Parsing XDC File [D:/ENGG3050/finalproject_group_1/.Xil/Vivado-28836-DESKTOP-1G33A1R/dcp/microblaze_design_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_mdm_1_0/microblaze_design_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1664.656 ; gain = 515.117
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_clk_wiz_1_0/microblaze_design_clk_wiz_1_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
INFO: [Timing 38-2] Deriving generated clocks [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_clk_wiz_1_0/microblaze_design_clk_wiz_1_0.xdc:57]
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:11]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:13]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:15]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:17]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:19]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:21]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:23]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:25]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:27]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:29]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:31]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_0_0/microblaze_design_axi_gpio_0_0_board.xdc:33]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_1_0/microblaze_design_axi_gpio_1_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_1_0/microblaze_design_axi_gpio_1_0_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_1_0/microblaze_design_axi_gpio_1_0_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_1_0/microblaze_design_axi_gpio_1_0_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_1_0/microblaze_design_axi_gpio_1_0_board.xdc:11]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_1_0/microblaze_design_axi_gpio_1_0_board.xdc:13]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_1_0/microblaze_design_axi_gpio_1_0_board.xdc:15]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_1_0/microblaze_design_axi_gpio_1_0_board.xdc:17]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_rst_sys_clock_100M_0/microblaze_design_rst_sys_clock_100M_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_2_0/microblaze_design_axi_gpio_2_0_board.xdc:3]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_2_0/microblaze_design_axi_gpio_2_0_board.xdc:5]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_2_0/microblaze_design_axi_gpio_2_0_board.xdc:7]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_2_0/microblaze_design_axi_gpio_2_0_board.xdc:9]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_axi_gpio_2_0/microblaze_design_axi_gpio_2_0_board.xdc:11]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
Finished Parsing XDC File [D:/ENGG3050/finalproject_group_1/.Xil/Vivado-28836-DESKTOP-1G33A1R/dcp/microblaze_design_wrapper_early.xdc]
Parsing XDC File [D:/ENGG3050/finalproject_group_1/.Xil/Vivado-28836-DESKTOP-1G33A1R/dcp/microblaze_design_wrapper.xdc]
Finished Parsing XDC File [D:/ENGG3050/finalproject_group_1/.Xil/Vivado-28836-DESKTOP-1G33A1R/dcp/microblaze_design_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1673.531 ; gain = 8.633
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1673.531 ; gain = 8.633
Generating merged BMM file for the design top 'microblaze_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_microblaze_0_0/data/mb_bootloop_le.elf d:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_microblaze_1_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 158 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 32 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1834.742 ; gain = 951.891
open_bd_design {D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/microblaze_design.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_sys_clock_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <microblaze_design> from BD file <D:/ENGG3050/finalproject_group_1/finalproject_group_1.srcs/sources_1/bd/microblaze_design/microblaze_design.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.051 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 02 17:34:47 2024...
