
STM32F4-Actuator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a24  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000728  08008bb4  08008bb4  00018bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092dc  080092dc  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080092dc  080092dc  000192dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092e4  080092e4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092e4  080092e4  000192e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092e8  080092e8  000192e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080092ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000078  08009360  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00006004  2000045c  08009360  0002045c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e6e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002787  00000000  00000000  00032f12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001048  00000000  00000000  000356a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f30  00000000  00000000  000366e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022109  00000000  00000000  00037618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c62  00000000  00000000  00059721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1087  00000000  00000000  0006b383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013c40a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f94  00000000  00000000  0013c460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b9c 	.word	0x08008b9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08008b9c 	.word	0x08008b9c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	; 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_d2iz>:
 800094c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000950:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000954:	d215      	bcs.n	8000982 <__aeabi_d2iz+0x36>
 8000956:	d511      	bpl.n	800097c <__aeabi_d2iz+0x30>
 8000958:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800095c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000960:	d912      	bls.n	8000988 <__aeabi_d2iz+0x3c>
 8000962:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000966:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800096a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800096e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000972:	fa23 f002 	lsr.w	r0, r3, r2
 8000976:	bf18      	it	ne
 8000978:	4240      	negne	r0, r0
 800097a:	4770      	bx	lr
 800097c:	f04f 0000 	mov.w	r0, #0
 8000980:	4770      	bx	lr
 8000982:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000986:	d105      	bne.n	8000994 <__aeabi_d2iz+0x48>
 8000988:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800098c:	bf08      	it	eq
 800098e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_d2f>:
 800099c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009a4:	bf24      	itt	cs
 80009a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ae:	d90d      	bls.n	80009cc <__aeabi_d2f+0x30>
 80009b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c4:	bf08      	it	eq
 80009c6:	f020 0001 	biceq.w	r0, r0, #1
 80009ca:	4770      	bx	lr
 80009cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009d0:	d121      	bne.n	8000a16 <__aeabi_d2f+0x7a>
 80009d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009d6:	bfbc      	itt	lt
 80009d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009dc:	4770      	bxlt	lr
 80009de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e6:	f1c2 0218 	rsb	r2, r2, #24
 80009ea:	f1c2 0c20 	rsb	ip, r2, #32
 80009ee:	fa10 f30c 	lsls.w	r3, r0, ip
 80009f2:	fa20 f002 	lsr.w	r0, r0, r2
 80009f6:	bf18      	it	ne
 80009f8:	f040 0001 	orrne.w	r0, r0, #1
 80009fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a08:	ea40 000c 	orr.w	r0, r0, ip
 8000a0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a14:	e7cc      	b.n	80009b0 <__aeabi_d2f+0x14>
 8000a16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a1a:	d107      	bne.n	8000a2c <__aeabi_d2f+0x90>
 8000a1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a20:	bf1e      	ittt	ne
 8000a22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a2a:	4770      	bxne	lr
 8000a2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop

08000a3c <__aeabi_uldivmod>:
 8000a3c:	b953      	cbnz	r3, 8000a54 <__aeabi_uldivmod+0x18>
 8000a3e:	b94a      	cbnz	r2, 8000a54 <__aeabi_uldivmod+0x18>
 8000a40:	2900      	cmp	r1, #0
 8000a42:	bf08      	it	eq
 8000a44:	2800      	cmpeq	r0, #0
 8000a46:	bf1c      	itt	ne
 8000a48:	f04f 31ff 	movne.w	r1, #4294967295
 8000a4c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a50:	f000 b96e 	b.w	8000d30 <__aeabi_idiv0>
 8000a54:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a5c:	f000 f806 	bl	8000a6c <__udivmoddi4>
 8000a60:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a68:	b004      	add	sp, #16
 8000a6a:	4770      	bx	lr

08000a6c <__udivmoddi4>:
 8000a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a70:	9d08      	ldr	r5, [sp, #32]
 8000a72:	4604      	mov	r4, r0
 8000a74:	468c      	mov	ip, r1
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	f040 8083 	bne.w	8000b82 <__udivmoddi4+0x116>
 8000a7c:	428a      	cmp	r2, r1
 8000a7e:	4617      	mov	r7, r2
 8000a80:	d947      	bls.n	8000b12 <__udivmoddi4+0xa6>
 8000a82:	fab2 f282 	clz	r2, r2
 8000a86:	b142      	cbz	r2, 8000a9a <__udivmoddi4+0x2e>
 8000a88:	f1c2 0020 	rsb	r0, r2, #32
 8000a8c:	fa24 f000 	lsr.w	r0, r4, r0
 8000a90:	4091      	lsls	r1, r2
 8000a92:	4097      	lsls	r7, r2
 8000a94:	ea40 0c01 	orr.w	ip, r0, r1
 8000a98:	4094      	lsls	r4, r2
 8000a9a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a9e:	0c23      	lsrs	r3, r4, #16
 8000aa0:	fbbc f6f8 	udiv	r6, ip, r8
 8000aa4:	fa1f fe87 	uxth.w	lr, r7
 8000aa8:	fb08 c116 	mls	r1, r8, r6, ip
 8000aac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ab0:	fb06 f10e 	mul.w	r1, r6, lr
 8000ab4:	4299      	cmp	r1, r3
 8000ab6:	d909      	bls.n	8000acc <__udivmoddi4+0x60>
 8000ab8:	18fb      	adds	r3, r7, r3
 8000aba:	f106 30ff 	add.w	r0, r6, #4294967295
 8000abe:	f080 8119 	bcs.w	8000cf4 <__udivmoddi4+0x288>
 8000ac2:	4299      	cmp	r1, r3
 8000ac4:	f240 8116 	bls.w	8000cf4 <__udivmoddi4+0x288>
 8000ac8:	3e02      	subs	r6, #2
 8000aca:	443b      	add	r3, r7
 8000acc:	1a5b      	subs	r3, r3, r1
 8000ace:	b2a4      	uxth	r4, r4
 8000ad0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ad4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ad8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000adc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ae0:	45a6      	cmp	lr, r4
 8000ae2:	d909      	bls.n	8000af8 <__udivmoddi4+0x8c>
 8000ae4:	193c      	adds	r4, r7, r4
 8000ae6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000aea:	f080 8105 	bcs.w	8000cf8 <__udivmoddi4+0x28c>
 8000aee:	45a6      	cmp	lr, r4
 8000af0:	f240 8102 	bls.w	8000cf8 <__udivmoddi4+0x28c>
 8000af4:	3802      	subs	r0, #2
 8000af6:	443c      	add	r4, r7
 8000af8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000afc:	eba4 040e 	sub.w	r4, r4, lr
 8000b00:	2600      	movs	r6, #0
 8000b02:	b11d      	cbz	r5, 8000b0c <__udivmoddi4+0xa0>
 8000b04:	40d4      	lsrs	r4, r2
 8000b06:	2300      	movs	r3, #0
 8000b08:	e9c5 4300 	strd	r4, r3, [r5]
 8000b0c:	4631      	mov	r1, r6
 8000b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b12:	b902      	cbnz	r2, 8000b16 <__udivmoddi4+0xaa>
 8000b14:	deff      	udf	#255	; 0xff
 8000b16:	fab2 f282 	clz	r2, r2
 8000b1a:	2a00      	cmp	r2, #0
 8000b1c:	d150      	bne.n	8000bc0 <__udivmoddi4+0x154>
 8000b1e:	1bcb      	subs	r3, r1, r7
 8000b20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b24:	fa1f f887 	uxth.w	r8, r7
 8000b28:	2601      	movs	r6, #1
 8000b2a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b2e:	0c21      	lsrs	r1, r4, #16
 8000b30:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b38:	fb08 f30c 	mul.w	r3, r8, ip
 8000b3c:	428b      	cmp	r3, r1
 8000b3e:	d907      	bls.n	8000b50 <__udivmoddi4+0xe4>
 8000b40:	1879      	adds	r1, r7, r1
 8000b42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b46:	d202      	bcs.n	8000b4e <__udivmoddi4+0xe2>
 8000b48:	428b      	cmp	r3, r1
 8000b4a:	f200 80e9 	bhi.w	8000d20 <__udivmoddi4+0x2b4>
 8000b4e:	4684      	mov	ip, r0
 8000b50:	1ac9      	subs	r1, r1, r3
 8000b52:	b2a3      	uxth	r3, r4
 8000b54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b58:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b5c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b60:	fb08 f800 	mul.w	r8, r8, r0
 8000b64:	45a0      	cmp	r8, r4
 8000b66:	d907      	bls.n	8000b78 <__udivmoddi4+0x10c>
 8000b68:	193c      	adds	r4, r7, r4
 8000b6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6e:	d202      	bcs.n	8000b76 <__udivmoddi4+0x10a>
 8000b70:	45a0      	cmp	r8, r4
 8000b72:	f200 80d9 	bhi.w	8000d28 <__udivmoddi4+0x2bc>
 8000b76:	4618      	mov	r0, r3
 8000b78:	eba4 0408 	sub.w	r4, r4, r8
 8000b7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b80:	e7bf      	b.n	8000b02 <__udivmoddi4+0x96>
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d909      	bls.n	8000b9a <__udivmoddi4+0x12e>
 8000b86:	2d00      	cmp	r5, #0
 8000b88:	f000 80b1 	beq.w	8000cee <__udivmoddi4+0x282>
 8000b8c:	2600      	movs	r6, #0
 8000b8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000b92:	4630      	mov	r0, r6
 8000b94:	4631      	mov	r1, r6
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	fab3 f683 	clz	r6, r3
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	d14a      	bne.n	8000c38 <__udivmoddi4+0x1cc>
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d302      	bcc.n	8000bac <__udivmoddi4+0x140>
 8000ba6:	4282      	cmp	r2, r0
 8000ba8:	f200 80b8 	bhi.w	8000d1c <__udivmoddi4+0x2b0>
 8000bac:	1a84      	subs	r4, r0, r2
 8000bae:	eb61 0103 	sbc.w	r1, r1, r3
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	468c      	mov	ip, r1
 8000bb6:	2d00      	cmp	r5, #0
 8000bb8:	d0a8      	beq.n	8000b0c <__udivmoddi4+0xa0>
 8000bba:	e9c5 4c00 	strd	r4, ip, [r5]
 8000bbe:	e7a5      	b.n	8000b0c <__udivmoddi4+0xa0>
 8000bc0:	f1c2 0320 	rsb	r3, r2, #32
 8000bc4:	fa20 f603 	lsr.w	r6, r0, r3
 8000bc8:	4097      	lsls	r7, r2
 8000bca:	fa01 f002 	lsl.w	r0, r1, r2
 8000bce:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd2:	40d9      	lsrs	r1, r3
 8000bd4:	4330      	orrs	r0, r6
 8000bd6:	0c03      	lsrs	r3, r0, #16
 8000bd8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bdc:	fa1f f887 	uxth.w	r8, r7
 8000be0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000be4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be8:	fb06 f108 	mul.w	r1, r6, r8
 8000bec:	4299      	cmp	r1, r3
 8000bee:	fa04 f402 	lsl.w	r4, r4, r2
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x19c>
 8000bf4:	18fb      	adds	r3, r7, r3
 8000bf6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000bfa:	f080 808d 	bcs.w	8000d18 <__udivmoddi4+0x2ac>
 8000bfe:	4299      	cmp	r1, r3
 8000c00:	f240 808a 	bls.w	8000d18 <__udivmoddi4+0x2ac>
 8000c04:	3e02      	subs	r6, #2
 8000c06:	443b      	add	r3, r7
 8000c08:	1a5b      	subs	r3, r3, r1
 8000c0a:	b281      	uxth	r1, r0
 8000c0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c18:	fb00 f308 	mul.w	r3, r0, r8
 8000c1c:	428b      	cmp	r3, r1
 8000c1e:	d907      	bls.n	8000c30 <__udivmoddi4+0x1c4>
 8000c20:	1879      	adds	r1, r7, r1
 8000c22:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c26:	d273      	bcs.n	8000d10 <__udivmoddi4+0x2a4>
 8000c28:	428b      	cmp	r3, r1
 8000c2a:	d971      	bls.n	8000d10 <__udivmoddi4+0x2a4>
 8000c2c:	3802      	subs	r0, #2
 8000c2e:	4439      	add	r1, r7
 8000c30:	1acb      	subs	r3, r1, r3
 8000c32:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c36:	e778      	b.n	8000b2a <__udivmoddi4+0xbe>
 8000c38:	f1c6 0c20 	rsb	ip, r6, #32
 8000c3c:	fa03 f406 	lsl.w	r4, r3, r6
 8000c40:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c44:	431c      	orrs	r4, r3
 8000c46:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c4e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c52:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c56:	431f      	orrs	r7, r3
 8000c58:	0c3b      	lsrs	r3, r7, #16
 8000c5a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c5e:	fa1f f884 	uxth.w	r8, r4
 8000c62:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c66:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c6a:	fb09 fa08 	mul.w	sl, r9, r8
 8000c6e:	458a      	cmp	sl, r1
 8000c70:	fa02 f206 	lsl.w	r2, r2, r6
 8000c74:	fa00 f306 	lsl.w	r3, r0, r6
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x220>
 8000c7a:	1861      	adds	r1, r4, r1
 8000c7c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c80:	d248      	bcs.n	8000d14 <__udivmoddi4+0x2a8>
 8000c82:	458a      	cmp	sl, r1
 8000c84:	d946      	bls.n	8000d14 <__udivmoddi4+0x2a8>
 8000c86:	f1a9 0902 	sub.w	r9, r9, #2
 8000c8a:	4421      	add	r1, r4
 8000c8c:	eba1 010a 	sub.w	r1, r1, sl
 8000c90:	b2bf      	uxth	r7, r7
 8000c92:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c96:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c9a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c9e:	fb00 f808 	mul.w	r8, r0, r8
 8000ca2:	45b8      	cmp	r8, r7
 8000ca4:	d907      	bls.n	8000cb6 <__udivmoddi4+0x24a>
 8000ca6:	19e7      	adds	r7, r4, r7
 8000ca8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cac:	d22e      	bcs.n	8000d0c <__udivmoddi4+0x2a0>
 8000cae:	45b8      	cmp	r8, r7
 8000cb0:	d92c      	bls.n	8000d0c <__udivmoddi4+0x2a0>
 8000cb2:	3802      	subs	r0, #2
 8000cb4:	4427      	add	r7, r4
 8000cb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cba:	eba7 0708 	sub.w	r7, r7, r8
 8000cbe:	fba0 8902 	umull	r8, r9, r0, r2
 8000cc2:	454f      	cmp	r7, r9
 8000cc4:	46c6      	mov	lr, r8
 8000cc6:	4649      	mov	r1, r9
 8000cc8:	d31a      	bcc.n	8000d00 <__udivmoddi4+0x294>
 8000cca:	d017      	beq.n	8000cfc <__udivmoddi4+0x290>
 8000ccc:	b15d      	cbz	r5, 8000ce6 <__udivmoddi4+0x27a>
 8000cce:	ebb3 020e 	subs.w	r2, r3, lr
 8000cd2:	eb67 0701 	sbc.w	r7, r7, r1
 8000cd6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000cda:	40f2      	lsrs	r2, r6
 8000cdc:	ea4c 0202 	orr.w	r2, ip, r2
 8000ce0:	40f7      	lsrs	r7, r6
 8000ce2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ce6:	2600      	movs	r6, #0
 8000ce8:	4631      	mov	r1, r6
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	462e      	mov	r6, r5
 8000cf0:	4628      	mov	r0, r5
 8000cf2:	e70b      	b.n	8000b0c <__udivmoddi4+0xa0>
 8000cf4:	4606      	mov	r6, r0
 8000cf6:	e6e9      	b.n	8000acc <__udivmoddi4+0x60>
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	e6fd      	b.n	8000af8 <__udivmoddi4+0x8c>
 8000cfc:	4543      	cmp	r3, r8
 8000cfe:	d2e5      	bcs.n	8000ccc <__udivmoddi4+0x260>
 8000d00:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d04:	eb69 0104 	sbc.w	r1, r9, r4
 8000d08:	3801      	subs	r0, #1
 8000d0a:	e7df      	b.n	8000ccc <__udivmoddi4+0x260>
 8000d0c:	4608      	mov	r0, r1
 8000d0e:	e7d2      	b.n	8000cb6 <__udivmoddi4+0x24a>
 8000d10:	4660      	mov	r0, ip
 8000d12:	e78d      	b.n	8000c30 <__udivmoddi4+0x1c4>
 8000d14:	4681      	mov	r9, r0
 8000d16:	e7b9      	b.n	8000c8c <__udivmoddi4+0x220>
 8000d18:	4666      	mov	r6, ip
 8000d1a:	e775      	b.n	8000c08 <__udivmoddi4+0x19c>
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	e74a      	b.n	8000bb6 <__udivmoddi4+0x14a>
 8000d20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d24:	4439      	add	r1, r7
 8000d26:	e713      	b.n	8000b50 <__udivmoddi4+0xe4>
 8000d28:	3802      	subs	r0, #2
 8000d2a:	443c      	add	r4, r7
 8000d2c:	e724      	b.n	8000b78 <__udivmoddi4+0x10c>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_idiv0>:
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop

08000d34 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d3c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d40:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d013      	beq.n	8000d74 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000d4c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d50:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000d54:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d00b      	beq.n	8000d74 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000d5c:	e000      	b.n	8000d60 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000d5e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000d60:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d0f9      	beq.n	8000d5e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000d6a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000d74:	687b      	ldr	r3, [r7, #4]
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// For SWD debug port 0 printf()
int _write(int file, char *ptr, int len)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b086      	sub	sp, #24
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	60f8      	str	r0, [r7, #12]
 8000d8a:	60b9      	str	r1, [r7, #8]
 8000d8c:	607a      	str	r2, [r7, #4]
	int i=0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	e009      	b.n	8000dac <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	1c5a      	adds	r2, r3, #1
 8000d9c:	60ba      	str	r2, [r7, #8]
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ffc7 	bl	8000d34 <ITM_SendChar>
	for(i=0; i<len; i++)
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	3301      	adds	r3, #1
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	697a      	ldr	r2, [r7, #20]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	dbf1      	blt.n	8000d98 <_write+0x16>
	return len;
 8000db4:	687b      	ldr	r3, [r7, #4]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3718      	adds	r7, #24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc6:	f002 f85d 	bl	8002e84 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dca:	f000 f987 	bl	80010dc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dce:	f000 fc77 	bl	80016c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dd2:	f000 fc55 	bl	8001680 <MX_DMA_Init>
  MX_CAN1_Init();
 8000dd6:	f000 faf5 	bl	80013c4 <MX_CAN1_Init>
  MX_TIM1_Init();
 8000dda:	f000 fb99 	bl	8001510 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000dde:	f000 f9e7 	bl	80011b0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000de2:	f000 fa4f 	bl	8001284 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000de6:	f000 fa97 	bl	8001318 <MX_ADC3_Init>
  MX_SPI1_Init();
 8000dea:	f000 fb23 	bl	8001434 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000dee:	f000 fb59 	bl	80014a4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(10);
 8000df2:	200a      	movs	r0, #10
 8000df4:	f002 f8b8 	bl	8002f68 <HAL_Delay>
  printf("Actuator Firmware Version: %i\n",REV);
 8000df8:	2101      	movs	r1, #1
 8000dfa:	4892      	ldr	r0, [pc, #584]	; (8001044 <main+0x284>)
 8000dfc:	f006 fdd4 	bl	80079a8 <iprintf>
  HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f002 f8b1 	bl	8002f68 <HAL_Delay>

  /* Start ADCs */
  printf("Start ADC... ");
 8000e06:	4890      	ldr	r0, [pc, #576]	; (8001048 <main+0x288>)
 8000e08:	f006 fdce 	bl	80079a8 <iprintf>
  HAL_ADC_Start(&hadc1);
 8000e0c:	488f      	ldr	r0, [pc, #572]	; (800104c <main+0x28c>)
 8000e0e:	f002 f913 	bl	8003038 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8000e12:	488f      	ldr	r0, [pc, #572]	; (8001050 <main+0x290>)
 8000e14:	f002 f910 	bl	8003038 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc3,(uint32_t*)adc.DMA_Buff,3);
 8000e18:	2203      	movs	r2, #3
 8000e1a:	498e      	ldr	r1, [pc, #568]	; (8001054 <main+0x294>)
 8000e1c:	488e      	ldr	r0, [pc, #568]	; (8001058 <main+0x298>)
 8000e1e:	f002 fa69 	bl	80032f4 <HAL_ADC_Start_DMA>
  printf("Good\n");
 8000e22:	488e      	ldr	r0, [pc, #568]	; (800105c <main+0x29c>)
 8000e24:	f006 fe46 	bl	8007ab4 <puts>
  HAL_Delay(10);
 8000e28:	200a      	movs	r0, #10
 8000e2a:	f002 f89d 	bl	8002f68 <HAL_Delay>

  /* Startup Timers */
  printf("Start Timers... ");
 8000e2e:	488c      	ldr	r0, [pc, #560]	; (8001060 <main+0x2a0>)
 8000e30:	f006 fdba 	bl	80079a8 <iprintf>
  HAL_TIM_Base_Start_IT(&htim1);
 8000e34:	488b      	ldr	r0, [pc, #556]	; (8001064 <main+0x2a4>)
 8000e36:	f005 fd45 	bl	80068c4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, Phase_A_Ch);
 8000e3a:	2108      	movs	r1, #8
 8000e3c:	4889      	ldr	r0, [pc, #548]	; (8001064 <main+0x2a4>)
 8000e3e:	f005 fe0b 	bl	8006a58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, Phase_B_Ch);
 8000e42:	2100      	movs	r1, #0
 8000e44:	4887      	ldr	r0, [pc, #540]	; (8001064 <main+0x2a4>)
 8000e46:	f005 fe07 	bl	8006a58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, Phase_C_Ch);
 8000e4a:	2104      	movs	r1, #4
 8000e4c:	4885      	ldr	r0, [pc, #532]	; (8001064 <main+0x2a4>)
 8000e4e:	f005 fe03 	bl	8006a58 <HAL_TIM_PWM_Start>
  Set_PWM3(0,0,0);							// Set PWM channels to off
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	2000      	movs	r0, #0
 8000e58:	f000 ff76 	bl	8001d48 <Set_PWM3>
  printf("Good\n");
 8000e5c:	487f      	ldr	r0, [pc, #508]	; (800105c <main+0x29c>)
 8000e5e:	f006 fe29 	bl	8007ab4 <puts>
  HAL_Delay(10);
 8000e62:	200a      	movs	r0, #10
 8000e64:	f002 f880 	bl	8002f68 <HAL_Delay>
	  }
	  DRV_Zero_SO();						// Zero sense amps
	  printf("Good\n");
	  HAL_Delay(10);
  }else{
	  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, 0);	// Set enable of DRV chip low
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e6e:	487e      	ldr	r0, [pc, #504]	; (8001068 <main+0x2a8>)
 8000e70:	f004 fade 	bl	8005430 <HAL_GPIO_WritePin>
  }

  /* Check Encoder talks */
  printf("Start ENC... ");
 8000e74:	487d      	ldr	r0, [pc, #500]	; (800106c <main+0x2ac>)
 8000e76:	f006 fd97 	bl	80079a8 <iprintf>
  int Enc_Err = Read_Encoder_SPI_Ang(&enc.SPI_theta);	// read one value from encoders
 8000e7a:	487d      	ldr	r0, [pc, #500]	; (8001070 <main+0x2b0>)
 8000e7c:	f000 fec2 	bl	8001c04 <Read_Encoder_SPI_Ang>
 8000e80:	6078      	str	r0, [r7, #4]
  if(Enc_Err){								// if errors occurs,
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d005      	beq.n	8000e94 <main+0xd4>
	  printf("ENC Error: %i\n",Enc_Err);
 8000e88:	6879      	ldr	r1, [r7, #4]
 8000e8a:	487a      	ldr	r0, [pc, #488]	; (8001074 <main+0x2b4>)
 8000e8c:	f006 fd8c 	bl	80079a8 <iprintf>
	  Error_Handler();							// enter hardfault handler
 8000e90:	f001 fc6a 	bl	8002768 <Error_Handler>
  }
  enc.IIF_Counter = (int)(enc.SPI_theta /360.0f * 4095.0f);	// Zero encoder
 8000e94:	4b76      	ldr	r3, [pc, #472]	; (8001070 <main+0x2b0>)
 8000e96:	ed93 7a00 	vldr	s14, [r3]
 8000e9a:	eddf 6a77 	vldr	s13, [pc, #476]	; 8001078 <main+0x2b8>
 8000e9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ea2:	ed9f 7a76 	vldr	s14, [pc, #472]	; 800107c <main+0x2bc>
 8000ea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eae:	ee17 3a90 	vmov	r3, s15
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	4b6e      	ldr	r3, [pc, #440]	; (8001070 <main+0x2b0>)
 8000eb6:	809a      	strh	r2, [r3, #4]
  printf("Good\n");
 8000eb8:	4868      	ldr	r0, [pc, #416]	; (800105c <main+0x29c>)
 8000eba:	f006 fdfb 	bl	8007ab4 <puts>
  HAL_Delay(10);
 8000ebe:	200a      	movs	r0, #10
 8000ec0:	f002 f852 	bl	8002f68 <HAL_Delay>

  /* CAN setup */
  printf("Start CAN... ");
 8000ec4:	486e      	ldr	r0, [pc, #440]	; (8001080 <main+0x2c0>)
 8000ec6:	f006 fd6f 	bl	80079a8 <iprintf>
  // Config RX Filter
  can.filter.FilterActivation		= ENABLE;					// use filter or not
 8000eca:	4b6e      	ldr	r3, [pc, #440]	; (8001084 <main+0x2c4>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	669a      	str	r2, [r3, #104]	; 0x68
  can.filter.FilterBank				= 0;						// specifies which filter to be initialised
 8000ed0:	4b6c      	ldr	r3, [pc, #432]	; (8001084 <main+0x2c4>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	65da      	str	r2, [r3, #92]	; 0x5c
  can.filter.FilterFIFOAssignment	= CAN_RX_FIFO0;				// specifies which FIFO this is for
 8000ed6:	4b6b      	ldr	r3, [pc, #428]	; (8001084 <main+0x2c4>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	659a      	str	r2, [r3, #88]	; 0x58
  can.filter.FilterIdHigh			= CAN_RX_ID<<5;				// MSB for 32 bit / first  16 bit
 8000edc:	4b69      	ldr	r3, [pc, #420]	; (8001084 <main+0x2c4>)
 8000ede:	2220      	movs	r2, #32
 8000ee0:	649a      	str	r2, [r3, #72]	; 0x48
  can.filter.FilterIdLow			= 0x0000;					// LSB for 32 bit / second 16 bit
 8000ee2:	4b68      	ldr	r3, [pc, #416]	; (8001084 <main+0x2c4>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	64da      	str	r2, [r3, #76]	; 0x4c
  can.filter.FilterMaskIdHigh		= CAN_RX_ID<<5;				// MSB for 32 bit / first  16 bit
 8000ee8:	4b66      	ldr	r3, [pc, #408]	; (8001084 <main+0x2c4>)
 8000eea:	2220      	movs	r2, #32
 8000eec:	651a      	str	r2, [r3, #80]	; 0x50
  can.filter.FilterMaskIdLow		= 0x0000;					// LSB for 32 bit / second 16 bit
 8000eee:	4b65      	ldr	r3, [pc, #404]	; (8001084 <main+0x2c4>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	655a      	str	r2, [r3, #84]	; 0x54
  can.filter.FilterMode				= CAN_FILTERMODE_IDMASK;
 8000ef4:	4b63      	ldr	r3, [pc, #396]	; (8001084 <main+0x2c4>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	661a      	str	r2, [r3, #96]	; 0x60
  can.filter.FilterScale			= CAN_FILTERSCALE_32BIT;
 8000efa:	4b62      	ldr	r3, [pc, #392]	; (8001084 <main+0x2c4>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	665a      	str	r2, [r3, #100]	; 0x64
  can.filter.SlaveStartFilterBank	= 14;						// select filter for slave CAN to use
 8000f00:	4b60      	ldr	r3, [pc, #384]	; (8001084 <main+0x2c4>)
 8000f02:	220e      	movs	r2, #14
 8000f04:	66da      	str	r2, [r3, #108]	; 0x6c

  HAL_CAN_ConfigFilter(&hcan1, &can.filter);
 8000f06:	4960      	ldr	r1, [pc, #384]	; (8001088 <main+0x2c8>)
 8000f08:	4860      	ldr	r0, [pc, #384]	; (800108c <main+0x2cc>)
 8000f0a:	f002 ff11 	bl	8003d30 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan1);
 8000f0e:	485f      	ldr	r0, [pc, #380]	; (800108c <main+0x2cc>)
 8000f10:	f002 ffee 	bl	8003ef0 <HAL_CAN_Start>

  // Config TX
  can.tx_header.DLC 				= 6;			// Data length/bytes
 8000f14:	4b5b      	ldr	r3, [pc, #364]	; (8001084 <main+0x2c4>)
 8000f16:	2206      	movs	r2, #6
 8000f18:	639a      	str	r2, [r3, #56]	; 0x38
  can.tx_header.IDE					= CAN_ID_STD;	// standard ID
 8000f1a:	4b5a      	ldr	r3, [pc, #360]	; (8001084 <main+0x2c4>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	631a      	str	r2, [r3, #48]	; 0x30
  can.tx_header.RTR					= CAN_RTR_DATA;	// set data type to transmission
 8000f20:	4b58      	ldr	r3, [pc, #352]	; (8001084 <main+0x2c4>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	635a      	str	r2, [r3, #52]	; 0x34
  can.tx_header.StdId				= CAN_TX_ID;	// recipient CAN ID
 8000f26:	4b57      	ldr	r3, [pc, #348]	; (8001084 <main+0x2c4>)
 8000f28:	2202      	movs	r2, #2
 8000f2a:	629a      	str	r2, [r3, #40]	; 0x28
  can.tx_header.ExtId				= CAN_TX_ID;   	// recipient extended CAN ID
 8000f2c:	4b55      	ldr	r3, [pc, #340]	; (8001084 <main+0x2c4>)
 8000f2e:	2202      	movs	r2, #2
 8000f30:	62da      	str	r2, [r3, #44]	; 0x2c
  can.tx_header.TransmitGlobalTime	= DISABLE;
 8000f32:	4b54      	ldr	r3, [pc, #336]	; (8001084 <main+0x2c4>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  __HAL_CAN_ENABLE_IT(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING); // Start can interrupt
 8000f3a:	4b54      	ldr	r3, [pc, #336]	; (800108c <main+0x2cc>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	695a      	ldr	r2, [r3, #20]
 8000f40:	4b52      	ldr	r3, [pc, #328]	; (800108c <main+0x2cc>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f042 0202 	orr.w	r2, r2, #2
 8000f48:	615a      	str	r2, [r3, #20]
  printf("Good\n");
 8000f4a:	4844      	ldr	r0, [pc, #272]	; (800105c <main+0x29c>)
 8000f4c:	f006 fdb2 	bl	8007ab4 <puts>
  HAL_Delay(10);
 8000f50:	200a      	movs	r0, #10
 8000f52:	f002 f809 	bl	8002f68 <HAL_Delay>

  /* Setup ADC structure */
  adc.VDDA = 3.30f;
 8000f56:	4b4e      	ldr	r3, [pc, #312]	; (8001090 <main+0x2d0>)
 8000f58:	4a4e      	ldr	r2, [pc, #312]	; (8001094 <main+0x2d4>)
 8000f5a:	601a      	str	r2, [r3, #0]
  adc.V_bat_R_Top = 75.0f;
 8000f5c:	4b4c      	ldr	r3, [pc, #304]	; (8001090 <main+0x2d0>)
 8000f5e:	4a4e      	ldr	r2, [pc, #312]	; (8001098 <main+0x2d8>)
 8000f60:	619a      	str	r2, [r3, #24]
  adc.V_bat_R_Bot = 5.1f;
 8000f62:	4b4b      	ldr	r3, [pc, #300]	; (8001090 <main+0x2d0>)
 8000f64:	4a4d      	ldr	r2, [pc, #308]	; (800109c <main+0x2dc>)
 8000f66:	615a      	str	r2, [r3, #20]
  adc.Temp_V_Offset = 0.424f;
 8000f68:	4b49      	ldr	r3, [pc, #292]	; (8001090 <main+0x2d0>)
 8000f6a:	4a4d      	ldr	r2, [pc, #308]	; (80010a0 <main+0x2e0>)
 8000f6c:	621a      	str	r2, [r3, #32]
  adc.Temp_Slope = 0.00625f;
 8000f6e:	4b48      	ldr	r3, [pc, #288]	; (8001090 <main+0x2d0>)
 8000f70:	4a4c      	ldr	r2, [pc, #304]	; (80010a4 <main+0x2e4>)
 8000f72:	625a      	str	r2, [r3, #36]	; 0x24
  adc.R_Shunt_Res = 0.001f;
 8000f74:	4b46      	ldr	r3, [pc, #280]	; (8001090 <main+0x2d0>)
 8000f76:	4a4c      	ldr	r2, [pc, #304]	; (80010a8 <main+0x2e8>)
 8000f78:	639a      	str	r2, [r3, #56]	; 0x38
  adc.SO_Gain = 40.0f;
 8000f7a:	4b45      	ldr	r3, [pc, #276]	; (8001090 <main+0x2d0>)
 8000f7c:	2228      	movs	r2, #40	; 0x28
 8000f7e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Setup FOC structure*/
  foc.Pole_Pairs = 21.0f;
 8000f80:	4b4a      	ldr	r3, [pc, #296]	; (80010ac <main+0x2ec>)
 8000f82:	2215      	movs	r2, #21
 8000f84:	601a      	str	r2, [r3, #0]
  foc.dt = (float)(1.0f/(168.0f*1000000.0f/(htim1.Init.Period+1)/(htim1.Init.RepetitionCounter+1)));
 8000f86:	4b37      	ldr	r3, [pc, #220]	; (8001064 <main+0x2a4>)
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	ee07 3a90 	vmov	s15, r3
 8000f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f94:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80010b0 <main+0x2f0>
 8000f98:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000f9c:	4b31      	ldr	r3, [pc, #196]	; (8001064 <main+0x2a4>)
 8000f9e:	695b      	ldr	r3, [r3, #20]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	ee07 3a90 	vmov	s15, r3
 8000fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000fae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fb6:	4b3d      	ldr	r3, [pc, #244]	; (80010ac <main+0x2ec>)
 8000fb8:	edc3 7a01 	vstr	s15, [r3, #4]
  foc.PWM_Reg_Max = htim1.Init.Period;
 8000fbc:	4b29      	ldr	r3, [pc, #164]	; (8001064 <main+0x2a4>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	4b3a      	ldr	r3, [pc, #232]	; (80010ac <main+0x2ec>)
 8000fc4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Setup Filter structure */
  fil.i_k[0]    = 0.421f;	fil.i_k[1]    = 0.158f;
 8000fc8:	4b3a      	ldr	r3, [pc, #232]	; (80010b4 <main+0x2f4>)
 8000fca:	4a3b      	ldr	r2, [pc, #236]	; (80010b8 <main+0x2f8>)
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	4b39      	ldr	r3, [pc, #228]	; (80010b4 <main+0x2f4>)
 8000fd0:	4a3a      	ldr	r2, [pc, #232]	; (80010bc <main+0x2fc>)
 8000fd2:	605a      	str	r2, [r3, #4]
  fil.Misc_k[0] = 0.421f;	fil.Misc_k[1] = 0.158f;
 8000fd4:	4b37      	ldr	r3, [pc, #220]	; (80010b4 <main+0x2f4>)
 8000fd6:	4a38      	ldr	r2, [pc, #224]	; (80010b8 <main+0x2f8>)
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	4b36      	ldr	r3, [pc, #216]	; (80010b4 <main+0x2f4>)
 8000fdc:	4a37      	ldr	r2, [pc, #220]	; (80010bc <main+0x2fc>)
 8000fde:	60da      	str	r2, [r3, #12]

  printf("FOC Start\n");
 8000fe0:	4837      	ldr	r0, [pc, #220]	; (80010c0 <main+0x300>)
 8000fe2:	f006 fd67 	bl	8007ab4 <puts>
  HAL_Delay(10);
 8000fe6:	200a      	movs	r0, #10
 8000fe8:	f001 ffbe 	bl	8002f68 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* Heartbeat */
	  HAL_GPIO_WritePin(G_LED_GPIO_Port, G_LED_Pin, 1);
 8000fec:	2201      	movs	r2, #1
 8000fee:	2104      	movs	r1, #4
 8000ff0:	4834      	ldr	r0, [pc, #208]	; (80010c4 <main+0x304>)
 8000ff2:	f004 fa1d 	bl	8005430 <HAL_GPIO_WritePin>
	  // Read if there is an error
	  if(DRV_EN)
		  if(HAL_GPIO_ReadPin(DRV_FAULT_GPIO_Port, DRV_FAULT_Pin)==0)
			  DRV_Error();

	  ADC_Filter_Misc(adc.PVDD_Raw,adc.Temp_Raw,&adc.PVDD_Fil,&adc.Temp_Fil);	// Filter raw ADC PVDD and temp
 8000ff6:	4b26      	ldr	r3, [pc, #152]	; (8001090 <main+0x2d0>)
 8000ff8:	f9b3 002c 	ldrsh.w	r0, [r3, #44]	; 0x2c
 8000ffc:	4b24      	ldr	r3, [pc, #144]	; (8001090 <main+0x2d0>)
 8000ffe:	f9b3 102e 	ldrsh.w	r1, [r3, #46]	; 0x2e
 8001002:	4b31      	ldr	r3, [pc, #196]	; (80010c8 <main+0x308>)
 8001004:	4a31      	ldr	r2, [pc, #196]	; (80010cc <main+0x30c>)
 8001006:	f000 fd2f 	bl	8001a68 <ADC_Filter_Misc>
	  ADC_Norm_Misc(adc.PVDD_Fil,adc.Temp_Fil,&adc.PVDD,&adc.Temp);				// Normalise PVDD and temp
 800100a:	4b21      	ldr	r3, [pc, #132]	; (8001090 <main+0x2d0>)
 800100c:	f9b3 0034 	ldrsh.w	r0, [r3, #52]	; 0x34
 8001010:	4b1f      	ldr	r3, [pc, #124]	; (8001090 <main+0x2d0>)
 8001012:	f9b3 1036 	ldrsh.w	r1, [r3, #54]	; 0x36
 8001016:	4b2e      	ldr	r3, [pc, #184]	; (80010d0 <main+0x310>)
 8001018:	4a2e      	ldr	r2, [pc, #184]	; (80010d4 <main+0x314>)
 800101a:	f000 fda3 	bl	8001b64 <ADC_Norm_Misc>

	  printf("ENC IIF: %i\n",enc.IIF_Raw);
 800101e:	4b14      	ldr	r3, [pc, #80]	; (8001070 <main+0x2b0>)
 8001020:	8a1b      	ldrh	r3, [r3, #16]
 8001022:	4619      	mov	r1, r3
 8001024:	482c      	ldr	r0, [pc, #176]	; (80010d8 <main+0x318>)
 8001026:	f006 fcbf 	bl	80079a8 <iprintf>

	  HAL_Delay(50);
 800102a:	2032      	movs	r0, #50	; 0x32
 800102c:	f001 ff9c 	bl	8002f68 <HAL_Delay>

	  HAL_GPIO_WritePin(G_LED_GPIO_Port, G_LED_Pin, 0);
 8001030:	2200      	movs	r2, #0
 8001032:	2104      	movs	r1, #4
 8001034:	4823      	ldr	r0, [pc, #140]	; (80010c4 <main+0x304>)
 8001036:	f004 f9fb 	bl	8005430 <HAL_GPIO_WritePin>

	  HAL_Delay(50);
 800103a:	2032      	movs	r0, #50	; 0x32
 800103c:	f001 ff94 	bl	8002f68 <HAL_Delay>
	  HAL_GPIO_WritePin(G_LED_GPIO_Port, G_LED_Pin, 1);
 8001040:	e7d4      	b.n	8000fec <main+0x22c>
 8001042:	bf00      	nop
 8001044:	08008bb4 	.word	0x08008bb4
 8001048:	08008bd4 	.word	0x08008bd4
 800104c:	20000214 	.word	0x20000214
 8001050:	200000f8 	.word	0x200000f8
 8001054:	200002a8 	.word	0x200002a8
 8001058:	2000025c 	.word	0x2000025c
 800105c:	08008be4 	.word	0x08008be4
 8001060:	08008bec 	.word	0x08008bec
 8001064:	20000358 	.word	0x20000358
 8001068:	40020800 	.word	0x40020800
 800106c:	08008c00 	.word	0x08008c00
 8001070:	200001a0 	.word	0x200001a0
 8001074:	08008c10 	.word	0x08008c10
 8001078:	43b40000 	.word	0x43b40000
 800107c:	457ff000 	.word	0x457ff000
 8001080:	08008c20 	.word	0x08008c20
 8001084:	200002e8 	.word	0x200002e8
 8001088:	20000330 	.word	0x20000330
 800108c:	20000400 	.word	0x20000400
 8001090:	200002a4 	.word	0x200002a4
 8001094:	40533333 	.word	0x40533333
 8001098:	42960000 	.word	0x42960000
 800109c:	40a33333 	.word	0x40a33333
 80010a0:	3ed91687 	.word	0x3ed91687
 80010a4:	3bcccccd 	.word	0x3bcccccd
 80010a8:	3a83126f 	.word	0x3a83126f
 80010ac:	200001b8 	.word	0x200001b8
 80010b0:	4d2037a0 	.word	0x4d2037a0
 80010b4:	20000428 	.word	0x20000428
 80010b8:	3ed78d50 	.word	0x3ed78d50
 80010bc:	3e21cac1 	.word	0x3e21cac1
 80010c0:	08008c30 	.word	0x08008c30
 80010c4:	40020000 	.word	0x40020000
 80010c8:	200002da 	.word	0x200002da
 80010cc:	200002d8 	.word	0x200002d8
 80010d0:	200002c0 	.word	0x200002c0
 80010d4:	200002b4 	.word	0x200002b4
 80010d8:	08008c3c 	.word	0x08008c3c

080010dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b094      	sub	sp, #80	; 0x50
 80010e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e2:	f107 0320 	add.w	r3, r7, #32
 80010e6:	2230      	movs	r2, #48	; 0x30
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f006 fc54 	bl	8007998 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001100:	2300      	movs	r3, #0
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	4b28      	ldr	r3, [pc, #160]	; (80011a8 <SystemClock_Config+0xcc>)
 8001106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001108:	4a27      	ldr	r2, [pc, #156]	; (80011a8 <SystemClock_Config+0xcc>)
 800110a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800110e:	6413      	str	r3, [r2, #64]	; 0x40
 8001110:	4b25      	ldr	r3, [pc, #148]	; (80011a8 <SystemClock_Config+0xcc>)
 8001112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800111c:	2300      	movs	r3, #0
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <SystemClock_Config+0xd0>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a21      	ldr	r2, [pc, #132]	; (80011ac <SystemClock_Config+0xd0>)
 8001126:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <SystemClock_Config+0xd0>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001138:	2301      	movs	r3, #1
 800113a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800113c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001142:	2302      	movs	r3, #2
 8001144:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001146:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800114a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 800114c:	2306      	movs	r3, #6
 800114e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001150:	23a8      	movs	r3, #168	; 0xa8
 8001152:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001154:	2302      	movs	r3, #2
 8001156:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001158:	2304      	movs	r3, #4
 800115a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115c:	f107 0320 	add.w	r3, r7, #32
 8001160:	4618      	mov	r0, r3
 8001162:	f004 f9a3 	bl	80054ac <HAL_RCC_OscConfig>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800116c:	f001 fafc 	bl	8002768 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001170:	230f      	movs	r3, #15
 8001172:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001174:	2302      	movs	r3, #2
 8001176:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800117c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001180:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001186:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	2105      	movs	r1, #5
 800118e:	4618      	mov	r0, r3
 8001190:	f004 fc04 	bl	800599c <HAL_RCC_ClockConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800119a:	f001 fae5 	bl	8002768 <Error_Handler>
  }
}
 800119e:	bf00      	nop
 80011a0:	3750      	adds	r7, #80	; 0x50
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40007000 	.word	0x40007000

080011b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011ce:	4b2a      	ldr	r3, [pc, #168]	; (8001278 <MX_ADC1_Init+0xc8>)
 80011d0:	4a2a      	ldr	r2, [pc, #168]	; (800127c <MX_ADC1_Init+0xcc>)
 80011d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011d4:	4b28      	ldr	r3, [pc, #160]	; (8001278 <MX_ADC1_Init+0xc8>)
 80011d6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011dc:	4b26      	ldr	r3, [pc, #152]	; (8001278 <MX_ADC1_Init+0xc8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80011e2:	4b25      	ldr	r3, [pc, #148]	; (8001278 <MX_ADC1_Init+0xc8>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011e8:	4b23      	ldr	r3, [pc, #140]	; (8001278 <MX_ADC1_Init+0xc8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ee:	4b22      	ldr	r3, [pc, #136]	; (8001278 <MX_ADC1_Init+0xc8>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011f6:	4b20      	ldr	r3, [pc, #128]	; (8001278 <MX_ADC1_Init+0xc8>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011fc:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <MX_ADC1_Init+0xc8>)
 80011fe:	4a20      	ldr	r2, [pc, #128]	; (8001280 <MX_ADC1_Init+0xd0>)
 8001200:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001202:	4b1d      	ldr	r3, [pc, #116]	; (8001278 <MX_ADC1_Init+0xc8>)
 8001204:	2200      	movs	r2, #0
 8001206:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <MX_ADC1_Init+0xc8>)
 800120a:	2201      	movs	r2, #1
 800120c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800120e:	4b1a      	ldr	r3, [pc, #104]	; (8001278 <MX_ADC1_Init+0xc8>)
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001216:	4b18      	ldr	r3, [pc, #96]	; (8001278 <MX_ADC1_Init+0xc8>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800121c:	4816      	ldr	r0, [pc, #88]	; (8001278 <MX_ADC1_Init+0xc8>)
 800121e:	f001 fec7 	bl	8002fb0 <HAL_ADC_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8001228:	f001 fa9e 	bl	8002768 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 800122c:	2316      	movs	r3, #22
 800122e:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 8001230:	2300      	movs	r3, #0
 8001232:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	480e      	ldr	r0, [pc, #56]	; (8001278 <MX_ADC1_Init+0xc8>)
 8001240:	f002 fc34 	bl	8003aac <HAL_ADCEx_MultiModeConfigChannel>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800124a:	f001 fa8d 	bl	8002768 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800124e:	2308      	movs	r3, #8
 8001250:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 8001252:	2301      	movs	r3, #1
 8001254:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001256:	2302      	movs	r3, #2
 8001258:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	4619      	mov	r1, r3
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <MX_ADC1_Init+0xc8>)
 8001260:	f002 f984 	bl	800356c <HAL_ADC_ConfigChannel>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 800126a:	f001 fa7d 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	3720      	adds	r7, #32
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000214 	.word	0x20000214
 800127c:	40012000 	.word	0x40012000
 8001280:	0f000001 	.word	0x0f000001

08001284 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800128a:	463b      	mov	r3, r7
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001296:	4b1e      	ldr	r3, [pc, #120]	; (8001310 <MX_ADC2_Init+0x8c>)
 8001298:	4a1e      	ldr	r2, [pc, #120]	; (8001314 <MX_ADC2_Init+0x90>)
 800129a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800129c:	4b1c      	ldr	r3, [pc, #112]	; (8001310 <MX_ADC2_Init+0x8c>)
 800129e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012a2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80012a4:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80012aa:	4b19      	ldr	r3, [pc, #100]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80012b0:	4b17      	ldr	r3, [pc, #92]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80012b6:	4b16      	ldr	r3, [pc, #88]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012be:	4b14      	ldr	r3, [pc, #80]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80012c4:	4b12      	ldr	r3, [pc, #72]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80012ca:	4b11      	ldr	r3, [pc, #68]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80012d2:	4b0f      	ldr	r3, [pc, #60]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80012d8:	480d      	ldr	r0, [pc, #52]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012da:	f001 fe69 	bl	8002fb0 <HAL_ADC_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_ADC2_Init+0x64>
  {
    Error_Handler();
 80012e4:	f001 fa40 	bl	8002768 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80012e8:	230f      	movs	r3, #15
 80012ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012ec:	2301      	movs	r3, #1
 80012ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80012f0:	2302      	movs	r3, #2
 80012f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012f4:	463b      	mov	r3, r7
 80012f6:	4619      	mov	r1, r3
 80012f8:	4805      	ldr	r0, [pc, #20]	; (8001310 <MX_ADC2_Init+0x8c>)
 80012fa:	f002 f937 	bl	800356c <HAL_ADC_ConfigChannel>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 8001304:	f001 fa30 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	3710      	adds	r7, #16
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	200000f8 	.word	0x200000f8
 8001314:	40012100 	.word	0x40012100

08001318 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800131e:	463b      	mov	r3, r7
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800132a:	4b24      	ldr	r3, [pc, #144]	; (80013bc <MX_ADC3_Init+0xa4>)
 800132c:	4a24      	ldr	r2, [pc, #144]	; (80013c0 <MX_ADC3_Init+0xa8>)
 800132e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001330:	4b22      	ldr	r3, [pc, #136]	; (80013bc <MX_ADC3_Init+0xa4>)
 8001332:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001336:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001338:	4b20      	ldr	r3, [pc, #128]	; (80013bc <MX_ADC3_Init+0xa4>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 800133e:	4b1f      	ldr	r3, [pc, #124]	; (80013bc <MX_ADC3_Init+0xa4>)
 8001340:	2201      	movs	r2, #1
 8001342:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001344:	4b1d      	ldr	r3, [pc, #116]	; (80013bc <MX_ADC3_Init+0xa4>)
 8001346:	2200      	movs	r2, #0
 8001348:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800134a:	4b1c      	ldr	r3, [pc, #112]	; (80013bc <MX_ADC3_Init+0xa4>)
 800134c:	2200      	movs	r2, #0
 800134e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001352:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <MX_ADC3_Init+0xa4>)
 8001354:	2200      	movs	r2, #0
 8001356:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 2;
 8001358:	4b18      	ldr	r3, [pc, #96]	; (80013bc <MX_ADC3_Init+0xa4>)
 800135a:	2202      	movs	r2, #2
 800135c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800135e:	4b17      	ldr	r3, [pc, #92]	; (80013bc <MX_ADC3_Init+0xa4>)
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <MX_ADC3_Init+0xa4>)
 8001368:	2200      	movs	r2, #0
 800136a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800136c:	4813      	ldr	r0, [pc, #76]	; (80013bc <MX_ADC3_Init+0xa4>)
 800136e:	f001 fe1f 	bl	8002fb0 <HAL_ADC_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_ADC3_Init+0x64>
  {
    Error_Handler();
 8001378:	f001 f9f6 	bl	8002768 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800137c:	2303      	movs	r3, #3
 800137e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001380:	2301      	movs	r3, #1
 8001382:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001384:	2302      	movs	r3, #2
 8001386:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001388:	463b      	mov	r3, r7
 800138a:	4619      	mov	r1, r3
 800138c:	480b      	ldr	r0, [pc, #44]	; (80013bc <MX_ADC3_Init+0xa4>)
 800138e:	f002 f8ed 	bl	800356c <HAL_ADC_ConfigChannel>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8001398:	f001 f9e6 	bl	8002768 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 800139c:	2302      	movs	r3, #2
 800139e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013a0:	463b      	mov	r3, r7
 80013a2:	4619      	mov	r1, r3
 80013a4:	4805      	ldr	r0, [pc, #20]	; (80013bc <MX_ADC3_Init+0xa4>)
 80013a6:	f002 f8e1 	bl	800356c <HAL_ADC_ConfigChannel>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_ADC3_Init+0x9c>
  {
    Error_Handler();
 80013b0:	f001 f9da 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	2000025c 	.word	0x2000025c
 80013c0:	40012200 	.word	0x40012200

080013c4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80013c8:	4b18      	ldr	r3, [pc, #96]	; (800142c <MX_CAN1_Init+0x68>)
 80013ca:	4a19      	ldr	r2, [pc, #100]	; (8001430 <MX_CAN1_Init+0x6c>)
 80013cc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
 80013ce:	4b17      	ldr	r3, [pc, #92]	; (800142c <MX_CAN1_Init+0x68>)
 80013d0:	2207      	movs	r2, #7
 80013d2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 80013d4:	4b15      	ldr	r3, [pc, #84]	; (800142c <MX_CAN1_Init+0x68>)
 80013d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013da:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013dc:	4b13      	ldr	r3, [pc, #76]	; (800142c <MX_CAN1_Init+0x68>)
 80013de:	2200      	movs	r2, #0
 80013e0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80013e2:	4b12      	ldr	r3, [pc, #72]	; (800142c <MX_CAN1_Init+0x68>)
 80013e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013e8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80013ea:	4b10      	ldr	r3, [pc, #64]	; (800142c <MX_CAN1_Init+0x68>)
 80013ec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80013f0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	; (800142c <MX_CAN1_Init+0x68>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <MX_CAN1_Init+0x68>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80013fe:	4b0b      	ldr	r3, [pc, #44]	; (800142c <MX_CAN1_Init+0x68>)
 8001400:	2200      	movs	r2, #0
 8001402:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001404:	4b09      	ldr	r3, [pc, #36]	; (800142c <MX_CAN1_Init+0x68>)
 8001406:	2200      	movs	r2, #0
 8001408:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800140a:	4b08      	ldr	r3, [pc, #32]	; (800142c <MX_CAN1_Init+0x68>)
 800140c:	2200      	movs	r2, #0
 800140e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001410:	4b06      	ldr	r3, [pc, #24]	; (800142c <MX_CAN1_Init+0x68>)
 8001412:	2200      	movs	r2, #0
 8001414:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001416:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_CAN1_Init+0x68>)
 8001418:	f002 fb8e 	bl	8003b38 <HAL_CAN_Init>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001422:	f001 f9a1 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000400 	.word	0x20000400
 8001430:	40006400 	.word	0x40006400

08001434 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001438:	4b18      	ldr	r3, [pc, #96]	; (800149c <MX_SPI1_Init+0x68>)
 800143a:	4a19      	ldr	r2, [pc, #100]	; (80014a0 <MX_SPI1_Init+0x6c>)
 800143c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800143e:	4b17      	ldr	r3, [pc, #92]	; (800149c <MX_SPI1_Init+0x68>)
 8001440:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001444:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001446:	4b15      	ldr	r3, [pc, #84]	; (800149c <MX_SPI1_Init+0x68>)
 8001448:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800144c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800144e:	4b13      	ldr	r3, [pc, #76]	; (800149c <MX_SPI1_Init+0x68>)
 8001450:	2200      	movs	r2, #0
 8001452:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <MX_SPI1_Init+0x68>)
 8001456:	2200      	movs	r2, #0
 8001458:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <MX_SPI1_Init+0x68>)
 800145c:	2201      	movs	r2, #1
 800145e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <MX_SPI1_Init+0x68>)
 8001462:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001466:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MX_SPI1_Init+0x68>)
 800146a:	2210      	movs	r2, #16
 800146c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <MX_SPI1_Init+0x68>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_SPI1_Init+0x68>)
 8001476:	2200      	movs	r2, #0
 8001478:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <MX_SPI1_Init+0x68>)
 800147c:	2200      	movs	r2, #0
 800147e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <MX_SPI1_Init+0x68>)
 8001482:	220a      	movs	r2, #10
 8001484:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_SPI1_Init+0x68>)
 8001488:	f004 fc24 	bl	8005cd4 <HAL_SPI_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001492:	f001 f969 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	200003a0 	.word	0x200003a0
 80014a0:	40013000 	.word	0x40013000

080014a4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_SPI2_Init+0x64>)
 80014aa:	4a18      	ldr	r2, [pc, #96]	; (800150c <MX_SPI2_Init+0x68>)
 80014ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <MX_SPI2_Init+0x64>)
 80014b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014b6:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_SPI2_Init+0x64>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <MX_SPI2_Init+0x64>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014c2:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_SPI2_Init+0x64>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_SPI2_Init+0x64>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <MX_SPI2_Init+0x64>)
 80014d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <MX_SPI2_Init+0x64>)
 80014d8:	2208      	movs	r2, #8
 80014da:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <MX_SPI2_Init+0x64>)
 80014de:	2200      	movs	r2, #0
 80014e0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MX_SPI2_Init+0x64>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <MX_SPI2_Init+0x64>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <MX_SPI2_Init+0x64>)
 80014f0:	220a      	movs	r2, #10
 80014f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014f4:	4804      	ldr	r0, [pc, #16]	; (8001508 <MX_SPI2_Init+0x64>)
 80014f6:	f004 fbed 	bl	8005cd4 <HAL_SPI_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001500:	f001 f932 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	200000a0 	.word	0x200000a0
 800150c:	40003800 	.word	0x40003800

08001510 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b096      	sub	sp, #88	; 0x58
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001516:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001524:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800152e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	60da      	str	r2, [r3, #12]
 800153c:	611a      	str	r2, [r3, #16]
 800153e:	615a      	str	r2, [r3, #20]
 8001540:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	2220      	movs	r2, #32
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f006 fa25 	bl	8007998 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800154e:	4b4a      	ldr	r3, [pc, #296]	; (8001678 <MX_TIM1_Init+0x168>)
 8001550:	4a4a      	ldr	r2, [pc, #296]	; (800167c <MX_TIM1_Init+0x16c>)
 8001552:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001554:	4b48      	ldr	r3, [pc, #288]	; (8001678 <MX_TIM1_Init+0x168>)
 8001556:	2200      	movs	r2, #0
 8001558:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800155a:	4b47      	ldr	r3, [pc, #284]	; (8001678 <MX_TIM1_Init+0x168>)
 800155c:	2220      	movs	r2, #32
 800155e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4200-1;
 8001560:	4b45      	ldr	r3, [pc, #276]	; (8001678 <MX_TIM1_Init+0x168>)
 8001562:	f241 0267 	movw	r2, #4199	; 0x1067
 8001566:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001568:	4b43      	ldr	r3, [pc, #268]	; (8001678 <MX_TIM1_Init+0x168>)
 800156a:	2200      	movs	r2, #0
 800156c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 3;
 800156e:	4b42      	ldr	r3, [pc, #264]	; (8001678 <MX_TIM1_Init+0x168>)
 8001570:	2203      	movs	r2, #3
 8001572:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001574:	4b40      	ldr	r3, [pc, #256]	; (8001678 <MX_TIM1_Init+0x168>)
 8001576:	2280      	movs	r2, #128	; 0x80
 8001578:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800157a:	483f      	ldr	r0, [pc, #252]	; (8001678 <MX_TIM1_Init+0x168>)
 800157c:	f005 f952 	bl	8006824 <HAL_TIM_Base_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001586:	f001 f8ef 	bl	8002768 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800158a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800158e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001590:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001594:	4619      	mov	r1, r3
 8001596:	4838      	ldr	r0, [pc, #224]	; (8001678 <MX_TIM1_Init+0x168>)
 8001598:	f005 fcec 	bl	8006f74 <HAL_TIM_ConfigClockSource>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015a2:	f001 f8e1 	bl	8002768 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015a6:	4834      	ldr	r0, [pc, #208]	; (8001678 <MX_TIM1_Init+0x168>)
 80015a8:	f005 f9fc 	bl	80069a4 <HAL_TIM_PWM_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80015b2:	f001 f8d9 	bl	8002768 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b6:	2300      	movs	r3, #0
 80015b8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ba:	2300      	movs	r3, #0
 80015bc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015c2:	4619      	mov	r1, r3
 80015c4:	482c      	ldr	r0, [pc, #176]	; (8001678 <MX_TIM1_Init+0x168>)
 80015c6:	f006 f8db 	bl	8007780 <HAL_TIMEx_MasterConfigSynchronization>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80015d0:	f001 f8ca 	bl	8002768 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80015d4:	2370      	movs	r3, #112	; 0x70
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80015d8:	2300      	movs	r3, #0
 80015da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015dc:	2300      	movs	r3, #0
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015e0:	2300      	movs	r3, #0
 80015e2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015e8:	2300      	movs	r3, #0
 80015ea:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015ec:	2300      	movs	r3, #0
 80015ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015f4:	2200      	movs	r2, #0
 80015f6:	4619      	mov	r1, r3
 80015f8:	481f      	ldr	r0, [pc, #124]	; (8001678 <MX_TIM1_Init+0x168>)
 80015fa:	f005 fbfd 	bl	8006df8 <HAL_TIM_PWM_ConfigChannel>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001604:	f001 f8b0 	bl	8002768 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001608:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160c:	2204      	movs	r2, #4
 800160e:	4619      	mov	r1, r3
 8001610:	4819      	ldr	r0, [pc, #100]	; (8001678 <MX_TIM1_Init+0x168>)
 8001612:	f005 fbf1 	bl	8006df8 <HAL_TIM_PWM_ConfigChannel>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800161c:	f001 f8a4 	bl	8002768 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001620:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001624:	2208      	movs	r2, #8
 8001626:	4619      	mov	r1, r3
 8001628:	4813      	ldr	r0, [pc, #76]	; (8001678 <MX_TIM1_Init+0x168>)
 800162a:	f005 fbe5 	bl	8006df8 <HAL_TIM_PWM_ConfigChannel>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001634:	f001 f898 	bl	8002768 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001638:	2300      	movs	r3, #0
 800163a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001640:	2300      	movs	r3, #0
 8001642:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001644:	2300      	movs	r3, #0
 8001646:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800164c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001650:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001652:	2300      	movs	r3, #0
 8001654:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	4619      	mov	r1, r3
 800165a:	4807      	ldr	r0, [pc, #28]	; (8001678 <MX_TIM1_Init+0x168>)
 800165c:	f006 f90c 	bl	8007878 <HAL_TIMEx_ConfigBreakDeadTime>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001666:	f001 f87f 	bl	8002768 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800166a:	4803      	ldr	r0, [pc, #12]	; (8001678 <MX_TIM1_Init+0x168>)
 800166c:	f001 fab6 	bl	8002bdc <HAL_TIM_MspPostInit>

}
 8001670:	bf00      	nop
 8001672:	3758      	adds	r7, #88	; 0x58
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000358 	.word	0x20000358
 800167c:	40010000 	.word	0x40010000

08001680 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <MX_DMA_Init+0x3c>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	4a0b      	ldr	r2, [pc, #44]	; (80016bc <MX_DMA_Init+0x3c>)
 8001690:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001694:	6313      	str	r3, [r2, #48]	; 0x30
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <MX_DMA_Init+0x3c>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2100      	movs	r1, #0
 80016a6:	2038      	movs	r0, #56	; 0x38
 80016a8:	f003 f967 	bl	800497a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016ac:	2038      	movs	r0, #56	; 0x38
 80016ae:	f003 f980 	bl	80049b2 <HAL_NVIC_EnableIRQ>

}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40023800 	.word	0x40023800

080016c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b08a      	sub	sp, #40	; 0x28
 80016c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c6:	f107 0314 	add.w	r3, r7, #20
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
 80016d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	4b59      	ldr	r3, [pc, #356]	; (8001840 <MX_GPIO_Init+0x180>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	4a58      	ldr	r2, [pc, #352]	; (8001840 <MX_GPIO_Init+0x180>)
 80016e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e4:	6313      	str	r3, [r2, #48]	; 0x30
 80016e6:	4b56      	ldr	r3, [pc, #344]	; (8001840 <MX_GPIO_Init+0x180>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ee:	613b      	str	r3, [r7, #16]
 80016f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	4b52      	ldr	r3, [pc, #328]	; (8001840 <MX_GPIO_Init+0x180>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	4a51      	ldr	r2, [pc, #324]	; (8001840 <MX_GPIO_Init+0x180>)
 80016fc:	f043 0304 	orr.w	r3, r3, #4
 8001700:	6313      	str	r3, [r2, #48]	; 0x30
 8001702:	4b4f      	ldr	r3, [pc, #316]	; (8001840 <MX_GPIO_Init+0x180>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	4b4b      	ldr	r3, [pc, #300]	; (8001840 <MX_GPIO_Init+0x180>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	4a4a      	ldr	r2, [pc, #296]	; (8001840 <MX_GPIO_Init+0x180>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6313      	str	r3, [r2, #48]	; 0x30
 800171e:	4b48      	ldr	r3, [pc, #288]	; (8001840 <MX_GPIO_Init+0x180>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	607b      	str	r3, [r7, #4]
 800172e:	4b44      	ldr	r3, [pc, #272]	; (8001840 <MX_GPIO_Init+0x180>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	4a43      	ldr	r2, [pc, #268]	; (8001840 <MX_GPIO_Init+0x180>)
 8001734:	f043 0302 	orr.w	r3, r3, #2
 8001738:	6313      	str	r3, [r2, #48]	; 0x30
 800173a:	4b41      	ldr	r3, [pc, #260]	; (8001840 <MX_GPIO_Init+0x180>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	603b      	str	r3, [r7, #0]
 800174a:	4b3d      	ldr	r3, [pc, #244]	; (8001840 <MX_GPIO_Init+0x180>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	4a3c      	ldr	r2, [pc, #240]	; (8001840 <MX_GPIO_Init+0x180>)
 8001750:	f043 0308 	orr.w	r3, r3, #8
 8001754:	6313      	str	r3, [r2, #48]	; 0x30
 8001756:	4b3a      	ldr	r3, [pc, #232]	; (8001840 <MX_GPIO_Init+0x180>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	f003 0308 	and.w	r3, r3, #8
 800175e:	603b      	str	r3, [r7, #0]
 8001760:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Y_LED_Pin|G_LED_Pin, GPIO_PIN_RESET);
 8001762:	2200      	movs	r2, #0
 8001764:	2106      	movs	r1, #6
 8001766:	4837      	ldr	r0, [pc, #220]	; (8001844 <MX_GPIO_Init+0x184>)
 8001768:	f003 fe62 	bl	8005430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800176c:	2200      	movs	r2, #0
 800176e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001772:	4835      	ldr	r0, [pc, #212]	; (8001848 <MX_GPIO_Init+0x188>)
 8001774:	f003 fe5c 	bl	8005430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 8001778:	2200      	movs	r2, #0
 800177a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800177e:	4833      	ldr	r0, [pc, #204]	; (800184c <MX_GPIO_Init+0x18c>)
 8001780:	f003 fe56 	bl	8005430 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Y_LED_Pin G_LED_Pin */
  GPIO_InitStruct.Pin = Y_LED_Pin|G_LED_Pin;
 8001784:	2306      	movs	r3, #6
 8001786:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001788:	2301      	movs	r3, #1
 800178a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001790:	2300      	movs	r3, #0
 8001792:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	482a      	ldr	r0, [pc, #168]	; (8001844 <MX_GPIO_Init+0x184>)
 800179c:	f003 fc94 	bl	80050c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IF_A_Pin */
  GPIO_InitStruct.Pin = IF_A_Pin;
 80017a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IF_A_GPIO_Port, &GPIO_InitStruct);
 80017ae:	f107 0314 	add.w	r3, r7, #20
 80017b2:	4619      	mov	r1, r3
 80017b4:	4824      	ldr	r0, [pc, #144]	; (8001848 <MX_GPIO_Init+0x188>)
 80017b6:	f003 fc87 	bl	80050c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80017ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c0:	2301      	movs	r3, #1
 80017c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017c4:	2301      	movs	r3, #1
 80017c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80017c8:	2301      	movs	r3, #1
 80017ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	481d      	ldr	r0, [pc, #116]	; (8001848 <MX_GPIO_Init+0x188>)
 80017d4:	f003 fc78 	bl	80050c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IF_B_Pin */
  GPIO_InitStruct.Pin = IF_B_Pin;
 80017d8:	2340      	movs	r3, #64	; 0x40
 80017da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017dc:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <MX_GPIO_Init+0x190>)
 80017de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IF_B_GPIO_Port, &GPIO_InitStruct);
 80017e4:	f107 0314 	add.w	r3, r7, #20
 80017e8:	4619      	mov	r1, r3
 80017ea:	4818      	ldr	r0, [pc, #96]	; (800184c <MX_GPIO_Init+0x18c>)
 80017ec:	f003 fc6c 	bl	80050c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_EN_Pin */
  GPIO_InitStruct.Pin = DRV_EN_Pin;
 80017f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f6:	2301      	movs	r3, #1
 80017f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fe:	2300      	movs	r3, #0
 8001800:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV_EN_GPIO_Port, &GPIO_InitStruct);
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	4619      	mov	r1, r3
 8001808:	4810      	ldr	r0, [pc, #64]	; (800184c <MX_GPIO_Init+0x18c>)
 800180a:	f003 fc5d 	bl	80050c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_FAULT_Pin */
  GPIO_InitStruct.Pin = DRV_FAULT_Pin;
 800180e:	2304      	movs	r3, #4
 8001810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001812:	2300      	movs	r3, #0
 8001814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001816:	2301      	movs	r3, #1
 8001818:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_FAULT_GPIO_Port, &GPIO_InitStruct);
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	4619      	mov	r1, r3
 8001820:	480c      	ldr	r0, [pc, #48]	; (8001854 <MX_GPIO_Init+0x194>)
 8001822:	f003 fc51 	bl	80050c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2100      	movs	r1, #0
 800182a:	2017      	movs	r0, #23
 800182c:	f003 f8a5 	bl	800497a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001830:	2017      	movs	r0, #23
 8001832:	f003 f8be 	bl	80049b2 <HAL_NVIC_EnableIRQ>

}
 8001836:	bf00      	nop
 8001838:	3728      	adds	r7, #40	; 0x28
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40023800 	.word	0x40023800
 8001844:	40020000 	.word	0x40020000
 8001848:	40020400 	.word	0x40020400
 800184c:	40020800 	.word	0x40020800
 8001850:	10110000 	.word	0x10110000
 8001854:	40020c00 	.word	0x40020c00

08001858 <ADC_Get_Raw>:
		output[count] = input[i];		// Set the output[count] as input[i]
	}
}
// Read ADCs
void  ADC_Get_Raw    (int16_t*i_a_Raw, int16_t*i_b_Raw, int16_t*PVDD_Raw, int16_t*Temp_Raw)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
 8001864:	603b      	str	r3, [r7, #0]
	HAL_ADC_Start(&hadc1);
 8001866:	4811      	ldr	r0, [pc, #68]	; (80018ac <ADC_Get_Raw+0x54>)
 8001868:	f001 fbe6 	bl	8003038 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 800186c:	2101      	movs	r1, #1
 800186e:	480f      	ldr	r0, [pc, #60]	; (80018ac <ADC_Get_Raw+0x54>)
 8001870:	f001 fcb4 	bl	80031dc <HAL_ADC_PollForConversion>

	*i_a_Raw	= HAL_ADC_GetValue(&hadc1);
 8001874:	480d      	ldr	r0, [pc, #52]	; (80018ac <ADC_Get_Raw+0x54>)
 8001876:	f001 fe4d 	bl	8003514 <HAL_ADC_GetValue>
 800187a:	4603      	mov	r3, r0
 800187c:	b21a      	sxth	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	801a      	strh	r2, [r3, #0]
	*i_b_Raw	= HAL_ADC_GetValue(&hadc2);
 8001882:	480b      	ldr	r0, [pc, #44]	; (80018b0 <ADC_Get_Raw+0x58>)
 8001884:	f001 fe46 	bl	8003514 <HAL_ADC_GetValue>
 8001888:	4603      	mov	r3, r0
 800188a:	b21a      	sxth	r2, r3
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	801a      	strh	r2, [r3, #0]
	*PVDD_Raw	= adc.DMA_Buff[0];
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <ADC_Get_Raw+0x5c>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	b21a      	sxth	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	801a      	strh	r2, [r3, #0]
	*Temp_Raw	= adc.DMA_Buff[1];
 800189a:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <ADC_Get_Raw+0x5c>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	b21a      	sxth	r2, r3
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	801a      	strh	r2, [r3, #0]
}
 80018a4:	bf00      	nop
 80018a6:	3710      	adds	r7, #16
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20000214 	.word	0x20000214
 80018b0:	200000f8 	.word	0x200000f8
 80018b4:	200002a4 	.word	0x200002a4

080018b8 <ADC_Filter_Curr>:
void  ADC_Filter_Curr(int16_t i_a_Raw, int16_t i_b_Raw, int16_t*i_a_Fil, int16_t*i_b_Fil)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60ba      	str	r2, [r7, #8]
 80018c0:	607b      	str	r3, [r7, #4]
 80018c2:	4603      	mov	r3, r0
 80018c4:	81fb      	strh	r3, [r7, #14]
 80018c6:	460b      	mov	r3, r1
 80018c8:	81bb      	strh	r3, [r7, #12]
	// Filter
	*i_a_Fil = fil.i_k[0]*i_a_Raw + fil.i_k[0]*fil.i_a_Pre + fil.i_k[1]*fil.i_a_Pre_Fil;
 80018ca:	4b39      	ldr	r3, [pc, #228]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 80018cc:	ed93 7a00 	vldr	s14, [r3]
 80018d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018d4:	ee07 3a90 	vmov	s15, r3
 80018d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018e0:	4b33      	ldr	r3, [pc, #204]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 80018e2:	edd3 6a00 	vldr	s13, [r3]
 80018e6:	4b32      	ldr	r3, [pc, #200]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 80018e8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80018ec:	ee07 3a90 	vmov	s15, r3
 80018f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018fc:	4b2c      	ldr	r3, [pc, #176]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 80018fe:	edd3 6a01 	vldr	s13, [r3, #4]
 8001902:	4b2b      	ldr	r3, [pc, #172]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 8001904:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001908:	ee07 3a90 	vmov	s15, r3
 800190c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001910:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001918:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800191c:	ee17 3a90 	vmov	r3, s15
 8001920:	b21a      	sxth	r2, r3
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	801a      	strh	r2, [r3, #0]
	*i_b_Fil = fil.i_k[0]*i_b_Raw + fil.i_k[0]*fil.i_b_Pre + fil.i_k[1]*fil.i_b_Pre_Fil;
 8001926:	4b22      	ldr	r3, [pc, #136]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 8001928:	ed93 7a00 	vldr	s14, [r3]
 800192c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001930:	ee07 3a90 	vmov	s15, r3
 8001934:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001938:	ee27 7a27 	vmul.f32	s14, s14, s15
 800193c:	4b1c      	ldr	r3, [pc, #112]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 800193e:	edd3 6a00 	vldr	s13, [r3]
 8001942:	4b1b      	ldr	r3, [pc, #108]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 8001944:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001948:	ee07 3a90 	vmov	s15, r3
 800194c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001950:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001954:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001958:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 800195a:	edd3 6a01 	vldr	s13, [r3, #4]
 800195e:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 8001960:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001964:	ee07 3a90 	vmov	s15, r3
 8001968:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800196c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001970:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001974:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001978:	ee17 3a90 	vmov	r3, s15
 800197c:	b21a      	sxth	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	801a      	strh	r2, [r3, #0]

	// Now store current values as previous values
	fil.i_a_Pre = i_a_Raw;
 8001982:	4a0b      	ldr	r2, [pc, #44]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 8001984:	89fb      	ldrh	r3, [r7, #14]
 8001986:	8213      	strh	r3, [r2, #16]
	fil.i_b_Pre = i_b_Raw;
 8001988:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 800198a:	89bb      	ldrh	r3, [r7, #12]
 800198c:	8293      	strh	r3, [r2, #20]

	fil.i_a_Pre_Fil = *i_a_Fil;
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001994:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 8001996:	825a      	strh	r2, [r3, #18]
	fil.i_b_Pre_Fil = *i_b_Fil;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800199e:	4b04      	ldr	r3, [pc, #16]	; (80019b0 <ADC_Filter_Curr+0xf8>)
 80019a0:	82da      	strh	r2, [r3, #22]
}
 80019a2:	bf00      	nop
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	20000428 	.word	0x20000428

080019b4 <ADC_Norm_Curr>:
void  ADC_Norm_Curr  (int16_t i_a_Fil, int16_t i_b_Fil, float*i_a, float*i_b)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60ba      	str	r2, [r7, #8]
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	4603      	mov	r3, r0
 80019c0:	81fb      	strh	r3, [r7, #14]
 80019c2:	460b      	mov	r3, r1
 80019c4:	81bb      	strh	r3, [r7, #12]
	*i_a = (((float)(i_a_Fil-adc.SO_A_Offset))*adc.VDDA/4095.0f)/adc.SO_Gain/adc.R_Shunt_Res;
 80019c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019ca:	4a25      	ldr	r2, [pc, #148]	; (8001a60 <ADC_Norm_Curr+0xac>)
 80019cc:	f9b2 2040 	ldrsh.w	r2, [r2, #64]	; 0x40
 80019d0:	1a9b      	subs	r3, r3, r2
 80019d2:	ee07 3a90 	vmov	s15, r3
 80019d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019da:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <ADC_Norm_Curr+0xac>)
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e4:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8001a64 <ADC_Norm_Curr+0xb0>
 80019e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019ec:	4b1c      	ldr	r3, [pc, #112]	; (8001a60 <ADC_Norm_Curr+0xac>)
 80019ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80019fc:	4b18      	ldr	r3, [pc, #96]	; (8001a60 <ADC_Norm_Curr+0xac>)
 80019fe:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001a02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	edc3 7a00 	vstr	s15, [r3]
	*i_b = (((float)(i_b_Fil-adc.SO_B_Offset))*adc.VDDA/4095.0f)/adc.SO_Gain/adc.R_Shunt_Res;
 8001a0c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a10:	4a13      	ldr	r2, [pc, #76]	; (8001a60 <ADC_Norm_Curr+0xac>)
 8001a12:	f9b2 2042 	ldrsh.w	r2, [r2, #66]	; 0x42
 8001a16:	1a9b      	subs	r3, r3, r2
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a20:	4b0f      	ldr	r3, [pc, #60]	; (8001a60 <ADC_Norm_Curr+0xac>)
 8001a22:	edd3 7a00 	vldr	s15, [r3]
 8001a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2a:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001a64 <ADC_Norm_Curr+0xb0>
 8001a2e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a32:	4b0b      	ldr	r3, [pc, #44]	; (8001a60 <ADC_Norm_Curr+0xac>)
 8001a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a36:	ee07 3a90 	vmov	s15, r3
 8001a3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a3e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a42:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <ADC_Norm_Curr+0xac>)
 8001a44:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001a48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	edc3 7a00 	vstr	s15, [r3]
}
 8001a52:	bf00      	nop
 8001a54:	3714      	adds	r7, #20
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	200002a4 	.word	0x200002a4
 8001a64:	457ff000 	.word	0x457ff000

08001a68 <ADC_Filter_Misc>:
void  ADC_Filter_Misc(int16_t PVDD_Raw, int16_t Temp_Raw, int16_t*PVDD_Fil, int16_t*Temp_Fil)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60ba      	str	r2, [r7, #8]
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	4603      	mov	r3, r0
 8001a74:	81fb      	strh	r3, [r7, #14]
 8001a76:	460b      	mov	r3, r1
 8001a78:	81bb      	strh	r3, [r7, #12]
	// Filter
	*PVDD_Fil = fil.Misc_k[0]*PVDD_Raw + fil.Misc_k[0]*fil.PVDD_Pre + fil.Misc_k[1]*fil.PVDD_Pre_Fil;
 8001a7a:	4b39      	ldr	r3, [pc, #228]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001a7c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a84:	ee07 3a90 	vmov	s15, r3
 8001a88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a90:	4b33      	ldr	r3, [pc, #204]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001a92:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a96:	4b32      	ldr	r3, [pc, #200]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001a98:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001aac:	4b2c      	ldr	r3, [pc, #176]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001aae:	edd3 6a03 	vldr	s13, [r3, #12]
 8001ab2:	4b2b      	ldr	r3, [pc, #172]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001ab4:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001ab8:	ee07 3a90 	vmov	s15, r3
 8001abc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001acc:	ee17 3a90 	vmov	r3, s15
 8001ad0:	b21a      	sxth	r2, r3
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	801a      	strh	r2, [r3, #0]
	*Temp_Fil = fil.Misc_k[0]*Temp_Raw + fil.Misc_k[0]*fil.Temp_Pre + fil.Misc_k[1]*fil.Temp_Pre_Fil;
 8001ad6:	4b22      	ldr	r3, [pc, #136]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001ad8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001adc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001ae0:	ee07 3a90 	vmov	s15, r3
 8001ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ae8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aec:	4b1c      	ldr	r3, [pc, #112]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001aee:	edd3 6a02 	vldr	s13, [r3, #8]
 8001af2:	4b1b      	ldr	r3, [pc, #108]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001af4:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001af8:	ee07 3a90 	vmov	s15, r3
 8001afc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b08:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001b0a:	edd3 6a03 	vldr	s13, [r3, #12]
 8001b0e:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001b10:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001b14:	ee07 3a90 	vmov	s15, r3
 8001b18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b28:	ee17 3a90 	vmov	r3, s15
 8001b2c:	b21a      	sxth	r2, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	801a      	strh	r2, [r3, #0]

	// Now store current values as previous values
	fil.PVDD_Pre = PVDD_Raw;
 8001b32:	4a0b      	ldr	r2, [pc, #44]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001b34:	89fb      	ldrh	r3, [r7, #14]
 8001b36:	8313      	strh	r3, [r2, #24]
	fil.Temp_Pre = Temp_Raw;
 8001b38:	4a09      	ldr	r2, [pc, #36]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001b3a:	89bb      	ldrh	r3, [r7, #12]
 8001b3c:	8393      	strh	r3, [r2, #28]

	fil.PVDD_Pre_Fil = *PVDD_Fil;
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b44:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001b46:	835a      	strh	r2, [r3, #26]
	fil.Temp_Pre_Fil = *Temp_Fil;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b4e:	4b04      	ldr	r3, [pc, #16]	; (8001b60 <ADC_Filter_Misc+0xf8>)
 8001b50:	83da      	strh	r2, [r3, #30]
}
 8001b52:	bf00      	nop
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	20000428 	.word	0x20000428

08001b64 <ADC_Norm_Misc>:
void  ADC_Norm_Misc  (int16_t PVDD_Fil, int16_t Temp_Fil, float*PVDD, float*Temp)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60ba      	str	r2, [r7, #8]
 8001b6c:	607b      	str	r3, [r7, #4]
 8001b6e:	4603      	mov	r3, r0
 8001b70:	81fb      	strh	r3, [r7, #14]
 8001b72:	460b      	mov	r3, r1
 8001b74:	81bb      	strh	r3, [r7, #12]
	*PVDD = (float)PVDD_Fil*adc.VDDA/4095.0f / adc.V_bat_R_Bot * (adc.V_bat_R_Bot+adc.V_bat_R_Top);
 8001b76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b7a:	ee07 3a90 	vmov	s15, r3
 8001b7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b82:	4b1e      	ldr	r3, [pc, #120]	; (8001bfc <ADC_Norm_Misc+0x98>)
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b8c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001c00 <ADC_Norm_Misc+0x9c>
 8001b90:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b94:	4b19      	ldr	r3, [pc, #100]	; (8001bfc <ADC_Norm_Misc+0x98>)
 8001b96:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b9e:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <ADC_Norm_Misc+0x98>)
 8001ba0:	edd3 6a05 	vldr	s13, [r3, #20]
 8001ba4:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <ADC_Norm_Misc+0x98>)
 8001ba6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	edc3 7a00 	vstr	s15, [r3]
	*Temp = (((float)Temp_Fil*adc.VDDA/4095.0f)-adc.Temp_V_Offset)/adc.Temp_Slope;
 8001bb8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001bbc:	ee07 3a90 	vmov	s15, r3
 8001bc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bc4:	4b0d      	ldr	r3, [pc, #52]	; (8001bfc <ADC_Norm_Misc+0x98>)
 8001bc6:	edd3 7a00 	vldr	s15, [r3]
 8001bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bce:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8001c00 <ADC_Norm_Misc+0x9c>
 8001bd2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001bd6:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <ADC_Norm_Misc+0x98>)
 8001bd8:	edd3 7a08 	vldr	s15, [r3, #32]
 8001bdc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <ADC_Norm_Misc+0x98>)
 8001be2:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001be6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	edc3 7a00 	vstr	s15, [r3]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	200002a4 	.word	0x200002a4
 8001c00:	457ff000 	.word	0x457ff000

08001c04 <Read_Encoder_SPI_Ang>:
// Encoder
int   Read_Encoder_SPI_Ang(float*Angle)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
	const uint8_t ENC_ASK_POS [2] = {0b10000000,0b00100000};	// Command for asking position
 8001c0c:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8001c10:	823b      	strh	r3, [r7, #16]
	uint8_t ENC_SPI_Buffer[4];

	if(HAL_SPI_Transmit(&hspi1, (uint8_t*)&ENC_ASK_POS,   2, 1)) return 1;	// Ask for data
 8001c12:	f107 0110 	add.w	r1, r7, #16
 8001c16:	2301      	movs	r3, #1
 8001c18:	2202      	movs	r2, #2
 8001c1a:	4823      	ldr	r0, [pc, #140]	; (8001ca8 <Read_Encoder_SPI_Ang+0xa4>)
 8001c1c:	f004 f8e3 	bl	8005de6 <HAL_SPI_Transmit>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <Read_Encoder_SPI_Ang+0x26>
 8001c26:	2301      	movs	r3, #1
 8001c28:	e039      	b.n	8001c9e <Read_Encoder_SPI_Ang+0x9a>
	if(HAL_SPI_Receive (&hspi1, (uint8_t*)ENC_SPI_Buffer, 3, 1)) return 2;	// Recieve 2 bytes of data
 8001c2a:	f107 010c 	add.w	r1, r7, #12
 8001c2e:	2301      	movs	r3, #1
 8001c30:	2203      	movs	r2, #3
 8001c32:	481d      	ldr	r0, [pc, #116]	; (8001ca8 <Read_Encoder_SPI_Ang+0xa4>)
 8001c34:	f004 fa13 	bl	800605e <HAL_SPI_Receive>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <Read_Encoder_SPI_Ang+0x3e>
 8001c3e:	2302      	movs	r3, #2
 8001c40:	e02d      	b.n	8001c9e <Read_Encoder_SPI_Ang+0x9a>

	int16_t SPI_ANG = (ENC_SPI_Buffer[1] << 8 | ENC_SPI_Buffer[2]);		// make 16 bit
 8001c42:	7b7b      	ldrb	r3, [r7, #13]
 8001c44:	021b      	lsls	r3, r3, #8
 8001c46:	b21a      	sxth	r2, r3
 8001c48:	7bbb      	ldrb	r3, [r7, #14]
 8001c4a:	b21b      	sxth	r3, r3
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	82fb      	strh	r3, [r7, #22]
	int16_t ANG_VAL = (0b0011111111111111 & SPI_ANG);					// keep last 14 bits
 8001c50:	8afb      	ldrh	r3, [r7, #22]
 8001c52:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001c56:	82bb      	strh	r3, [r7, #20]
	ANG_VAL -= (((SPI_ANG)&(1UL<<(14)))>>(14))*(-16384);
 8001c58:	8aba      	ldrh	r2, [r7, #20]
 8001c5a:	8afb      	ldrh	r3, [r7, #22]
 8001c5c:	0b9b      	lsrs	r3, r3, #14
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	4619      	mov	r1, r3
 8001c68:	0049      	lsls	r1, r1, #1
 8001c6a:	440b      	add	r3, r1
 8001c6c:	039b      	lsls	r3, r3, #14
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	82bb      	strh	r3, [r7, #20]
	*Angle = 360.0/32768.0 * ANG_VAL;
 8001c76:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7fe fd74 	bl	8000768 <__aeabi_i2d>
 8001c80:	f04f 0200 	mov.w	r2, #0
 8001c84:	4b09      	ldr	r3, [pc, #36]	; (8001cac <Read_Encoder_SPI_Ang+0xa8>)
 8001c86:	f7fe faf3 	bl	8000270 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	f7fe fe83 	bl	800099c <__aeabi_d2f>
 8001c96:	4602      	mov	r2, r0
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	601a      	str	r2, [r3, #0]

	return 0;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200003a0 	.word	0x200003a0
 8001cac:	3f868000 	.word	0x3f868000

08001cb0 <IF_B_Int>:
void  IF_B_Int(void)
{
 8001cb0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001cb4:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(IF_A_GPIO_Port, IF_A_Pin))
 8001cb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cba:	4821      	ldr	r0, [pc, #132]	; (8001d40 <IF_B_Int+0x90>)
 8001cbc:	f003 fba0 	bl	8005400 <HAL_GPIO_ReadPin>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d009      	beq.n	8001cda <IF_B_Int+0x2a>
		enc.IIF_Counter++;		// If high, increment
 8001cc6:	4b1f      	ldr	r3, [pc, #124]	; (8001d44 <IF_B_Int+0x94>)
 8001cc8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	3301      	adds	r3, #1
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	b21a      	sxth	r2, r3
 8001cd4:	4b1b      	ldr	r3, [pc, #108]	; (8001d44 <IF_B_Int+0x94>)
 8001cd6:	809a      	strh	r2, [r3, #4]
 8001cd8:	e008      	b.n	8001cec <IF_B_Int+0x3c>
	else
		enc.IIF_Counter--;		// If low , decrement
 8001cda:	4b1a      	ldr	r3, [pc, #104]	; (8001d44 <IF_B_Int+0x94>)
 8001cdc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	b21a      	sxth	r2, r3
 8001ce8:	4b16      	ldr	r3, [pc, #88]	; (8001d44 <IF_B_Int+0x94>)
 8001cea:	809a      	strh	r2, [r3, #4]

	if(enc.IIF_Counter>=4096)	// If overflow
 8001cec:	4b15      	ldr	r3, [pc, #84]	; (8001d44 <IF_B_Int+0x94>)
 8001cee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cf6:	db0c      	blt.n	8001d12 <IF_B_Int+0x62>
	{
		enc.IIF_Counter = 0;		// Set to 0
 8001cf8:	4b12      	ldr	r3, [pc, #72]	; (8001d44 <IF_B_Int+0x94>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	809a      	strh	r2, [r3, #4]
		enc.IIF_Revolutions++;		// Increment revolutions counter
 8001cfe:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <IF_B_Int+0x94>)
 8001d00:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001d04:	f112 0801 	adds.w	r8, r2, #1
 8001d08:	f143 0900 	adc.w	r9, r3, #0
 8001d0c:	4b0d      	ldr	r3, [pc, #52]	; (8001d44 <IF_B_Int+0x94>)
 8001d0e:	e9c3 8902 	strd	r8, r9, [r3, #8]
	}

	if(enc.IIF_Counter<0)		// If underflow
 8001d12:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <IF_B_Int+0x94>)
 8001d14:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	da0d      	bge.n	8001d38 <IF_B_Int+0x88>
	{
		enc.IIF_Counter = 4095;		// Set to 4095
 8001d1c:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <IF_B_Int+0x94>)
 8001d1e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001d22:	809a      	strh	r2, [r3, #4]
		enc.IIF_Revolutions--;		// Decrement revolutions counter
 8001d24:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <IF_B_Int+0x94>)
 8001d26:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001d2a:	f112 34ff 	adds.w	r4, r2, #4294967295
 8001d2e:	f143 35ff 	adc.w	r5, r3, #4294967295
 8001d32:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <IF_B_Int+0x94>)
 8001d34:	e9c3 4502 	strd	r4, r5, [r3, #8]
	}
}
 8001d38:	bf00      	nop
 8001d3a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d3e:	bf00      	nop
 8001d40:	40020400 	.word	0x40020400
 8001d44:	200001a0 	.word	0x200001a0

08001d48 <Set_PWM3>:
// FOC stuff
void  Set_PWM3(uint16_t ARR_1, uint16_t ARR_2, uint16_t ARR_3)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	80fb      	strh	r3, [r7, #6]
 8001d52:	460b      	mov	r3, r1
 8001d54:	80bb      	strh	r3, [r7, #4]
 8001d56:	4613      	mov	r3, r2
 8001d58:	807b      	strh	r3, [r7, #2]
	__HAL_TIM_SET_COMPARE(&htim1,Phase_A_Ch,ARR_1);	// Set PWM channels
 8001d5a:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <Set_PWM3+0x38>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	88fa      	ldrh	r2, [r7, #6]
 8001d60:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1,Phase_B_Ch,ARR_2);
 8001d62:	4b07      	ldr	r3, [pc, #28]	; (8001d80 <Set_PWM3+0x38>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	88ba      	ldrh	r2, [r7, #4]
 8001d68:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1,Phase_C_Ch,ARR_3);
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <Set_PWM3+0x38>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	887a      	ldrh	r2, [r7, #2]
 8001d70:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000358 	.word	0x20000358

08001d84 <_sin>:
float _sin(float theta)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lookup[(int)floor(theta)];
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7fe fcfc 	bl	800078c <__aeabi_f2d>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	ec43 2b10 	vmov	d0, r2, r3
 8001d9c:	f006 fdd0 	bl	8008940 <floor>
 8001da0:	ec53 2b10 	vmov	r2, r3, d0
 8001da4:	4610      	mov	r0, r2
 8001da6:	4619      	mov	r1, r3
 8001da8:	f7fe fdd0 	bl	800094c <__aeabi_d2iz>
 8001dac:	4603      	mov	r3, r0
 8001dae:	4a05      	ldr	r2, [pc, #20]	; (8001dc4 <_sin+0x40>)
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	ee07 3a90 	vmov	s15, r3
}
 8001dba:	eeb0 0a67 	vmov.f32	s0, s15
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	08008c84 	.word	0x08008c84

08001dc8 <_cos>:
float _cos(float theta)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lookup[(int)floor(fmodf(theta+270.0f,360.0f))];
 8001dd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dd6:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001e24 <_cos+0x5c>
 8001dda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dde:	eddf 0a12 	vldr	s1, [pc, #72]	; 8001e28 <_cos+0x60>
 8001de2:	eeb0 0a67 	vmov.f32	s0, s15
 8001de6:	f006 fe2b 	bl	8008a40 <fmodf>
 8001dea:	ee10 3a10 	vmov	r3, s0
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7fe fccc 	bl	800078c <__aeabi_f2d>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	ec43 2b10 	vmov	d0, r2, r3
 8001dfc:	f006 fda0 	bl	8008940 <floor>
 8001e00:	ec53 2b10 	vmov	r2, r3, d0
 8001e04:	4610      	mov	r0, r2
 8001e06:	4619      	mov	r1, r3
 8001e08:	f7fe fda0 	bl	800094c <__aeabi_d2iz>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4a07      	ldr	r2, [pc, #28]	; (8001e2c <_cos+0x64>)
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	4413      	add	r3, r2
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	ee07 3a90 	vmov	s15, r3
}
 8001e1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	43870000 	.word	0x43870000
 8001e28:	43b40000 	.word	0x43b40000
 8001e2c:	08008c84 	.word	0x08008c84

08001e30 <FOC_Interrupt>:
// Timer Interrupts
void  FOC_Interrupt(void)
{
 8001e30:	b5b0      	push	{r4, r5, r7, lr}
 8001e32:	ed2d 8b02 	vpush	{d8}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
	/* LED on */
	HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, 1);
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	2102      	movs	r1, #2
 8001e3e:	48b4      	ldr	r0, [pc, #720]	; (8002110 <FOC_Interrupt+0x2e0>)
 8001e40:	f003 faf6 	bl	8005430 <HAL_GPIO_WritePin>

	/* FOC sample */
	ADC_Get_Raw(&adc.i_a_Raw,&adc.i_b_Raw, &adc.PVDD_Raw, &adc.Temp_Raw);	// Read raw ADC
 8001e44:	4bb3      	ldr	r3, [pc, #716]	; (8002114 <FOC_Interrupt+0x2e4>)
 8001e46:	4ab4      	ldr	r2, [pc, #720]	; (8002118 <FOC_Interrupt+0x2e8>)
 8001e48:	49b4      	ldr	r1, [pc, #720]	; (800211c <FOC_Interrupt+0x2ec>)
 8001e4a:	48b5      	ldr	r0, [pc, #724]	; (8002120 <FOC_Interrupt+0x2f0>)
 8001e4c:	f7ff fd04 	bl	8001858 <ADC_Get_Raw>
	enc.IIF_Raw = enc.IIF_Counter;											// Get encoder angle
 8001e50:	4bb4      	ldr	r3, [pc, #720]	; (8002124 <FOC_Interrupt+0x2f4>)
 8001e52:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	4bb2      	ldr	r3, [pc, #712]	; (8002124 <FOC_Interrupt+0x2f4>)
 8001e5a:	821a      	strh	r2, [r3, #16]

	/* Filter and normalise readings */
	ADC_Filter_Curr(adc.i_a_Raw,adc.i_b_Raw,&adc.i_a_Fil,&adc.i_b_Fil);		// Filter raw ADC currents
 8001e5c:	4bb2      	ldr	r3, [pc, #712]	; (8002128 <FOC_Interrupt+0x2f8>)
 8001e5e:	f9b3 0028 	ldrsh.w	r0, [r3, #40]	; 0x28
 8001e62:	4bb1      	ldr	r3, [pc, #708]	; (8002128 <FOC_Interrupt+0x2f8>)
 8001e64:	f9b3 102a 	ldrsh.w	r1, [r3, #42]	; 0x2a
 8001e68:	4bb0      	ldr	r3, [pc, #704]	; (800212c <FOC_Interrupt+0x2fc>)
 8001e6a:	4ab1      	ldr	r2, [pc, #708]	; (8002130 <FOC_Interrupt+0x300>)
 8001e6c:	f7ff fd24 	bl	80018b8 <ADC_Filter_Curr>
	ADC_Norm_Curr  (adc.i_a_Fil,adc.i_b_Fil,&foc.i_a,&foc.i_b);				// Normalise currents
 8001e70:	4bad      	ldr	r3, [pc, #692]	; (8002128 <FOC_Interrupt+0x2f8>)
 8001e72:	f9b3 0030 	ldrsh.w	r0, [r3, #48]	; 0x30
 8001e76:	4bac      	ldr	r3, [pc, #688]	; (8002128 <FOC_Interrupt+0x2f8>)
 8001e78:	f9b3 1032 	ldrsh.w	r1, [r3, #50]	; 0x32
 8001e7c:	4bad      	ldr	r3, [pc, #692]	; (8002134 <FOC_Interrupt+0x304>)
 8001e7e:	4aae      	ldr	r2, [pc, #696]	; (8002138 <FOC_Interrupt+0x308>)
 8001e80:	f7ff fd98 	bl	80019b4 <ADC_Norm_Curr>
	foc.m_theta = (float)enc.IIF_Raw / 4095.0f * 360.0f;					// Normalise angle to 0-360deg
 8001e84:	4ba7      	ldr	r3, [pc, #668]	; (8002124 <FOC_Interrupt+0x2f4>)
 8001e86:	8a1b      	ldrh	r3, [r3, #16]
 8001e88:	ee07 3a90 	vmov	s15, r3
 8001e8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e90:	eddf 6aaa 	vldr	s13, [pc, #680]	; 800213c <FOC_Interrupt+0x30c>
 8001e94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e98:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8002140 <FOC_Interrupt+0x310>
 8001e9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ea0:	4ba8      	ldr	r3, [pc, #672]	; (8002144 <FOC_Interrupt+0x314>)
 8001ea2:	edc3 7a02 	vstr	s15, [r3, #8]

	/* FOC maths */
	// Get electrical angles correct
	foc.e_theta = fmodf(foc.m_theta*foc.Pole_Pairs,360.0f);	// get electrical angle and constrain in 360 deg
 8001ea6:	4ba7      	ldr	r3, [pc, #668]	; (8002144 <FOC_Interrupt+0x314>)
 8001ea8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001eac:	4ba5      	ldr	r3, [pc, #660]	; (8002144 <FOC_Interrupt+0x314>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	ee07 3a90 	vmov	s15, r3
 8001eb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001eb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ebc:	eddf 0aa0 	vldr	s1, [pc, #640]	; 8002140 <FOC_Interrupt+0x310>
 8001ec0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ec4:	f006 fdbc 	bl	8008a40 <fmodf>
 8001ec8:	eef0 7a40 	vmov.f32	s15, s0
 8001ecc:	4b9d      	ldr	r3, [pc, #628]	; (8002144 <FOC_Interrupt+0x314>)
 8001ece:	edc3 7a04 	vstr	s15, [r3, #16]

	// Clarke -> alpha/beta
	foc.i_alph = foc.i_a;
 8001ed2:	4b9c      	ldr	r3, [pc, #624]	; (8002144 <FOC_Interrupt+0x314>)
 8001ed4:	699b      	ldr	r3, [r3, #24]
 8001ed6:	4a9b      	ldr	r2, [pc, #620]	; (8002144 <FOC_Interrupt+0x314>)
 8001ed8:	6253      	str	r3, [r2, #36]	; 0x24
	foc.i_beta = SQRT1_3 * (2.0f*foc.i_b - foc.i_a);
 8001eda:	4b9a      	ldr	r3, [pc, #616]	; (8002144 <FOC_Interrupt+0x314>)
 8001edc:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ee0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001ee4:	4b97      	ldr	r3, [pc, #604]	; (8002144 <FOC_Interrupt+0x314>)
 8001ee6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001eea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eee:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8002148 <FOC_Interrupt+0x318>
 8001ef2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ef6:	4b93      	ldr	r3, [pc, #588]	; (8002144 <FOC_Interrupt+0x314>)
 8001ef8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	// Park -> direct/quadrature
	float sin_Ang = _sin(foc.e_theta);
 8001efc:	4b91      	ldr	r3, [pc, #580]	; (8002144 <FOC_Interrupt+0x314>)
 8001efe:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f02:	eeb0 0a67 	vmov.f32	s0, s15
 8001f06:	f7ff ff3d 	bl	8001d84 <_sin>
 8001f0a:	ed87 0a01 	vstr	s0, [r7, #4]
	float cos_Ang = _cos(foc.e_theta);
 8001f0e:	4b8d      	ldr	r3, [pc, #564]	; (8002144 <FOC_Interrupt+0x314>)
 8001f10:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f14:	eeb0 0a67 	vmov.f32	s0, s15
 8001f18:	f7ff ff56 	bl	8001dc8 <_cos>
 8001f1c:	ed87 0a00 	vstr	s0, [r7]
	foc.i_d = cos_Ang*foc.i_alph + sin_Ang*foc.i_beta;
 8001f20:	4b88      	ldr	r3, [pc, #544]	; (8002144 <FOC_Interrupt+0x314>)
 8001f22:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001f26:	edd7 7a00 	vldr	s15, [r7]
 8001f2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f2e:	4b85      	ldr	r3, [pc, #532]	; (8002144 <FOC_Interrupt+0x314>)
 8001f30:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001f34:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f40:	4b80      	ldr	r3, [pc, #512]	; (8002144 <FOC_Interrupt+0x314>)
 8001f42:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	foc.i_q = cos_Ang*foc.i_beta - sin_Ang*foc.i_alph;
 8001f46:	4b7f      	ldr	r3, [pc, #508]	; (8002144 <FOC_Interrupt+0x314>)
 8001f48:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001f4c:	edd7 7a00 	vldr	s15, [r7]
 8001f50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f54:	4b7b      	ldr	r3, [pc, #492]	; (8002144 <FOC_Interrupt+0x314>)
 8001f56:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001f5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f66:	4b77      	ldr	r3, [pc, #476]	; (8002144 <FOC_Interrupt+0x314>)
 8001f68:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

	/* Regulate currents */
	foc.DC_I = 0.1f;				// Current duty cycle
 8001f6c:	4b75      	ldr	r3, [pc, #468]	; (8002144 <FOC_Interrupt+0x314>)
 8001f6e:	4a77      	ldr	r2, [pc, #476]	; (800214c <FOC_Interrupt+0x31c>)
 8001f70:	635a      	str	r2, [r3, #52]	; 0x34

	/* Set PWM Compare values */
	foc.alpha = fmodf(foc.e_theta,60.0f);	// calculate alpha
 8001f72:	4b74      	ldr	r3, [pc, #464]	; (8002144 <FOC_Interrupt+0x314>)
 8001f74:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f78:	eddf 0a75 	vldr	s1, [pc, #468]	; 8002150 <FOC_Interrupt+0x320>
 8001f7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f80:	f006 fd5e 	bl	8008a40 <fmodf>
 8001f84:	eef0 7a40 	vmov.f32	s15, s0
 8001f88:	4b6e      	ldr	r3, [pc, #440]	; (8002144 <FOC_Interrupt+0x314>)
 8001f8a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

	foc.DC_1 = foc.DC_I*_sin(60.0f - foc.alpha);
 8001f8e:	4b6d      	ldr	r3, [pc, #436]	; (8002144 <FOC_Interrupt+0x314>)
 8001f90:	ed93 8a0d 	vldr	s16, [r3, #52]	; 0x34
 8001f94:	4b6b      	ldr	r3, [pc, #428]	; (8002144 <FOC_Interrupt+0x314>)
 8001f96:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001f9a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8002150 <FOC_Interrupt+0x320>
 8001f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fa2:	eeb0 0a67 	vmov.f32	s0, s15
 8001fa6:	f7ff feed 	bl	8001d84 <_sin>
 8001faa:	eef0 7a40 	vmov.f32	s15, s0
 8001fae:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001fb2:	4b64      	ldr	r3, [pc, #400]	; (8002144 <FOC_Interrupt+0x314>)
 8001fb4:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	foc.DC_2 = foc.DC_I*_sin(foc.alpha);
 8001fb8:	4b62      	ldr	r3, [pc, #392]	; (8002144 <FOC_Interrupt+0x314>)
 8001fba:	ed93 8a0d 	vldr	s16, [r3, #52]	; 0x34
 8001fbe:	4b61      	ldr	r3, [pc, #388]	; (8002144 <FOC_Interrupt+0x314>)
 8001fc0:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001fc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fc8:	f7ff fedc 	bl	8001d84 <_sin>
 8001fcc:	eef0 7a40 	vmov.f32	s15, s0
 8001fd0:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001fd4:	4b5b      	ldr	r3, [pc, #364]	; (8002144 <FOC_Interrupt+0x314>)
 8001fd6:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	foc.DC_0 = 1.0f - foc.DC_1 - foc.DC_2;
 8001fda:	4b5a      	ldr	r3, [pc, #360]	; (8002144 <FOC_Interrupt+0x314>)
 8001fdc:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001fe0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001fe4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fe8:	4b56      	ldr	r3, [pc, #344]	; (8002144 <FOC_Interrupt+0x314>)
 8001fea:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001fee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ff2:	4b54      	ldr	r3, [pc, #336]	; (8002144 <FOC_Interrupt+0x314>)
 8001ff4:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

	foc.sector = (int)floor(foc.e_theta/60.0f);
 8001ff8:	4b52      	ldr	r3, [pc, #328]	; (8002144 <FOC_Interrupt+0x314>)
 8001ffa:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ffe:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8002150 <FOC_Interrupt+0x320>
 8002002:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002006:	ee16 0a90 	vmov	r0, s13
 800200a:	f7fe fbbf 	bl	800078c <__aeabi_f2d>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	ec43 2b10 	vmov	d0, r2, r3
 8002016:	f006 fc93 	bl	8008940 <floor>
 800201a:	ec53 2b10 	vmov	r2, r3, d0
 800201e:	4610      	mov	r0, r2
 8002020:	4619      	mov	r1, r3
 8002022:	f7fe fc93 	bl	800094c <__aeabi_d2iz>
 8002026:	4603      	mov	r3, r0
 8002028:	4a46      	ldr	r2, [pc, #280]	; (8002144 <FOC_Interrupt+0x314>)
 800202a:	63d3      	str	r3, [r2, #60]	; 0x3c

	switch (foc.sector)
 800202c:	4b45      	ldr	r3, [pc, #276]	; (8002144 <FOC_Interrupt+0x314>)
 800202e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002030:	2b05      	cmp	r3, #5
 8002032:	f200 826b 	bhi.w	800250c <FOC_Interrupt+0x6dc>
 8002036:	a201      	add	r2, pc, #4	; (adr r2, 800203c <FOC_Interrupt+0x20c>)
 8002038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800203c:	08002055 	.word	0x08002055
 8002040:	08002159 	.word	0x08002159
 8002044:	08002215 	.word	0x08002215
 8002048:	080022d1 	.word	0x080022d1
 800204c:	0800238d 	.word	0x0800238d
 8002050:	08002451 	.word	0x08002451
	{
		case 0:
			foc.PWM_A = 0.5*foc.DC_0;
 8002054:	4b3b      	ldr	r3, [pc, #236]	; (8002144 <FOC_Interrupt+0x314>)
 8002056:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800205a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800205e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002062:	4b38      	ldr	r3, [pc, #224]	; (8002144 <FOC_Interrupt+0x314>)
 8002064:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1;
 8002068:	4b36      	ldr	r3, [pc, #216]	; (8002144 <FOC_Interrupt+0x314>)
 800206a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800206c:	4618      	mov	r0, r3
 800206e:	f7fe fb8d 	bl	800078c <__aeabi_f2d>
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	4b37      	ldr	r3, [pc, #220]	; (8002154 <FOC_Interrupt+0x324>)
 8002078:	f7fe f8fa 	bl	8000270 <__aeabi_dmul>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4614      	mov	r4, r2
 8002082:	461d      	mov	r5, r3
 8002084:	4b2f      	ldr	r3, [pc, #188]	; (8002144 <FOC_Interrupt+0x314>)
 8002086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002088:	4618      	mov	r0, r3
 800208a:	f7fe fb7f 	bl	800078c <__aeabi_f2d>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4620      	mov	r0, r4
 8002094:	4629      	mov	r1, r5
 8002096:	f7fe fa1b 	bl	80004d0 <__adddf3>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4610      	mov	r0, r2
 80020a0:	4619      	mov	r1, r3
 80020a2:	f7fe fc7b 	bl	800099c <__aeabi_d2f>
 80020a6:	4603      	mov	r3, r0
 80020a8:	4a26      	ldr	r2, [pc, #152]	; (8002144 <FOC_Interrupt+0x314>)
 80020aa:	6593      	str	r3, [r2, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 80020ac:	4b25      	ldr	r3, [pc, #148]	; (8002144 <FOC_Interrupt+0x314>)
 80020ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7fe fb6b 	bl	800078c <__aeabi_f2d>
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	4b26      	ldr	r3, [pc, #152]	; (8002154 <FOC_Interrupt+0x324>)
 80020bc:	f7fe f8d8 	bl	8000270 <__aeabi_dmul>
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4614      	mov	r4, r2
 80020c6:	461d      	mov	r5, r3
 80020c8:	4b1e      	ldr	r3, [pc, #120]	; (8002144 <FOC_Interrupt+0x314>)
 80020ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7fe fb5d 	bl	800078c <__aeabi_f2d>
 80020d2:	4602      	mov	r2, r0
 80020d4:	460b      	mov	r3, r1
 80020d6:	4620      	mov	r0, r4
 80020d8:	4629      	mov	r1, r5
 80020da:	f7fe f9f9 	bl	80004d0 <__adddf3>
 80020de:	4602      	mov	r2, r0
 80020e0:	460b      	mov	r3, r1
 80020e2:	4614      	mov	r4, r2
 80020e4:	461d      	mov	r5, r3
 80020e6:	4b17      	ldr	r3, [pc, #92]	; (8002144 <FOC_Interrupt+0x314>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe fb4e 	bl	800078c <__aeabi_f2d>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	4620      	mov	r0, r4
 80020f6:	4629      	mov	r1, r5
 80020f8:	f7fe f9ea 	bl	80004d0 <__adddf3>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	4610      	mov	r0, r2
 8002102:	4619      	mov	r1, r3
 8002104:	f7fe fc4a 	bl	800099c <__aeabi_d2f>
 8002108:	4603      	mov	r3, r0
 800210a:	4a0e      	ldr	r2, [pc, #56]	; (8002144 <FOC_Interrupt+0x314>)
 800210c:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 800210e:	e1fd      	b.n	800250c <FOC_Interrupt+0x6dc>
 8002110:	40020000 	.word	0x40020000
 8002114:	200002d2 	.word	0x200002d2
 8002118:	200002d0 	.word	0x200002d0
 800211c:	200002ce 	.word	0x200002ce
 8002120:	200002cc 	.word	0x200002cc
 8002124:	200001a0 	.word	0x200001a0
 8002128:	200002a4 	.word	0x200002a4
 800212c:	200002d6 	.word	0x200002d6
 8002130:	200002d4 	.word	0x200002d4
 8002134:	200001d4 	.word	0x200001d4
 8002138:	200001d0 	.word	0x200001d0
 800213c:	457ff000 	.word	0x457ff000
 8002140:	43b40000 	.word	0x43b40000
 8002144:	200001b8 	.word	0x200001b8
 8002148:	3f13cd3a 	.word	0x3f13cd3a
 800214c:	3dcccccd 	.word	0x3dcccccd
 8002150:	42700000 	.word	0x42700000
 8002154:	3fe00000 	.word	0x3fe00000
		case 1:
			foc.PWM_A = 0.5*foc.DC_0 + foc.DC_2;
 8002158:	4bbb      	ldr	r3, [pc, #748]	; (8002448 <FOC_Interrupt+0x618>)
 800215a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe fb15 	bl	800078c <__aeabi_f2d>
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	4bb9      	ldr	r3, [pc, #740]	; (800244c <FOC_Interrupt+0x61c>)
 8002168:	f7fe f882 	bl	8000270 <__aeabi_dmul>
 800216c:	4602      	mov	r2, r0
 800216e:	460b      	mov	r3, r1
 8002170:	4614      	mov	r4, r2
 8002172:	461d      	mov	r5, r3
 8002174:	4bb4      	ldr	r3, [pc, #720]	; (8002448 <FOC_Interrupt+0x618>)
 8002176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe fb07 	bl	800078c <__aeabi_f2d>
 800217e:	4602      	mov	r2, r0
 8002180:	460b      	mov	r3, r1
 8002182:	4620      	mov	r0, r4
 8002184:	4629      	mov	r1, r5
 8002186:	f7fe f9a3 	bl	80004d0 <__adddf3>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4610      	mov	r0, r2
 8002190:	4619      	mov	r1, r3
 8002192:	f7fe fc03 	bl	800099c <__aeabi_d2f>
 8002196:	4603      	mov	r3, r0
 8002198:	4aab      	ldr	r2, [pc, #684]	; (8002448 <FOC_Interrupt+0x618>)
 800219a:	6513      	str	r3, [r2, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0;
 800219c:	4baa      	ldr	r3, [pc, #680]	; (8002448 <FOC_Interrupt+0x618>)
 800219e:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80021a2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80021a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021aa:	4ba7      	ldr	r3, [pc, #668]	; (8002448 <FOC_Interrupt+0x618>)
 80021ac:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 80021b0:	4ba5      	ldr	r3, [pc, #660]	; (8002448 <FOC_Interrupt+0x618>)
 80021b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe fae9 	bl	800078c <__aeabi_f2d>
 80021ba:	f04f 0200 	mov.w	r2, #0
 80021be:	4ba3      	ldr	r3, [pc, #652]	; (800244c <FOC_Interrupt+0x61c>)
 80021c0:	f7fe f856 	bl	8000270 <__aeabi_dmul>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4614      	mov	r4, r2
 80021ca:	461d      	mov	r5, r3
 80021cc:	4b9e      	ldr	r3, [pc, #632]	; (8002448 <FOC_Interrupt+0x618>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7fe fadb 	bl	800078c <__aeabi_f2d>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	4620      	mov	r0, r4
 80021dc:	4629      	mov	r1, r5
 80021de:	f7fe f977 	bl	80004d0 <__adddf3>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4614      	mov	r4, r2
 80021e8:	461d      	mov	r5, r3
 80021ea:	4b97      	ldr	r3, [pc, #604]	; (8002448 <FOC_Interrupt+0x618>)
 80021ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7fe facc 	bl	800078c <__aeabi_f2d>
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
 80021f8:	4620      	mov	r0, r4
 80021fa:	4629      	mov	r1, r5
 80021fc:	f7fe f968 	bl	80004d0 <__adddf3>
 8002200:	4602      	mov	r2, r0
 8002202:	460b      	mov	r3, r1
 8002204:	4610      	mov	r0, r2
 8002206:	4619      	mov	r1, r3
 8002208:	f7fe fbc8 	bl	800099c <__aeabi_d2f>
 800220c:	4603      	mov	r3, r0
 800220e:	4a8e      	ldr	r2, [pc, #568]	; (8002448 <FOC_Interrupt+0x618>)
 8002210:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 8002212:	e17b      	b.n	800250c <FOC_Interrupt+0x6dc>
		case 2:
			foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8002214:	4b8c      	ldr	r3, [pc, #560]	; (8002448 <FOC_Interrupt+0x618>)
 8002216:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002218:	4618      	mov	r0, r3
 800221a:	f7fe fab7 	bl	800078c <__aeabi_f2d>
 800221e:	f04f 0200 	mov.w	r2, #0
 8002222:	4b8a      	ldr	r3, [pc, #552]	; (800244c <FOC_Interrupt+0x61c>)
 8002224:	f7fe f824 	bl	8000270 <__aeabi_dmul>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4614      	mov	r4, r2
 800222e:	461d      	mov	r5, r3
 8002230:	4b85      	ldr	r3, [pc, #532]	; (8002448 <FOC_Interrupt+0x618>)
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	4618      	mov	r0, r3
 8002236:	f7fe faa9 	bl	800078c <__aeabi_f2d>
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	4620      	mov	r0, r4
 8002240:	4629      	mov	r1, r5
 8002242:	f7fe f945 	bl	80004d0 <__adddf3>
 8002246:	4602      	mov	r2, r0
 8002248:	460b      	mov	r3, r1
 800224a:	4614      	mov	r4, r2
 800224c:	461d      	mov	r5, r3
 800224e:	4b7e      	ldr	r3, [pc, #504]	; (8002448 <FOC_Interrupt+0x618>)
 8002250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe fa9a 	bl	800078c <__aeabi_f2d>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4620      	mov	r0, r4
 800225e:	4629      	mov	r1, r5
 8002260:	f7fe f936 	bl	80004d0 <__adddf3>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	4610      	mov	r0, r2
 800226a:	4619      	mov	r1, r3
 800226c:	f7fe fb96 	bl	800099c <__aeabi_d2f>
 8002270:	4603      	mov	r3, r0
 8002272:	4a75      	ldr	r2, [pc, #468]	; (8002448 <FOC_Interrupt+0x618>)
 8002274:	6513      	str	r3, [r2, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0;
 8002276:	4b74      	ldr	r3, [pc, #464]	; (8002448 <FOC_Interrupt+0x618>)
 8002278:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800227c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002280:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002284:	4b70      	ldr	r3, [pc, #448]	; (8002448 <FOC_Interrupt+0x618>)
 8002286:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1;
 800228a:	4b6f      	ldr	r3, [pc, #444]	; (8002448 <FOC_Interrupt+0x618>)
 800228c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe fa7c 	bl	800078c <__aeabi_f2d>
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	4b6c      	ldr	r3, [pc, #432]	; (800244c <FOC_Interrupt+0x61c>)
 800229a:	f7fd ffe9 	bl	8000270 <__aeabi_dmul>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	4614      	mov	r4, r2
 80022a4:	461d      	mov	r5, r3
 80022a6:	4b68      	ldr	r3, [pc, #416]	; (8002448 <FOC_Interrupt+0x618>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fe fa6e 	bl	800078c <__aeabi_f2d>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4620      	mov	r0, r4
 80022b6:	4629      	mov	r1, r5
 80022b8:	f7fe f90a 	bl	80004d0 <__adddf3>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4610      	mov	r0, r2
 80022c2:	4619      	mov	r1, r3
 80022c4:	f7fe fb6a 	bl	800099c <__aeabi_d2f>
 80022c8:	4603      	mov	r3, r0
 80022ca:	4a5f      	ldr	r2, [pc, #380]	; (8002448 <FOC_Interrupt+0x618>)
 80022cc:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 80022ce:	e11d      	b.n	800250c <FOC_Interrupt+0x6dc>
		case 3:
			foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 80022d0:	4b5d      	ldr	r3, [pc, #372]	; (8002448 <FOC_Interrupt+0x618>)
 80022d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7fe fa59 	bl	800078c <__aeabi_f2d>
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	4b5b      	ldr	r3, [pc, #364]	; (800244c <FOC_Interrupt+0x61c>)
 80022e0:	f7fd ffc6 	bl	8000270 <__aeabi_dmul>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4614      	mov	r4, r2
 80022ea:	461d      	mov	r5, r3
 80022ec:	4b56      	ldr	r3, [pc, #344]	; (8002448 <FOC_Interrupt+0x618>)
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe fa4b 	bl	800078c <__aeabi_f2d>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4620      	mov	r0, r4
 80022fc:	4629      	mov	r1, r5
 80022fe:	f7fe f8e7 	bl	80004d0 <__adddf3>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4614      	mov	r4, r2
 8002308:	461d      	mov	r5, r3
 800230a:	4b4f      	ldr	r3, [pc, #316]	; (8002448 <FOC_Interrupt+0x618>)
 800230c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230e:	4618      	mov	r0, r3
 8002310:	f7fe fa3c 	bl	800078c <__aeabi_f2d>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	4620      	mov	r0, r4
 800231a:	4629      	mov	r1, r5
 800231c:	f7fe f8d8 	bl	80004d0 <__adddf3>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4610      	mov	r0, r2
 8002326:	4619      	mov	r1, r3
 8002328:	f7fe fb38 	bl	800099c <__aeabi_d2f>
 800232c:	4603      	mov	r3, r0
 800232e:	4a46      	ldr	r2, [pc, #280]	; (8002448 <FOC_Interrupt+0x618>)
 8002330:	6513      	str	r3, [r2, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0 + foc.DC_2;
 8002332:	4b45      	ldr	r3, [pc, #276]	; (8002448 <FOC_Interrupt+0x618>)
 8002334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002336:	4618      	mov	r0, r3
 8002338:	f7fe fa28 	bl	800078c <__aeabi_f2d>
 800233c:	f04f 0200 	mov.w	r2, #0
 8002340:	4b42      	ldr	r3, [pc, #264]	; (800244c <FOC_Interrupt+0x61c>)
 8002342:	f7fd ff95 	bl	8000270 <__aeabi_dmul>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4614      	mov	r4, r2
 800234c:	461d      	mov	r5, r3
 800234e:	4b3e      	ldr	r3, [pc, #248]	; (8002448 <FOC_Interrupt+0x618>)
 8002350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002352:	4618      	mov	r0, r3
 8002354:	f7fe fa1a 	bl	800078c <__aeabi_f2d>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	4620      	mov	r0, r4
 800235e:	4629      	mov	r1, r5
 8002360:	f7fe f8b6 	bl	80004d0 <__adddf3>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	4610      	mov	r0, r2
 800236a:	4619      	mov	r1, r3
 800236c:	f7fe fb16 	bl	800099c <__aeabi_d2f>
 8002370:	4603      	mov	r3, r0
 8002372:	4a35      	ldr	r2, [pc, #212]	; (8002448 <FOC_Interrupt+0x618>)
 8002374:	6593      	str	r3, [r2, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0;
 8002376:	4b34      	ldr	r3, [pc, #208]	; (8002448 <FOC_Interrupt+0x618>)
 8002378:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800237c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002380:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002384:	4b30      	ldr	r3, [pc, #192]	; (8002448 <FOC_Interrupt+0x618>)
 8002386:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			break;
 800238a:	e0bf      	b.n	800250c <FOC_Interrupt+0x6dc>
		case 4:
			foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1;
 800238c:	4b2e      	ldr	r3, [pc, #184]	; (8002448 <FOC_Interrupt+0x618>)
 800238e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe f9fb 	bl	800078c <__aeabi_f2d>
 8002396:	f04f 0200 	mov.w	r2, #0
 800239a:	4b2c      	ldr	r3, [pc, #176]	; (800244c <FOC_Interrupt+0x61c>)
 800239c:	f7fd ff68 	bl	8000270 <__aeabi_dmul>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	4614      	mov	r4, r2
 80023a6:	461d      	mov	r5, r3
 80023a8:	4b27      	ldr	r3, [pc, #156]	; (8002448 <FOC_Interrupt+0x618>)
 80023aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe f9ed 	bl	800078c <__aeabi_f2d>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4620      	mov	r0, r4
 80023b8:	4629      	mov	r1, r5
 80023ba:	f7fe f889 	bl	80004d0 <__adddf3>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	4610      	mov	r0, r2
 80023c4:	4619      	mov	r1, r3
 80023c6:	f7fe fae9 	bl	800099c <__aeabi_d2f>
 80023ca:	4603      	mov	r3, r0
 80023cc:	4a1e      	ldr	r2, [pc, #120]	; (8002448 <FOC_Interrupt+0x618>)
 80023ce:	6513      	str	r3, [r2, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 80023d0:	4b1d      	ldr	r3, [pc, #116]	; (8002448 <FOC_Interrupt+0x618>)
 80023d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe f9d9 	bl	800078c <__aeabi_f2d>
 80023da:	f04f 0200 	mov.w	r2, #0
 80023de:	4b1b      	ldr	r3, [pc, #108]	; (800244c <FOC_Interrupt+0x61c>)
 80023e0:	f7fd ff46 	bl	8000270 <__aeabi_dmul>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	4614      	mov	r4, r2
 80023ea:	461d      	mov	r5, r3
 80023ec:	4b16      	ldr	r3, [pc, #88]	; (8002448 <FOC_Interrupt+0x618>)
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7fe f9cb 	bl	800078c <__aeabi_f2d>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	4620      	mov	r0, r4
 80023fc:	4629      	mov	r1, r5
 80023fe:	f7fe f867 	bl	80004d0 <__adddf3>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4614      	mov	r4, r2
 8002408:	461d      	mov	r5, r3
 800240a:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <FOC_Interrupt+0x618>)
 800240c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240e:	4618      	mov	r0, r3
 8002410:	f7fe f9bc 	bl	800078c <__aeabi_f2d>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4620      	mov	r0, r4
 800241a:	4629      	mov	r1, r5
 800241c:	f7fe f858 	bl	80004d0 <__adddf3>
 8002420:	4602      	mov	r2, r0
 8002422:	460b      	mov	r3, r1
 8002424:	4610      	mov	r0, r2
 8002426:	4619      	mov	r1, r3
 8002428:	f7fe fab8 	bl	800099c <__aeabi_d2f>
 800242c:	4603      	mov	r3, r0
 800242e:	4a06      	ldr	r2, [pc, #24]	; (8002448 <FOC_Interrupt+0x618>)
 8002430:	6593      	str	r3, [r2, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0;
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <FOC_Interrupt+0x618>)
 8002434:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002438:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800243c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002440:	4b01      	ldr	r3, [pc, #4]	; (8002448 <FOC_Interrupt+0x618>)
 8002442:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			break;
 8002446:	e061      	b.n	800250c <FOC_Interrupt+0x6dc>
 8002448:	200001b8 	.word	0x200001b8
 800244c:	3fe00000 	.word	0x3fe00000
		case 5:
			foc.PWM_A = 0.5*foc.DC_0;
 8002450:	4b55      	ldr	r3, [pc, #340]	; (80025a8 <FOC_Interrupt+0x778>)
 8002452:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002456:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800245a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800245e:	4b52      	ldr	r3, [pc, #328]	; (80025a8 <FOC_Interrupt+0x778>)
 8002460:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8002464:	4b50      	ldr	r3, [pc, #320]	; (80025a8 <FOC_Interrupt+0x778>)
 8002466:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe f98f 	bl	800078c <__aeabi_f2d>
 800246e:	f04f 0200 	mov.w	r2, #0
 8002472:	4b4e      	ldr	r3, [pc, #312]	; (80025ac <FOC_Interrupt+0x77c>)
 8002474:	f7fd fefc 	bl	8000270 <__aeabi_dmul>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	4614      	mov	r4, r2
 800247e:	461d      	mov	r5, r3
 8002480:	4b49      	ldr	r3, [pc, #292]	; (80025a8 <FOC_Interrupt+0x778>)
 8002482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe f981 	bl	800078c <__aeabi_f2d>
 800248a:	4602      	mov	r2, r0
 800248c:	460b      	mov	r3, r1
 800248e:	4620      	mov	r0, r4
 8002490:	4629      	mov	r1, r5
 8002492:	f7fe f81d 	bl	80004d0 <__adddf3>
 8002496:	4602      	mov	r2, r0
 8002498:	460b      	mov	r3, r1
 800249a:	4614      	mov	r4, r2
 800249c:	461d      	mov	r5, r3
 800249e:	4b42      	ldr	r3, [pc, #264]	; (80025a8 <FOC_Interrupt+0x778>)
 80024a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe f972 	bl	800078c <__aeabi_f2d>
 80024a8:	4602      	mov	r2, r0
 80024aa:	460b      	mov	r3, r1
 80024ac:	4620      	mov	r0, r4
 80024ae:	4629      	mov	r1, r5
 80024b0:	f7fe f80e 	bl	80004d0 <__adddf3>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4610      	mov	r0, r2
 80024ba:	4619      	mov	r1, r3
 80024bc:	f7fe fa6e 	bl	800099c <__aeabi_d2f>
 80024c0:	4603      	mov	r3, r0
 80024c2:	4a39      	ldr	r2, [pc, #228]	; (80025a8 <FOC_Interrupt+0x778>)
 80024c4:	6593      	str	r3, [r2, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0 + foc.DC_2;
 80024c6:	4b38      	ldr	r3, [pc, #224]	; (80025a8 <FOC_Interrupt+0x778>)
 80024c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe f95e 	bl	800078c <__aeabi_f2d>
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	4b35      	ldr	r3, [pc, #212]	; (80025ac <FOC_Interrupt+0x77c>)
 80024d6:	f7fd fecb 	bl	8000270 <__aeabi_dmul>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4614      	mov	r4, r2
 80024e0:	461d      	mov	r5, r3
 80024e2:	4b31      	ldr	r3, [pc, #196]	; (80025a8 <FOC_Interrupt+0x778>)
 80024e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe f950 	bl	800078c <__aeabi_f2d>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4620      	mov	r0, r4
 80024f2:	4629      	mov	r1, r5
 80024f4:	f7fd ffec 	bl	80004d0 <__adddf3>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	4610      	mov	r0, r2
 80024fe:	4619      	mov	r1, r3
 8002500:	f7fe fa4c 	bl	800099c <__aeabi_d2f>
 8002504:	4603      	mov	r3, r0
 8002506:	4a28      	ldr	r2, [pc, #160]	; (80025a8 <FOC_Interrupt+0x778>)
 8002508:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 800250a:	bf00      	nop
	}

	Set_PWM3(foc.PWM_Reg_Max*(1.0f-foc.PWM_A),foc.PWM_Reg_Max*(1.0f-foc.PWM_B),foc.PWM_Reg_Max*(1.0f-foc.PWM_C));
 800250c:	4b26      	ldr	r3, [pc, #152]	; (80025a8 <FOC_Interrupt+0x778>)
 800250e:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8002512:	ee07 3a90 	vmov	s15, r3
 8002516:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800251a:	4b23      	ldr	r3, [pc, #140]	; (80025a8 <FOC_Interrupt+0x778>)
 800251c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002520:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002524:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800252c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002530:	ee17 3a90 	vmov	r3, s15
 8002534:	b29b      	uxth	r3, r3
 8002536:	4a1c      	ldr	r2, [pc, #112]	; (80025a8 <FOC_Interrupt+0x778>)
 8002538:	f8b2 204c 	ldrh.w	r2, [r2, #76]	; 0x4c
 800253c:	ee07 2a90 	vmov	s15, r2
 8002540:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002544:	4a18      	ldr	r2, [pc, #96]	; (80025a8 <FOC_Interrupt+0x778>)
 8002546:	edd2 7a16 	vldr	s15, [r2, #88]	; 0x58
 800254a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800254e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800255a:	ee17 2a90 	vmov	r2, s15
 800255e:	b291      	uxth	r1, r2
 8002560:	4a11      	ldr	r2, [pc, #68]	; (80025a8 <FOC_Interrupt+0x778>)
 8002562:	f8b2 204c 	ldrh.w	r2, [r2, #76]	; 0x4c
 8002566:	ee07 2a90 	vmov	s15, r2
 800256a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800256e:	4a0e      	ldr	r2, [pc, #56]	; (80025a8 <FOC_Interrupt+0x778>)
 8002570:	edd2 7a15 	vldr	s15, [r2, #84]	; 0x54
 8002574:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002578:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800257c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002580:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002584:	ee17 2a90 	vmov	r2, s15
 8002588:	b292      	uxth	r2, r2
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff fbdc 	bl	8001d48 <Set_PWM3>

	/* LED off */
	HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, 0);
 8002590:	2200      	movs	r2, #0
 8002592:	2102      	movs	r1, #2
 8002594:	4806      	ldr	r0, [pc, #24]	; (80025b0 <FOC_Interrupt+0x780>)
 8002596:	f002 ff4b 	bl	8005430 <HAL_GPIO_WritePin>
}
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	ecbd 8b02 	vpop	{d8}
 80025a4:	bdb0      	pop	{r4, r5, r7, pc}
 80025a6:	bf00      	nop
 80025a8:	200001b8 	.word	0x200001b8
 80025ac:	3fe00000 	.word	0x3fe00000
 80025b0:	40020000 	.word	0x40020000

080025b4 <CAN_Interrupt>:
void  CAN_Interrupt(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
	// Get CAN message
		// 4b  Unused
		// 12b Position
		// 16b Velocity
		// 16b Torque
	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &can.rx_header, can.rx_data);
 80025ba:	4b4e      	ldr	r3, [pc, #312]	; (80026f4 <CAN_Interrupt+0x140>)
 80025bc:	4a4e      	ldr	r2, [pc, #312]	; (80026f8 <CAN_Interrupt+0x144>)
 80025be:	2100      	movs	r1, #0
 80025c0:	484e      	ldr	r0, [pc, #312]	; (80026fc <CAN_Interrupt+0x148>)
 80025c2:	f001 fdb4 	bl	800412e <HAL_CAN_GetRxMessage>
		// 8b  temp
		// 12b position
		// 14b velocity
		// 14b torque
	uint32_t TxMailbox;
	uint16_t temp_vel = 0b0011111111111111;
 80025c6:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80025ca:	81fb      	strh	r3, [r7, #14]
	uint16_t temp_tor = 0b0011111111111111;
 80025cc:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80025d0:	81bb      	strh	r3, [r7, #12]

	can.tx_data[0] = (uint8_t) (((float)adc.Temp_Fil*adc.VDDA/4095.0f)-adc.Temp_V_Offset)/adc.Temp_Slope;
 80025d2:	4b4b      	ldr	r3, [pc, #300]	; (8002700 <CAN_Interrupt+0x14c>)
 80025d4:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 80025d8:	ee07 3a90 	vmov	s15, r3
 80025dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025e0:	4b47      	ldr	r3, [pc, #284]	; (8002700 <CAN_Interrupt+0x14c>)
 80025e2:	edd3 7a00 	vldr	s15, [r3]
 80025e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ea:	eddf 6a46 	vldr	s13, [pc, #280]	; 8002704 <CAN_Interrupt+0x150>
 80025ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025f2:	4b43      	ldr	r3, [pc, #268]	; (8002700 <CAN_Interrupt+0x14c>)
 80025f4:	edd3 7a08 	vldr	s15, [r3, #32]
 80025f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002600:	edc7 7a01 	vstr	s15, [r7, #4]
 8002604:	793b      	ldrb	r3, [r7, #4]
 8002606:	b2db      	uxtb	r3, r3
 8002608:	ee07 3a90 	vmov	s15, r3
 800260c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002610:	4b3b      	ldr	r3, [pc, #236]	; (8002700 <CAN_Interrupt+0x14c>)
 8002612:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800261a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800261e:	edc7 7a01 	vstr	s15, [r7, #4]
 8002622:	793b      	ldrb	r3, [r7, #4]
 8002624:	b2da      	uxtb	r2, r3
 8002626:	4b38      	ldr	r3, [pc, #224]	; (8002708 <CAN_Interrupt+0x154>)
 8002628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	can.tx_data[1] = (uint8_t) (enc.IIF_Raw>>4);
 800262c:	4b37      	ldr	r3, [pc, #220]	; (800270c <CAN_Interrupt+0x158>)
 800262e:	8a1b      	ldrh	r3, [r3, #16]
 8002630:	091b      	lsrs	r3, r3, #4
 8002632:	b29b      	uxth	r3, r3
 8002634:	b2da      	uxtb	r2, r3
 8002636:	4b34      	ldr	r3, [pc, #208]	; (8002708 <CAN_Interrupt+0x154>)
 8002638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	can.tx_data[2] = (uint8_t) ((enc.IIF_Raw<<4) | ((temp_vel>>10) & 0b00001111));
 800263c:	4b33      	ldr	r3, [pc, #204]	; (800270c <CAN_Interrupt+0x158>)
 800263e:	8a1b      	ldrh	r3, [r3, #16]
 8002640:	011b      	lsls	r3, r3, #4
 8002642:	b25a      	sxtb	r2, r3
 8002644:	89fb      	ldrh	r3, [r7, #14]
 8002646:	0a9b      	lsrs	r3, r3, #10
 8002648:	b29b      	uxth	r3, r3
 800264a:	b25b      	sxtb	r3, r3
 800264c:	f003 030f 	and.w	r3, r3, #15
 8002650:	b25b      	sxtb	r3, r3
 8002652:	4313      	orrs	r3, r2
 8002654:	b25b      	sxtb	r3, r3
 8002656:	b2da      	uxtb	r2, r3
 8002658:	4b2b      	ldr	r3, [pc, #172]	; (8002708 <CAN_Interrupt+0x154>)
 800265a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	can.tx_data[3] = (uint8_t) (temp_vel>>2);
 800265e:	89fb      	ldrh	r3, [r7, #14]
 8002660:	089b      	lsrs	r3, r3, #2
 8002662:	b29b      	uxth	r3, r3
 8002664:	b2da      	uxtb	r2, r3
 8002666:	4b28      	ldr	r3, [pc, #160]	; (8002708 <CAN_Interrupt+0x154>)
 8002668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	can.tx_data[4] = (uint8_t) ((temp_vel<<6) | ((temp_tor>>8) & 0b00001111));
 800266c:	89fb      	ldrh	r3, [r7, #14]
 800266e:	019b      	lsls	r3, r3, #6
 8002670:	b25a      	sxtb	r2, r3
 8002672:	89bb      	ldrh	r3, [r7, #12]
 8002674:	0a1b      	lsrs	r3, r3, #8
 8002676:	b29b      	uxth	r3, r3
 8002678:	b25b      	sxtb	r3, r3
 800267a:	f003 030f 	and.w	r3, r3, #15
 800267e:	b25b      	sxtb	r3, r3
 8002680:	4313      	orrs	r3, r2
 8002682:	b25b      	sxtb	r3, r3
 8002684:	b2da      	uxtb	r2, r3
 8002686:	4b20      	ldr	r3, [pc, #128]	; (8002708 <CAN_Interrupt+0x154>)
 8002688:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	can.tx_data[5] = (uint8_t) (temp_tor);
 800268c:	89bb      	ldrh	r3, [r7, #12]
 800268e:	b2da      	uxtb	r2, r3
 8002690:	4b1d      	ldr	r3, [pc, #116]	; (8002708 <CAN_Interrupt+0x154>)
 8002692:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	// Send CAN message
	HAL_CAN_AddTxMessage(&hcan1, &can.tx_header, can.tx_data, &TxMailbox);
 8002696:	f107 0308 	add.w	r3, r7, #8
 800269a:	4a1d      	ldr	r2, [pc, #116]	; (8002710 <CAN_Interrupt+0x15c>)
 800269c:	491d      	ldr	r1, [pc, #116]	; (8002714 <CAN_Interrupt+0x160>)
 800269e:	4817      	ldr	r0, [pc, #92]	; (80026fc <CAN_Interrupt+0x148>)
 80026a0:	f001 fc6a 	bl	8003f78 <HAL_CAN_AddTxMessage>

	// if special commands, do function else unpack rx message
	if((can.rx_data[0]==0xFF) & (can.rx_data[1]==0xFF) & (can.rx_data[2]==0xFF) & (can.rx_data[3]==0xFF) & (can.rx_data[4]==0xFF))
 80026a4:	4b18      	ldr	r3, [pc, #96]	; (8002708 <CAN_Interrupt+0x154>)
 80026a6:	f893 2020 	ldrb.w	r2, [r3, #32]
 80026aa:	4b17      	ldr	r3, [pc, #92]	; (8002708 <CAN_Interrupt+0x154>)
 80026ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026b0:	4013      	ands	r3, r2
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	4b14      	ldr	r3, [pc, #80]	; (8002708 <CAN_Interrupt+0x154>)
 80026b6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80026ba:	4013      	ands	r3, r2
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4b12      	ldr	r3, [pc, #72]	; (8002708 <CAN_Interrupt+0x154>)
 80026c0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80026c4:	4013      	ands	r3, r2
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	4b0f      	ldr	r3, [pc, #60]	; (8002708 <CAN_Interrupt+0x154>)
 80026ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026ce:	4013      	ands	r3, r2
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2bff      	cmp	r3, #255	; 0xff
 80026d4:	d107      	bne.n	80026e6 <CAN_Interrupt+0x132>
	{
		switch (can.rx_data[5])
 80026d6:	4b0c      	ldr	r3, [pc, #48]	; (8002708 <CAN_Interrupt+0x154>)
 80026d8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <CAN_Interrupt+0x130>
 80026e0:	2b01      	cmp	r3, #1
		{
		case 0:
			break;
		case 1:
			break;
 80026e2:	e000      	b.n	80026e6 <CAN_Interrupt+0x132>
			break;
 80026e4:	bf00      	nop
	else
	{
		// unpack and update target values
	}

	can.timeout = 0;	// reset timeout timer
 80026e6:	4b08      	ldr	r3, [pc, #32]	; (8002708 <CAN_Interrupt+0x154>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
}
 80026ec:	bf00      	nop
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	20000308 	.word	0x20000308
 80026f8:	200002ec 	.word	0x200002ec
 80026fc:	20000400 	.word	0x20000400
 8002700:	200002a4 	.word	0x200002a4
 8002704:	457ff000 	.word	0x457ff000
 8002708:	200002e8 	.word	0x200002e8
 800270c:	200001a0 	.word	0x200001a0
 8002710:	20000328 	.word	0x20000328
 8002714:	20000310 	.word	0x20000310

08002718 <LED_Blink>:

// Misc
void LED_Blink(int N, uint32_t delay, GPIO_TypeDef* GPIOx, uint16_t GPIO_PIN)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
 8002724:	807b      	strh	r3, [r7, #2]
	for (int i = 0; i < N; ++i)
 8002726:	2300      	movs	r3, #0
 8002728:	617b      	str	r3, [r7, #20]
 800272a:	e014      	b.n	8002756 <LED_Blink+0x3e>
	{
		HAL_GPIO_WritePin(GPIOx,GPIO_PIN,1);
 800272c:	887b      	ldrh	r3, [r7, #2]
 800272e:	2201      	movs	r2, #1
 8002730:	4619      	mov	r1, r3
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f002 fe7c 	bl	8005430 <HAL_GPIO_WritePin>
		HAL_Delay(delay);
 8002738:	68b8      	ldr	r0, [r7, #8]
 800273a:	f000 fc15 	bl	8002f68 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOx,GPIO_PIN,0);
 800273e:	887b      	ldrh	r3, [r7, #2]
 8002740:	2200      	movs	r2, #0
 8002742:	4619      	mov	r1, r3
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f002 fe73 	bl	8005430 <HAL_GPIO_WritePin>
		HAL_Delay(delay);
 800274a:	68b8      	ldr	r0, [r7, #8]
 800274c:	f000 fc0c 	bl	8002f68 <HAL_Delay>
	for (int i = 0; i < N; ++i)
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	3301      	adds	r3, #1
 8002754:	617b      	str	r3, [r7, #20]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	429a      	cmp	r2, r3
 800275c:	dbe6      	blt.n	800272c <LED_Blink+0x14>
	}
}
 800275e:	bf00      	nop
 8002760:	bf00      	nop
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  Set_PWM3(0, 0, 0);	// turn off PWM
 800276c:	2200      	movs	r2, #0
 800276e:	2100      	movs	r1, #0
 8002770:	2000      	movs	r0, #0
 8002772:	f7ff fae9 	bl	8001d48 <Set_PWM3>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002776:	b672      	cpsid	i
}
 8002778:	bf00      	nop

  __disable_irq();

  while (1)
  {
	  LED_Blink(3,200,Y_LED_GPIO_Port,Y_LED_Pin);	HAL_Delay(200);	// S
 800277a:	2302      	movs	r3, #2
 800277c:	4a0c      	ldr	r2, [pc, #48]	; (80027b0 <Error_Handler+0x48>)
 800277e:	21c8      	movs	r1, #200	; 0xc8
 8002780:	2003      	movs	r0, #3
 8002782:	f7ff ffc9 	bl	8002718 <LED_Blink>
 8002786:	20c8      	movs	r0, #200	; 0xc8
 8002788:	f000 fbee 	bl	8002f68 <HAL_Delay>
	  LED_Blink(3,400,Y_LED_GPIO_Port,Y_LED_Pin);					// O
 800278c:	2302      	movs	r3, #2
 800278e:	4a08      	ldr	r2, [pc, #32]	; (80027b0 <Error_Handler+0x48>)
 8002790:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002794:	2003      	movs	r0, #3
 8002796:	f7ff ffbf 	bl	8002718 <LED_Blink>
	  LED_Blink(3,200,Y_LED_GPIO_Port,Y_LED_Pin);	HAL_Delay(800);	// S
 800279a:	2302      	movs	r3, #2
 800279c:	4a04      	ldr	r2, [pc, #16]	; (80027b0 <Error_Handler+0x48>)
 800279e:	21c8      	movs	r1, #200	; 0xc8
 80027a0:	2003      	movs	r0, #3
 80027a2:	f7ff ffb9 	bl	8002718 <LED_Blink>
 80027a6:	f44f 7048 	mov.w	r0, #800	; 0x320
 80027aa:	f000 fbdd 	bl	8002f68 <HAL_Delay>
	  LED_Blink(3,200,Y_LED_GPIO_Port,Y_LED_Pin);	HAL_Delay(200);	// S
 80027ae:	e7e4      	b.n	800277a <Error_Handler+0x12>
 80027b0:	40020000 	.word	0x40020000

080027b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	607b      	str	r3, [r7, #4]
 80027be:	4b10      	ldr	r3, [pc, #64]	; (8002800 <HAL_MspInit+0x4c>)
 80027c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c2:	4a0f      	ldr	r2, [pc, #60]	; (8002800 <HAL_MspInit+0x4c>)
 80027c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027c8:	6453      	str	r3, [r2, #68]	; 0x44
 80027ca:	4b0d      	ldr	r3, [pc, #52]	; (8002800 <HAL_MspInit+0x4c>)
 80027cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027d2:	607b      	str	r3, [r7, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	603b      	str	r3, [r7, #0]
 80027da:	4b09      	ldr	r3, [pc, #36]	; (8002800 <HAL_MspInit+0x4c>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	4a08      	ldr	r2, [pc, #32]	; (8002800 <HAL_MspInit+0x4c>)
 80027e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027e4:	6413      	str	r3, [r2, #64]	; 0x40
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_MspInit+0x4c>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ee:	603b      	str	r3, [r7, #0]
 80027f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	40023800 	.word	0x40023800

08002804 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b08e      	sub	sp, #56	; 0x38
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a6a      	ldr	r2, [pc, #424]	; (80029cc <HAL_ADC_MspInit+0x1c8>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d128      	bne.n	8002878 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	623b      	str	r3, [r7, #32]
 800282a:	4b69      	ldr	r3, [pc, #420]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 800282c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282e:	4a68      	ldr	r2, [pc, #416]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002834:	6453      	str	r3, [r2, #68]	; 0x44
 8002836:	4b66      	ldr	r3, [pc, #408]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800283e:	623b      	str	r3, [r7, #32]
 8002840:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
 8002846:	4b62      	ldr	r3, [pc, #392]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	4a61      	ldr	r2, [pc, #388]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	6313      	str	r3, [r2, #48]	; 0x30
 8002852:	4b5f      	ldr	r3, [pc, #380]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	61fb      	str	r3, [r7, #28]
 800285c:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = SO1_Pin;
 800285e:	2301      	movs	r3, #1
 8002860:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002862:	2303      	movs	r3, #3
 8002864:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002866:	2300      	movs	r3, #0
 8002868:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SO1_GPIO_Port, &GPIO_InitStruct);
 800286a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800286e:	4619      	mov	r1, r3
 8002870:	4858      	ldr	r0, [pc, #352]	; (80029d4 <HAL_ADC_MspInit+0x1d0>)
 8002872:	f002 fc29 	bl	80050c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002876:	e0a5      	b.n	80029c4 <HAL_ADC_MspInit+0x1c0>
  else if(hadc->Instance==ADC2)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a56      	ldr	r2, [pc, #344]	; (80029d8 <HAL_ADC_MspInit+0x1d4>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d128      	bne.n	80028d4 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002882:	2300      	movs	r3, #0
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	4b52      	ldr	r3, [pc, #328]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288a:	4a51      	ldr	r2, [pc, #324]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 800288c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002890:	6453      	str	r3, [r2, #68]	; 0x44
 8002892:	4b4f      	ldr	r3, [pc, #316]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800289a:	61bb      	str	r3, [r7, #24]
 800289c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
 80028a2:	4b4b      	ldr	r3, [pc, #300]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	4a4a      	ldr	r2, [pc, #296]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 80028a8:	f043 0304 	orr.w	r3, r3, #4
 80028ac:	6313      	str	r3, [r2, #48]	; 0x30
 80028ae:	4b48      	ldr	r3, [pc, #288]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SO2_Pin;
 80028ba:	2320      	movs	r3, #32
 80028bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028be:	2303      	movs	r3, #3
 80028c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SO2_GPIO_Port, &GPIO_InitStruct);
 80028c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028ca:	4619      	mov	r1, r3
 80028cc:	4843      	ldr	r0, [pc, #268]	; (80029dc <HAL_ADC_MspInit+0x1d8>)
 80028ce:	f002 fbfb 	bl	80050c8 <HAL_GPIO_Init>
}
 80028d2:	e077      	b.n	80029c4 <HAL_ADC_MspInit+0x1c0>
  else if(hadc->Instance==ADC3)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a41      	ldr	r2, [pc, #260]	; (80029e0 <HAL_ADC_MspInit+0x1dc>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d172      	bne.n	80029c4 <HAL_ADC_MspInit+0x1c0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	613b      	str	r3, [r7, #16]
 80028e2:	4b3b      	ldr	r3, [pc, #236]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 80028e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e6:	4a3a      	ldr	r2, [pc, #232]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 80028e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ec:	6453      	str	r3, [r2, #68]	; 0x44
 80028ee:	4b38      	ldr	r3, [pc, #224]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	4b34      	ldr	r3, [pc, #208]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002902:	4a33      	ldr	r2, [pc, #204]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002904:	f043 0304 	orr.w	r3, r3, #4
 8002908:	6313      	str	r3, [r2, #48]	; 0x30
 800290a:	4b31      	ldr	r3, [pc, #196]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	4b2d      	ldr	r3, [pc, #180]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291e:	4a2c      	ldr	r2, [pc, #176]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	6313      	str	r3, [r2, #48]	; 0x30
 8002926:	4b2a      	ldr	r3, [pc, #168]	; (80029d0 <HAL_ADC_MspInit+0x1cc>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	60bb      	str	r3, [r7, #8]
 8002930:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TEMP_Pin;
 8002932:	2304      	movs	r3, #4
 8002934:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002936:	2303      	movs	r3, #3
 8002938:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 800293e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002942:	4619      	mov	r1, r3
 8002944:	4825      	ldr	r0, [pc, #148]	; (80029dc <HAL_ADC_MspInit+0x1d8>)
 8002946:	f002 fbbf 	bl	80050c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PVDD_Pin;
 800294a:	2308      	movs	r3, #8
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800294e:	2303      	movs	r3, #3
 8002950:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PVDD_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800295a:	4619      	mov	r1, r3
 800295c:	4821      	ldr	r0, [pc, #132]	; (80029e4 <HAL_ADC_MspInit+0x1e0>)
 800295e:	f002 fbb3 	bl	80050c8 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream0;
 8002962:	4b21      	ldr	r3, [pc, #132]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 8002964:	4a21      	ldr	r2, [pc, #132]	; (80029ec <HAL_ADC_MspInit+0x1e8>)
 8002966:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8002968:	4b1f      	ldr	r3, [pc, #124]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 800296a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800296e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002970:	4b1d      	ldr	r3, [pc, #116]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 8002972:	2200      	movs	r2, #0
 8002974:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002976:	4b1c      	ldr	r3, [pc, #112]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 8002978:	2200      	movs	r2, #0
 800297a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800297c:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 800297e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002982:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002984:	4b18      	ldr	r3, [pc, #96]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 8002986:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800298a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800298c:	4b16      	ldr	r3, [pc, #88]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 800298e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002992:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002994:	4b14      	ldr	r3, [pc, #80]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 8002996:	f44f 7280 	mov.w	r2, #256	; 0x100
 800299a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800299c:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 800299e:	2200      	movs	r2, #0
 80029a0:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029a2:	4b11      	ldr	r3, [pc, #68]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80029a8:	480f      	ldr	r0, [pc, #60]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 80029aa:	f002 f81d 	bl	80049e8 <HAL_DMA_Init>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <HAL_ADC_MspInit+0x1b4>
      Error_Handler();
 80029b4:	f7ff fed8 	bl	8002768 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a0b      	ldr	r2, [pc, #44]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 80029bc:	639a      	str	r2, [r3, #56]	; 0x38
 80029be:	4a0a      	ldr	r2, [pc, #40]	; (80029e8 <HAL_ADC_MspInit+0x1e4>)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80029c4:	bf00      	nop
 80029c6:	3738      	adds	r7, #56	; 0x38
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40012000 	.word	0x40012000
 80029d0:	40023800 	.word	0x40023800
 80029d4:	40020400 	.word	0x40020400
 80029d8:	40012100 	.word	0x40012100
 80029dc:	40020800 	.word	0x40020800
 80029e0:	40012200 	.word	0x40012200
 80029e4:	40020000 	.word	0x40020000
 80029e8:	20000140 	.word	0x20000140
 80029ec:	40026410 	.word	0x40026410

080029f0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08a      	sub	sp, #40	; 0x28
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	f107 0314 	add.w	r3, r7, #20
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a1d      	ldr	r2, [pc, #116]	; (8002a84 <HAL_CAN_MspInit+0x94>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d134      	bne.n	8002a7c <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	613b      	str	r3, [r7, #16]
 8002a16:	4b1c      	ldr	r3, [pc, #112]	; (8002a88 <HAL_CAN_MspInit+0x98>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	4a1b      	ldr	r2, [pc, #108]	; (8002a88 <HAL_CAN_MspInit+0x98>)
 8002a1c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a20:	6413      	str	r3, [r2, #64]	; 0x40
 8002a22:	4b19      	ldr	r3, [pc, #100]	; (8002a88 <HAL_CAN_MspInit+0x98>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a2a:	613b      	str	r3, [r7, #16]
 8002a2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	4b15      	ldr	r3, [pc, #84]	; (8002a88 <HAL_CAN_MspInit+0x98>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	4a14      	ldr	r2, [pc, #80]	; (8002a88 <HAL_CAN_MspInit+0x98>)
 8002a38:	f043 0302 	orr.w	r3, r3, #2
 8002a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3e:	4b12      	ldr	r3, [pc, #72]	; (8002a88 <HAL_CAN_MspInit+0x98>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a4a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a50:	2302      	movs	r3, #2
 8002a52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002a5c:	2309      	movs	r3, #9
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a60:	f107 0314 	add.w	r3, r7, #20
 8002a64:	4619      	mov	r1, r3
 8002a66:	4809      	ldr	r0, [pc, #36]	; (8002a8c <HAL_CAN_MspInit+0x9c>)
 8002a68:	f002 fb2e 	bl	80050c8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2102      	movs	r1, #2
 8002a70:	2014      	movs	r0, #20
 8002a72:	f001 ff82 	bl	800497a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002a76:	2014      	movs	r0, #20
 8002a78:	f001 ff9b 	bl	80049b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002a7c:	bf00      	nop
 8002a7e:	3728      	adds	r7, #40	; 0x28
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40006400 	.word	0x40006400
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	40020400 	.word	0x40020400

08002a90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08c      	sub	sp, #48	; 0x30
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a98:	f107 031c 	add.w	r3, r7, #28
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a32      	ldr	r2, [pc, #200]	; (8002b78 <HAL_SPI_MspInit+0xe8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d12c      	bne.n	8002b0c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61bb      	str	r3, [r7, #24]
 8002ab6:	4b31      	ldr	r3, [pc, #196]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aba:	4a30      	ldr	r2, [pc, #192]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002abc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ac2:	4b2e      	ldr	r3, [pc, #184]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aca:	61bb      	str	r3, [r7, #24]
 8002acc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
 8002ad2:	4b2a      	ldr	r3, [pc, #168]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	4a29      	ldr	r2, [pc, #164]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ade:	4b27      	ldr	r3, [pc, #156]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8002aea:	23b0      	movs	r3, #176	; 0xb0
 8002aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aee:	2302      	movs	r3, #2
 8002af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af6:	2303      	movs	r3, #3
 8002af8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002afa:	2305      	movs	r3, #5
 8002afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afe:	f107 031c 	add.w	r3, r7, #28
 8002b02:	4619      	mov	r1, r3
 8002b04:	481e      	ldr	r0, [pc, #120]	; (8002b80 <HAL_SPI_MspInit+0xf0>)
 8002b06:	f002 fadf 	bl	80050c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002b0a:	e031      	b.n	8002b70 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a1c      	ldr	r2, [pc, #112]	; (8002b84 <HAL_SPI_MspInit+0xf4>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d12c      	bne.n	8002b70 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b16:	2300      	movs	r3, #0
 8002b18:	613b      	str	r3, [r7, #16]
 8002b1a:	4b18      	ldr	r3, [pc, #96]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	4a17      	ldr	r2, [pc, #92]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b24:	6413      	str	r3, [r2, #64]	; 0x40
 8002b26:	4b15      	ldr	r3, [pc, #84]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b32:	2300      	movs	r3, #0
 8002b34:	60fb      	str	r3, [r7, #12]
 8002b36:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3a:	4a10      	ldr	r2, [pc, #64]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002b3c:	f043 0302 	orr.w	r3, r3, #2
 8002b40:	6313      	str	r3, [r2, #48]	; 0x30
 8002b42:	4b0e      	ldr	r3, [pc, #56]	; (8002b7c <HAL_SPI_MspInit+0xec>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	60fb      	str	r3, [r7, #12]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002b4e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b54:	2302      	movs	r3, #2
 8002b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b60:	2305      	movs	r3, #5
 8002b62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b64:	f107 031c 	add.w	r3, r7, #28
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4807      	ldr	r0, [pc, #28]	; (8002b88 <HAL_SPI_MspInit+0xf8>)
 8002b6c:	f002 faac 	bl	80050c8 <HAL_GPIO_Init>
}
 8002b70:	bf00      	nop
 8002b72:	3730      	adds	r7, #48	; 0x30
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40013000 	.word	0x40013000
 8002b7c:	40023800 	.word	0x40023800
 8002b80:	40020000 	.word	0x40020000
 8002b84:	40003800 	.word	0x40003800
 8002b88:	40020400 	.word	0x40020400

08002b8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a0e      	ldr	r2, [pc, #56]	; (8002bd4 <HAL_TIM_Base_MspInit+0x48>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d115      	bne.n	8002bca <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	; (8002bd8 <HAL_TIM_Base_MspInit+0x4c>)
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	4a0c      	ldr	r2, [pc, #48]	; (8002bd8 <HAL_TIM_Base_MspInit+0x4c>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6453      	str	r3, [r2, #68]	; 0x44
 8002bae:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <HAL_TIM_Base_MspInit+0x4c>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	2019      	movs	r0, #25
 8002bc0:	f001 fedb 	bl	800497a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002bc4:	2019      	movs	r0, #25
 8002bc6:	f001 fef4 	bl	80049b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002bca:	bf00      	nop
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	40010000 	.word	0x40010000
 8002bd8:	40023800 	.word	0x40023800

08002bdc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b088      	sub	sp, #32
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be4:	f107 030c 	add.w	r3, r7, #12
 8002be8:	2200      	movs	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	605a      	str	r2, [r3, #4]
 8002bee:	609a      	str	r2, [r3, #8]
 8002bf0:	60da      	str	r2, [r3, #12]
 8002bf2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a12      	ldr	r2, [pc, #72]	; (8002c44 <HAL_TIM_MspPostInit+0x68>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d11e      	bne.n	8002c3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60bb      	str	r3, [r7, #8]
 8002c02:	4b11      	ldr	r3, [pc, #68]	; (8002c48 <HAL_TIM_MspPostInit+0x6c>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	4a10      	ldr	r2, [pc, #64]	; (8002c48 <HAL_TIM_MspPostInit+0x6c>)
 8002c08:	f043 0301 	orr.w	r3, r3, #1
 8002c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c0e:	4b0e      	ldr	r3, [pc, #56]	; (8002c48 <HAL_TIM_MspPostInit+0x6c>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	60bb      	str	r3, [r7, #8]
 8002c18:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = Phase_B_Pin|Phase_C_Pin|Phase_A_Pin;
 8002c1a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002c1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c20:	2302      	movs	r3, #2
 8002c22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c30:	f107 030c 	add.w	r3, r7, #12
 8002c34:	4619      	mov	r1, r3
 8002c36:	4805      	ldr	r0, [pc, #20]	; (8002c4c <HAL_TIM_MspPostInit+0x70>)
 8002c38:	f002 fa46 	bl	80050c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c3c:	bf00      	nop
 8002c3e:	3720      	adds	r7, #32
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40010000 	.word	0x40010000
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40020000 	.word	0x40020000

08002c50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c54:	e7fe      	b.n	8002c54 <NMI_Handler+0x4>

08002c56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c56:	b480      	push	{r7}
 8002c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c5a:	e7fe      	b.n	8002c5a <HardFault_Handler+0x4>

08002c5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c60:	e7fe      	b.n	8002c60 <MemManage_Handler+0x4>

08002c62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c62:	b480      	push	{r7}
 8002c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c66:	e7fe      	b.n	8002c66 <BusFault_Handler+0x4>

08002c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c6c:	e7fe      	b.n	8002c6c <UsageFault_Handler+0x4>

08002c6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c9c:	f000 f944 	bl	8002f28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ca0:	bf00      	nop
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002ca8:	4803      	ldr	r0, [pc, #12]	; (8002cb8 <CAN1_RX0_IRQHandler+0x14>)
 8002caa:	f001 fb52 	bl	8004352 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
  CAN_Interrupt();
 8002cae:	f7ff fc81 	bl	80025b4 <CAN_Interrupt>
  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000400 	.word	0x20000400

08002cbc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002cc0:	2040      	movs	r0, #64	; 0x40
 8002cc2:	f002 fbcf 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  IF_B_Int();
 8002cc6:	f7fe fff3 	bl	8001cb0 <IF_B_Int>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
	...

08002cd0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
  FOC_Interrupt();
 8002cd4:	f7ff f8ac 	bl	8001e30 <FOC_Interrupt>
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002cd8:	4802      	ldr	r0, [pc, #8]	; (8002ce4 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002cda:	f003 ff85 	bl	8006be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20000358 	.word	0x20000358

08002ce8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002cec:	4802      	ldr	r0, [pc, #8]	; (8002cf8 <DMA2_Stream0_IRQHandler+0x10>)
 8002cee:	f001 ff81 	bl	8004bf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20000140 	.word	0x20000140

08002cfc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d08:	2300      	movs	r3, #0
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	e00a      	b.n	8002d24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d0e:	f3af 8000 	nop.w
 8002d12:	4601      	mov	r1, r0
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	60ba      	str	r2, [r7, #8]
 8002d1a:	b2ca      	uxtb	r2, r1
 8002d1c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	3301      	adds	r3, #1
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	dbf0      	blt.n	8002d0e <_read+0x12>
	}

return len;
 8002d2c:	687b      	ldr	r3, [r7, #4]
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
	return -1;
 8002d3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr

08002d4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
 8002d56:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d5e:	605a      	str	r2, [r3, #4]
	return 0;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <_isatty>:

int _isatty(int file)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
	return 1;
 8002d76:	2301      	movs	r3, #1
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
	return 0;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
	...

08002da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002da8:	4a14      	ldr	r2, [pc, #80]	; (8002dfc <_sbrk+0x5c>)
 8002daa:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <_sbrk+0x60>)
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002db4:	4b13      	ldr	r3, [pc, #76]	; (8002e04 <_sbrk+0x64>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d102      	bne.n	8002dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dbc:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <_sbrk+0x64>)
 8002dbe:	4a12      	ldr	r2, [pc, #72]	; (8002e08 <_sbrk+0x68>)
 8002dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dc2:	4b10      	ldr	r3, [pc, #64]	; (8002e04 <_sbrk+0x64>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4413      	add	r3, r2
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d207      	bcs.n	8002de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dd0:	f004 fdb8 	bl	8007944 <__errno>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	220c      	movs	r2, #12
 8002dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295
 8002dde:	e009      	b.n	8002df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <_sbrk+0x64>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002de6:	4b07      	ldr	r3, [pc, #28]	; (8002e04 <_sbrk+0x64>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4413      	add	r3, r2
 8002dee:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <_sbrk+0x64>)
 8002df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002df2:	68fb      	ldr	r3, [r7, #12]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	20020000 	.word	0x20020000
 8002e00:	00004000 	.word	0x00004000
 8002e04:	20000094 	.word	0x20000094
 8002e08:	20000460 	.word	0x20000460

08002e0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <SystemInit+0x20>)
 8002e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e16:	4a05      	ldr	r2, [pc, #20]	; (8002e2c <SystemInit+0x20>)
 8002e18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	e000ed00 	.word	0xe000ed00

08002e30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e68 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e34:	480d      	ldr	r0, [pc, #52]	; (8002e6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e36:	490e      	ldr	r1, [pc, #56]	; (8002e70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e38:	4a0e      	ldr	r2, [pc, #56]	; (8002e74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e3c:	e002      	b.n	8002e44 <LoopCopyDataInit>

08002e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e42:	3304      	adds	r3, #4

08002e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e48:	d3f9      	bcc.n	8002e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e4a:	4a0b      	ldr	r2, [pc, #44]	; (8002e78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e4c:	4c0b      	ldr	r4, [pc, #44]	; (8002e7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e50:	e001      	b.n	8002e56 <LoopFillZerobss>

08002e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e54:	3204      	adds	r2, #4

08002e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e58:	d3fb      	bcc.n	8002e52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e5a:	f7ff ffd7 	bl	8002e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e5e:	f004 fd77 	bl	8007950 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e62:	f7fd ffad 	bl	8000dc0 <main>
  bx  lr    
 8002e66:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e70:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002e74:	080092ec 	.word	0x080092ec
  ldr r2, =_sbss
 8002e78:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002e7c:	2000045c 	.word	0x2000045c

08002e80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e80:	e7fe      	b.n	8002e80 <ADC_IRQHandler>
	...

08002e84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e88:	4b0e      	ldr	r3, [pc, #56]	; (8002ec4 <HAL_Init+0x40>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a0d      	ldr	r2, [pc, #52]	; (8002ec4 <HAL_Init+0x40>)
 8002e8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e94:	4b0b      	ldr	r3, [pc, #44]	; (8002ec4 <HAL_Init+0x40>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a0a      	ldr	r2, [pc, #40]	; (8002ec4 <HAL_Init+0x40>)
 8002e9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ea0:	4b08      	ldr	r3, [pc, #32]	; (8002ec4 <HAL_Init+0x40>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a07      	ldr	r2, [pc, #28]	; (8002ec4 <HAL_Init+0x40>)
 8002ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002eac:	2003      	movs	r0, #3
 8002eae:	f001 fd59 	bl	8004964 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	f000 f808 	bl	8002ec8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002eb8:	f7ff fc7c 	bl	80027b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40023c00 	.word	0x40023c00

08002ec8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ed0:	4b12      	ldr	r3, [pc, #72]	; (8002f1c <HAL_InitTick+0x54>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4b12      	ldr	r3, [pc, #72]	; (8002f20 <HAL_InitTick+0x58>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	4619      	mov	r1, r3
 8002eda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ede:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f001 fd71 	bl	80049ce <HAL_SYSTICK_Config>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e00e      	b.n	8002f14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2b0f      	cmp	r3, #15
 8002efa:	d80a      	bhi.n	8002f12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002efc:	2200      	movs	r2, #0
 8002efe:	6879      	ldr	r1, [r7, #4]
 8002f00:	f04f 30ff 	mov.w	r0, #4294967295
 8002f04:	f001 fd39 	bl	800497a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f08:	4a06      	ldr	r2, [pc, #24]	; (8002f24 <HAL_InitTick+0x5c>)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	e000      	b.n	8002f14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3708      	adds	r7, #8
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	20000000 	.word	0x20000000
 8002f20:	20000008 	.word	0x20000008
 8002f24:	20000004 	.word	0x20000004

08002f28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f2c:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <HAL_IncTick+0x20>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	461a      	mov	r2, r3
 8002f32:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <HAL_IncTick+0x24>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4413      	add	r3, r2
 8002f38:	4a04      	ldr	r2, [pc, #16]	; (8002f4c <HAL_IncTick+0x24>)
 8002f3a:	6013      	str	r3, [r2, #0]
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	20000008 	.word	0x20000008
 8002f4c:	20000448 	.word	0x20000448

08002f50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return uwTick;
 8002f54:	4b03      	ldr	r3, [pc, #12]	; (8002f64 <HAL_GetTick+0x14>)
 8002f56:	681b      	ldr	r3, [r3, #0]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	20000448 	.word	0x20000448

08002f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f70:	f7ff ffee 	bl	8002f50 <HAL_GetTick>
 8002f74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f80:	d005      	beq.n	8002f8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f82:	4b0a      	ldr	r3, [pc, #40]	; (8002fac <HAL_Delay+0x44>)
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	461a      	mov	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f8e:	bf00      	nop
 8002f90:	f7ff ffde 	bl	8002f50 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d8f7      	bhi.n	8002f90 <HAL_Delay+0x28>
  {
  }
}
 8002fa0:	bf00      	nop
 8002fa2:	bf00      	nop
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20000008 	.word	0x20000008

08002fb0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e033      	b.n	800302e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d109      	bne.n	8002fe2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7ff fc18 	bl	8002804 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f003 0310 	and.w	r3, r3, #16
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d118      	bne.n	8003020 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ff6:	f023 0302 	bic.w	r3, r3, #2
 8002ffa:	f043 0202 	orr.w	r2, r3, #2
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 fbd4 	bl	80037b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003012:	f023 0303 	bic.w	r3, r3, #3
 8003016:	f043 0201 	orr.w	r2, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	641a      	str	r2, [r3, #64]	; 0x40
 800301e:	e001      	b.n	8003024 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800302c:	7bfb      	ldrb	r3, [r7, #15]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_ADC_Start+0x1a>
 800304e:	2302      	movs	r3, #2
 8003050:	e0b2      	b.n	80031b8 <HAL_ADC_Start+0x180>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b01      	cmp	r3, #1
 8003066:	d018      	beq.n	800309a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689a      	ldr	r2, [r3, #8]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 0201 	orr.w	r2, r2, #1
 8003076:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003078:	4b52      	ldr	r3, [pc, #328]	; (80031c4 <HAL_ADC_Start+0x18c>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a52      	ldr	r2, [pc, #328]	; (80031c8 <HAL_ADC_Start+0x190>)
 800307e:	fba2 2303 	umull	r2, r3, r2, r3
 8003082:	0c9a      	lsrs	r2, r3, #18
 8003084:	4613      	mov	r3, r2
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	4413      	add	r3, r2
 800308a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800308c:	e002      	b.n	8003094 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	3b01      	subs	r3, #1
 8003092:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f9      	bne.n	800308e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d17a      	bne.n	800319e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80030b0:	f023 0301 	bic.w	r3, r3, #1
 80030b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d007      	beq.n	80030da <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030e6:	d106      	bne.n	80030f6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ec:	f023 0206 	bic.w	r2, r3, #6
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	645a      	str	r2, [r3, #68]	; 0x44
 80030f4:	e002      	b.n	80030fc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003104:	4b31      	ldr	r3, [pc, #196]	; (80031cc <HAL_ADC_Start+0x194>)
 8003106:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003110:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f003 031f 	and.w	r3, r3, #31
 800311a:	2b00      	cmp	r3, #0
 800311c:	d12a      	bne.n	8003174 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a2b      	ldr	r2, [pc, #172]	; (80031d0 <HAL_ADC_Start+0x198>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d015      	beq.n	8003154 <HAL_ADC_Start+0x11c>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a29      	ldr	r2, [pc, #164]	; (80031d4 <HAL_ADC_Start+0x19c>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d105      	bne.n	800313e <HAL_ADC_Start+0x106>
 8003132:	4b26      	ldr	r3, [pc, #152]	; (80031cc <HAL_ADC_Start+0x194>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f003 031f 	and.w	r3, r3, #31
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00a      	beq.n	8003154 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a25      	ldr	r2, [pc, #148]	; (80031d8 <HAL_ADC_Start+0x1a0>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d136      	bne.n	80031b6 <HAL_ADC_Start+0x17e>
 8003148:	4b20      	ldr	r3, [pc, #128]	; (80031cc <HAL_ADC_Start+0x194>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f003 0310 	and.w	r3, r3, #16
 8003150:	2b00      	cmp	r3, #0
 8003152:	d130      	bne.n	80031b6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d129      	bne.n	80031b6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003170:	609a      	str	r2, [r3, #8]
 8003172:	e020      	b.n	80031b6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a15      	ldr	r2, [pc, #84]	; (80031d0 <HAL_ADC_Start+0x198>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d11b      	bne.n	80031b6 <HAL_ADC_Start+0x17e>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d114      	bne.n	80031b6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800319a:	609a      	str	r2, [r3, #8]
 800319c:	e00b      	b.n	80031b6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	f043 0210 	orr.w	r2, r3, #16
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ae:	f043 0201 	orr.w	r2, r3, #1
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	20000000 	.word	0x20000000
 80031c8:	431bde83 	.word	0x431bde83
 80031cc:	40012300 	.word	0x40012300
 80031d0:	40012000 	.word	0x40012000
 80031d4:	40012100 	.word	0x40012100
 80031d8:	40012200 	.word	0x40012200

080031dc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f8:	d113      	bne.n	8003222 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003204:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003208:	d10b      	bne.n	8003222 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	f043 0220 	orr.w	r2, r3, #32
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e063      	b.n	80032ea <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003222:	f7ff fe95 	bl	8002f50 <HAL_GetTick>
 8003226:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003228:	e021      	b.n	800326e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003230:	d01d      	beq.n	800326e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <HAL_ADC_PollForConversion+0x6c>
 8003238:	f7ff fe8a 	bl	8002f50 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	429a      	cmp	r2, r3
 8003246:	d212      	bcs.n	800326e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b02      	cmp	r3, #2
 8003254:	d00b      	beq.n	800326e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	f043 0204 	orr.w	r2, r3, #4
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e03d      	b.n	80032ea <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b02      	cmp	r3, #2
 800327a:	d1d6      	bne.n	800322a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f06f 0212 	mvn.w	r2, #18
 8003284:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d123      	bne.n	80032e8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d11f      	bne.n	80032e8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d006      	beq.n	80032c4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d111      	bne.n	80032e8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d105      	bne.n	80032e8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e0:	f043 0201 	orr.w	r2, r3, #1
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
	...

080032f4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003300:	2300      	movs	r3, #0
 8003302:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800330a:	2b01      	cmp	r3, #1
 800330c:	d101      	bne.n	8003312 <HAL_ADC_Start_DMA+0x1e>
 800330e:	2302      	movs	r3, #2
 8003310:	e0e9      	b.n	80034e6 <HAL_ADC_Start_DMA+0x1f2>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b01      	cmp	r3, #1
 8003326:	d018      	beq.n	800335a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f042 0201 	orr.w	r2, r2, #1
 8003336:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003338:	4b6d      	ldr	r3, [pc, #436]	; (80034f0 <HAL_ADC_Start_DMA+0x1fc>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a6d      	ldr	r2, [pc, #436]	; (80034f4 <HAL_ADC_Start_DMA+0x200>)
 800333e:	fba2 2303 	umull	r2, r3, r2, r3
 8003342:	0c9a      	lsrs	r2, r3, #18
 8003344:	4613      	mov	r3, r2
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	4413      	add	r3, r2
 800334a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800334c:	e002      	b.n	8003354 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	3b01      	subs	r3, #1
 8003352:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f9      	bne.n	800334e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003364:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003368:	d107      	bne.n	800337a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003378:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b01      	cmp	r3, #1
 8003386:	f040 80a1 	bne.w	80034cc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003392:	f023 0301 	bic.w	r3, r3, #1
 8003396:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d007      	beq.n	80033bc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80033b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033c8:	d106      	bne.n	80033d8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ce:	f023 0206 	bic.w	r2, r3, #6
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	645a      	str	r2, [r3, #68]	; 0x44
 80033d6:	e002      	b.n	80033de <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033e6:	4b44      	ldr	r3, [pc, #272]	; (80034f8 <HAL_ADC_Start_DMA+0x204>)
 80033e8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ee:	4a43      	ldr	r2, [pc, #268]	; (80034fc <HAL_ADC_Start_DMA+0x208>)
 80033f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f6:	4a42      	ldr	r2, [pc, #264]	; (8003500 <HAL_ADC_Start_DMA+0x20c>)
 80033f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fe:	4a41      	ldr	r2, [pc, #260]	; (8003504 <HAL_ADC_Start_DMA+0x210>)
 8003400:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800340a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800341a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800342a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	334c      	adds	r3, #76	; 0x4c
 8003436:	4619      	mov	r1, r3
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f001 fb82 	bl	8004b44 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 031f 	and.w	r3, r3, #31
 8003448:	2b00      	cmp	r3, #0
 800344a:	d12a      	bne.n	80034a2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a2d      	ldr	r2, [pc, #180]	; (8003508 <HAL_ADC_Start_DMA+0x214>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d015      	beq.n	8003482 <HAL_ADC_Start_DMA+0x18e>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a2c      	ldr	r2, [pc, #176]	; (800350c <HAL_ADC_Start_DMA+0x218>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d105      	bne.n	800346c <HAL_ADC_Start_DMA+0x178>
 8003460:	4b25      	ldr	r3, [pc, #148]	; (80034f8 <HAL_ADC_Start_DMA+0x204>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f003 031f 	and.w	r3, r3, #31
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00a      	beq.n	8003482 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a27      	ldr	r2, [pc, #156]	; (8003510 <HAL_ADC_Start_DMA+0x21c>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d136      	bne.n	80034e4 <HAL_ADC_Start_DMA+0x1f0>
 8003476:	4b20      	ldr	r3, [pc, #128]	; (80034f8 <HAL_ADC_Start_DMA+0x204>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0310 	and.w	r3, r3, #16
 800347e:	2b00      	cmp	r3, #0
 8003480:	d130      	bne.n	80034e4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d129      	bne.n	80034e4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	e020      	b.n	80034e4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a18      	ldr	r2, [pc, #96]	; (8003508 <HAL_ADC_Start_DMA+0x214>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d11b      	bne.n	80034e4 <HAL_ADC_Start_DMA+0x1f0>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d114      	bne.n	80034e4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80034c8:	609a      	str	r2, [r3, #8]
 80034ca:	e00b      	b.n	80034e4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d0:	f043 0210 	orr.w	r2, r3, #16
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034dc:	f043 0201 	orr.w	r2, r3, #1
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3718      	adds	r7, #24
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20000000 	.word	0x20000000
 80034f4:	431bde83 	.word	0x431bde83
 80034f8:	40012300 	.word	0x40012300
 80034fc:	080039a9 	.word	0x080039a9
 8003500:	08003a63 	.word	0x08003a63
 8003504:	08003a7f 	.word	0x08003a7f
 8003508:	40012000 	.word	0x40012000
 800350c:	40012100 	.word	0x40012100
 8003510:	40012200 	.word	0x40012200

08003514 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003522:	4618      	mov	r0, r3
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003542:	b480      	push	{r7}
 8003544:	b083      	sub	sp, #12
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
	...

0800356c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003576:	2300      	movs	r3, #0
 8003578:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003580:	2b01      	cmp	r3, #1
 8003582:	d101      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x1c>
 8003584:	2302      	movs	r3, #2
 8003586:	e105      	b.n	8003794 <HAL_ADC_ConfigChannel+0x228>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b09      	cmp	r3, #9
 8003596:	d925      	bls.n	80035e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68d9      	ldr	r1, [r3, #12]
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	461a      	mov	r2, r3
 80035a6:	4613      	mov	r3, r2
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	4413      	add	r3, r2
 80035ac:	3b1e      	subs	r3, #30
 80035ae:	2207      	movs	r2, #7
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	43da      	mvns	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	400a      	ands	r2, r1
 80035bc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68d9      	ldr	r1, [r3, #12]
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	4618      	mov	r0, r3
 80035d0:	4603      	mov	r3, r0
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	4403      	add	r3, r0
 80035d6:	3b1e      	subs	r3, #30
 80035d8:	409a      	lsls	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	430a      	orrs	r2, r1
 80035e0:	60da      	str	r2, [r3, #12]
 80035e2:	e022      	b.n	800362a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6919      	ldr	r1, [r3, #16]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	461a      	mov	r2, r3
 80035f2:	4613      	mov	r3, r2
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	4413      	add	r3, r2
 80035f8:	2207      	movs	r2, #7
 80035fa:	fa02 f303 	lsl.w	r3, r2, r3
 80035fe:	43da      	mvns	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	400a      	ands	r2, r1
 8003606:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6919      	ldr	r1, [r3, #16]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	689a      	ldr	r2, [r3, #8]
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	b29b      	uxth	r3, r3
 8003618:	4618      	mov	r0, r3
 800361a:	4603      	mov	r3, r0
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	4403      	add	r3, r0
 8003620:	409a      	lsls	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b06      	cmp	r3, #6
 8003630:	d824      	bhi.n	800367c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	4613      	mov	r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4413      	add	r3, r2
 8003642:	3b05      	subs	r3, #5
 8003644:	221f      	movs	r2, #31
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43da      	mvns	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	400a      	ands	r2, r1
 8003652:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	b29b      	uxth	r3, r3
 8003660:	4618      	mov	r0, r3
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685a      	ldr	r2, [r3, #4]
 8003666:	4613      	mov	r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	4413      	add	r3, r2
 800366c:	3b05      	subs	r3, #5
 800366e:	fa00 f203 	lsl.w	r2, r0, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	635a      	str	r2, [r3, #52]	; 0x34
 800367a:	e04c      	b.n	8003716 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	2b0c      	cmp	r3, #12
 8003682:	d824      	bhi.n	80036ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	4613      	mov	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	4413      	add	r3, r2
 8003694:	3b23      	subs	r3, #35	; 0x23
 8003696:	221f      	movs	r2, #31
 8003698:	fa02 f303 	lsl.w	r3, r2, r3
 800369c:	43da      	mvns	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	400a      	ands	r2, r1
 80036a4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	4618      	mov	r0, r3
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	4613      	mov	r3, r2
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	4413      	add	r3, r2
 80036be:	3b23      	subs	r3, #35	; 0x23
 80036c0:	fa00 f203 	lsl.w	r2, r0, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	631a      	str	r2, [r3, #48]	; 0x30
 80036cc:	e023      	b.n	8003716 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	4613      	mov	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4413      	add	r3, r2
 80036de:	3b41      	subs	r3, #65	; 0x41
 80036e0:	221f      	movs	r2, #31
 80036e2:	fa02 f303 	lsl.w	r3, r2, r3
 80036e6:	43da      	mvns	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	400a      	ands	r2, r1
 80036ee:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	4618      	mov	r0, r3
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	4613      	mov	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	4413      	add	r3, r2
 8003708:	3b41      	subs	r3, #65	; 0x41
 800370a:	fa00 f203 	lsl.w	r2, r0, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	430a      	orrs	r2, r1
 8003714:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003716:	4b22      	ldr	r3, [pc, #136]	; (80037a0 <HAL_ADC_ConfigChannel+0x234>)
 8003718:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a21      	ldr	r2, [pc, #132]	; (80037a4 <HAL_ADC_ConfigChannel+0x238>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d109      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x1cc>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2b12      	cmp	r3, #18
 800372a:	d105      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a19      	ldr	r2, [pc, #100]	; (80037a4 <HAL_ADC_ConfigChannel+0x238>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d123      	bne.n	800378a <HAL_ADC_ConfigChannel+0x21e>
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b10      	cmp	r3, #16
 8003748:	d003      	beq.n	8003752 <HAL_ADC_ConfigChannel+0x1e6>
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2b11      	cmp	r3, #17
 8003750:	d11b      	bne.n	800378a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2b10      	cmp	r3, #16
 8003764:	d111      	bne.n	800378a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003766:	4b10      	ldr	r3, [pc, #64]	; (80037a8 <HAL_ADC_ConfigChannel+0x23c>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a10      	ldr	r2, [pc, #64]	; (80037ac <HAL_ADC_ConfigChannel+0x240>)
 800376c:	fba2 2303 	umull	r2, r3, r2, r3
 8003770:	0c9a      	lsrs	r2, r3, #18
 8003772:	4613      	mov	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4413      	add	r3, r2
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800377c:	e002      	b.n	8003784 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	3b01      	subs	r3, #1
 8003782:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1f9      	bne.n	800377e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	40012300 	.word	0x40012300
 80037a4:	40012000 	.word	0x40012000
 80037a8:	20000000 	.word	0x20000000
 80037ac:	431bde83 	.word	0x431bde83

080037b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037b8:	4b79      	ldr	r3, [pc, #484]	; (80039a0 <ADC_Init+0x1f0>)
 80037ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	431a      	orrs	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6859      	ldr	r1, [r3, #4]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	021a      	lsls	r2, r3, #8
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003808:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800382a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6899      	ldr	r1, [r3, #8]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68da      	ldr	r2, [r3, #12]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003842:	4a58      	ldr	r2, [pc, #352]	; (80039a4 <ADC_Init+0x1f4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d022      	beq.n	800388e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003856:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6899      	ldr	r1, [r3, #8]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003878:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	6899      	ldr	r1, [r3, #8]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	609a      	str	r2, [r3, #8]
 800388c:	e00f      	b.n	80038ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800389c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0202 	bic.w	r2, r2, #2
 80038bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6899      	ldr	r1, [r3, #8]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	7e1b      	ldrb	r3, [r3, #24]
 80038c8:	005a      	lsls	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d01b      	beq.n	8003914 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80038fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6859      	ldr	r1, [r3, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003906:	3b01      	subs	r3, #1
 8003908:	035a      	lsls	r2, r3, #13
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	605a      	str	r2, [r3, #4]
 8003912:	e007      	b.n	8003924 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003922:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003932:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	3b01      	subs	r3, #1
 8003940:	051a      	lsls	r2, r3, #20
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	430a      	orrs	r2, r1
 8003948:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	689a      	ldr	r2, [r3, #8]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003958:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	6899      	ldr	r1, [r3, #8]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003966:	025a      	lsls	r2, r3, #9
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800397e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6899      	ldr	r1, [r3, #8]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	029a      	lsls	r2, r3, #10
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	609a      	str	r2, [r3, #8]
}
 8003994:	bf00      	nop
 8003996:	3714      	adds	r7, #20
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	40012300 	.word	0x40012300
 80039a4:	0f000001 	.word	0x0f000001

080039a8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039b4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d13c      	bne.n	8003a3c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d12b      	bne.n	8003a34 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d127      	bne.n	8003a34 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d006      	beq.n	8003a00 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d119      	bne.n	8003a34 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0220 	bic.w	r2, r2, #32
 8003a0e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d105      	bne.n	8003a34 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2c:	f043 0201 	orr.w	r2, r3, #1
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f7ff fd7a 	bl	800352e <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a3a:	e00e      	b.n	8003a5a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f7ff fd84 	bl	8003556 <HAL_ADC_ErrorCallback>
}
 8003a4e:	e004      	b.n	8003a5a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	4798      	blx	r3
}
 8003a5a:	bf00      	nop
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b084      	sub	sp, #16
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f7ff fd66 	bl	8003542 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a76:	bf00      	nop
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b084      	sub	sp, #16
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a8a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2240      	movs	r2, #64	; 0x40
 8003a90:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a96:	f043 0204 	orr.w	r2, r3, #4
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f7ff fd59 	bl	8003556 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003aa4:	bf00      	nop
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <HAL_ADCEx_MultiModeConfigChannel+0x18>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	e031      	b.n	8003b28 <HAL_ADCEx_MultiModeConfigChannel+0x7c>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003acc:	4b19      	ldr	r3, [pc, #100]	; (8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x88>)
 8003ace:	60fb      	str	r3, [r7, #12]

  /* Set ADC mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f023 021f 	bic.w	r2, r3, #31
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	431a      	orrs	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	605a      	str	r2, [r3, #4]
  
  /* Set delay between two sampling phases */
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	431a      	orrs	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr
 8003b34:	40012300 	.word	0x40012300

08003b38 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e0ed      	b.n	8003d26 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d102      	bne.n	8003b5c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7fe ff4a 	bl	80029f0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0202 	bic.w	r2, r2, #2
 8003b6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b6c:	f7ff f9f0 	bl	8002f50 <HAL_GetTick>
 8003b70:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003b72:	e012      	b.n	8003b9a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003b74:	f7ff f9ec 	bl	8002f50 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b0a      	cmp	r3, #10
 8003b80:	d90b      	bls.n	8003b9a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2205      	movs	r2, #5
 8003b92:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e0c5      	b.n	8003d26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f003 0302 	and.w	r3, r3, #2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1e5      	bne.n	8003b74 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f042 0201 	orr.w	r2, r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bb8:	f7ff f9ca 	bl	8002f50 <HAL_GetTick>
 8003bbc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003bbe:	e012      	b.n	8003be6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003bc0:	f7ff f9c6 	bl	8002f50 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b0a      	cmp	r3, #10
 8003bcc:	d90b      	bls.n	8003be6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2205      	movs	r2, #5
 8003bde:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e09f      	b.n	8003d26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0e5      	beq.n	8003bc0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	7e1b      	ldrb	r3, [r3, #24]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d108      	bne.n	8003c0e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	e007      	b.n	8003c1e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	7e5b      	ldrb	r3, [r3, #25]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d108      	bne.n	8003c38 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	e007      	b.n	8003c48 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c46:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	7e9b      	ldrb	r3, [r3, #26]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d108      	bne.n	8003c62 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0220 	orr.w	r2, r2, #32
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	e007      	b.n	8003c72 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0220 	bic.w	r2, r2, #32
 8003c70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	7edb      	ldrb	r3, [r3, #27]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d108      	bne.n	8003c8c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0210 	bic.w	r2, r2, #16
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	e007      	b.n	8003c9c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f042 0210 	orr.w	r2, r2, #16
 8003c9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	7f1b      	ldrb	r3, [r3, #28]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d108      	bne.n	8003cb6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0208 	orr.w	r2, r2, #8
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	e007      	b.n	8003cc6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 0208 	bic.w	r2, r2, #8
 8003cc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	7f5b      	ldrb	r3, [r3, #29]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d108      	bne.n	8003ce0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f042 0204 	orr.w	r2, r2, #4
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	e007      	b.n	8003cf0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 0204 	bic.w	r2, r2, #4
 8003cee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	ea42 0103 	orr.w	r1, r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	1e5a      	subs	r2, r3, #1
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
	...

08003d30 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b087      	sub	sp, #28
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d46:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003d48:	7cfb      	ldrb	r3, [r7, #19]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d003      	beq.n	8003d56 <HAL_CAN_ConfigFilter+0x26>
 8003d4e:	7cfb      	ldrb	r3, [r7, #19]
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	f040 80be 	bne.w	8003ed2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003d56:	4b65      	ldr	r3, [pc, #404]	; (8003eec <HAL_CAN_ConfigFilter+0x1bc>)
 8003d58:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d60:	f043 0201 	orr.w	r2, r3, #1
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d70:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d84:	021b      	lsls	r3, r3, #8
 8003d86:	431a      	orrs	r2, r3
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	f003 031f 	and.w	r3, r3, #31
 8003d96:	2201      	movs	r2, #1
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	43db      	mvns	r3, r3
 8003da8:	401a      	ands	r2, r3
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	69db      	ldr	r3, [r3, #28]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d123      	bne.n	8003e00 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	43db      	mvns	r3, r3
 8003dc2:	401a      	ands	r2, r3
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003dda:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	3248      	adds	r2, #72	; 0x48
 8003de0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003df4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003df6:	6979      	ldr	r1, [r7, #20]
 8003df8:	3348      	adds	r3, #72	; 0x48
 8003dfa:	00db      	lsls	r3, r3, #3
 8003dfc:	440b      	add	r3, r1
 8003dfe:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d122      	bne.n	8003e4e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	431a      	orrs	r2, r3
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e24:	683a      	ldr	r2, [r7, #0]
 8003e26:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e28:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	3248      	adds	r2, #72	; 0x48
 8003e2e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e42:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e44:	6979      	ldr	r1, [r7, #20]
 8003e46:	3348      	adds	r3, #72	; 0x48
 8003e48:	00db      	lsls	r3, r3, #3
 8003e4a:	440b      	add	r3, r1
 8003e4c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d109      	bne.n	8003e6a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	401a      	ands	r2, r3
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003e68:	e007      	b.n	8003e7a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	431a      	orrs	r2, r3
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d109      	bne.n	8003e96 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	43db      	mvns	r3, r3
 8003e8c:	401a      	ands	r2, r3
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003e94:	e007      	b.n	8003ea6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d107      	bne.n	8003ebe <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ec4:	f023 0201 	bic.w	r2, r3, #1
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	e006      	b.n	8003ee0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
  }
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	371c      	adds	r7, #28
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	40006400 	.word	0x40006400

08003ef0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d12e      	bne.n	8003f62 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f022 0201 	bic.w	r2, r2, #1
 8003f1a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f1c:	f7ff f818 	bl	8002f50 <HAL_GetTick>
 8003f20:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003f22:	e012      	b.n	8003f4a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f24:	f7ff f814 	bl	8002f50 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b0a      	cmp	r3, #10
 8003f30:	d90b      	bls.n	8003f4a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2205      	movs	r2, #5
 8003f42:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e012      	b.n	8003f70 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e5      	bne.n	8003f24 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e006      	b.n	8003f70 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f66:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
  }
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b089      	sub	sp, #36	; 0x24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
 8003f84:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f8c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f96:	7ffb      	ldrb	r3, [r7, #31]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d003      	beq.n	8003fa4 <HAL_CAN_AddTxMessage+0x2c>
 8003f9c:	7ffb      	ldrb	r3, [r7, #31]
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	f040 80b8 	bne.w	8004114 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10a      	bne.n	8003fc4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d105      	bne.n	8003fc4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 80a0 	beq.w	8004104 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	0e1b      	lsrs	r3, r3, #24
 8003fc8:	f003 0303 	and.w	r3, r3, #3
 8003fcc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d907      	bls.n	8003fe4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e09e      	b.n	8004122 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	409a      	lsls	r2, r3
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10d      	bne.n	8004012 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004000:	68f9      	ldr	r1, [r7, #12]
 8004002:	6809      	ldr	r1, [r1, #0]
 8004004:	431a      	orrs	r2, r3
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	3318      	adds	r3, #24
 800400a:	011b      	lsls	r3, r3, #4
 800400c:	440b      	add	r3, r1
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	e00f      	b.n	8004032 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800401c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004022:	68f9      	ldr	r1, [r7, #12]
 8004024:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004026:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	3318      	adds	r3, #24
 800402c:	011b      	lsls	r3, r3, #4
 800402e:	440b      	add	r3, r1
 8004030:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6819      	ldr	r1, [r3, #0]
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	691a      	ldr	r2, [r3, #16]
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	3318      	adds	r3, #24
 800403e:	011b      	lsls	r3, r3, #4
 8004040:	440b      	add	r3, r1
 8004042:	3304      	adds	r3, #4
 8004044:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	7d1b      	ldrb	r3, [r3, #20]
 800404a:	2b01      	cmp	r3, #1
 800404c:	d111      	bne.n	8004072 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	3318      	adds	r3, #24
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	4413      	add	r3, r2
 800405a:	3304      	adds	r3, #4
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	6811      	ldr	r1, [r2, #0]
 8004062:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	3318      	adds	r3, #24
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	440b      	add	r3, r1
 800406e:	3304      	adds	r3, #4
 8004070:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	3307      	adds	r3, #7
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	061a      	lsls	r2, r3, #24
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	3306      	adds	r3, #6
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	041b      	lsls	r3, r3, #16
 8004082:	431a      	orrs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	3305      	adds	r3, #5
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	021b      	lsls	r3, r3, #8
 800408c:	4313      	orrs	r3, r2
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	3204      	adds	r2, #4
 8004092:	7812      	ldrb	r2, [r2, #0]
 8004094:	4610      	mov	r0, r2
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	6811      	ldr	r1, [r2, #0]
 800409a:	ea43 0200 	orr.w	r2, r3, r0
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	011b      	lsls	r3, r3, #4
 80040a2:	440b      	add	r3, r1
 80040a4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80040a8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	3303      	adds	r3, #3
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	061a      	lsls	r2, r3, #24
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3302      	adds	r3, #2
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	041b      	lsls	r3, r3, #16
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3301      	adds	r3, #1
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	021b      	lsls	r3, r3, #8
 80040c4:	4313      	orrs	r3, r2
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	7812      	ldrb	r2, [r2, #0]
 80040ca:	4610      	mov	r0, r2
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	6811      	ldr	r1, [r2, #0]
 80040d0:	ea43 0200 	orr.w	r2, r3, r0
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	011b      	lsls	r3, r3, #4
 80040d8:	440b      	add	r3, r1
 80040da:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80040de:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	3318      	adds	r3, #24
 80040e8:	011b      	lsls	r3, r3, #4
 80040ea:	4413      	add	r3, r2
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	6811      	ldr	r1, [r2, #0]
 80040f2:	f043 0201 	orr.w	r2, r3, #1
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	3318      	adds	r3, #24
 80040fa:	011b      	lsls	r3, r3, #4
 80040fc:	440b      	add	r3, r1
 80040fe:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004100:	2300      	movs	r3, #0
 8004102:	e00e      	b.n	8004122 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e006      	b.n	8004122 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004118:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
  }
}
 8004122:	4618      	mov	r0, r3
 8004124:	3724      	adds	r7, #36	; 0x24
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr

0800412e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800412e:	b480      	push	{r7}
 8004130:	b087      	sub	sp, #28
 8004132:	af00      	add	r7, sp, #0
 8004134:	60f8      	str	r0, [r7, #12]
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	607a      	str	r2, [r7, #4]
 800413a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004142:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004144:	7dfb      	ldrb	r3, [r7, #23]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d003      	beq.n	8004152 <HAL_CAN_GetRxMessage+0x24>
 800414a:	7dfb      	ldrb	r3, [r7, #23]
 800414c:	2b02      	cmp	r3, #2
 800414e:	f040 80f3 	bne.w	8004338 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d10e      	bne.n	8004176 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	f003 0303 	and.w	r3, r3, #3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d116      	bne.n	8004194 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e0e7      	b.n	8004346 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	f003 0303 	and.w	r3, r3, #3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d107      	bne.n	8004194 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004188:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e0d8      	b.n	8004346 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	331b      	adds	r3, #27
 800419c:	011b      	lsls	r3, r3, #4
 800419e:	4413      	add	r3, r2
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0204 	and.w	r2, r3, #4
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10c      	bne.n	80041cc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	331b      	adds	r3, #27
 80041ba:	011b      	lsls	r3, r3, #4
 80041bc:	4413      	add	r3, r2
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	0d5b      	lsrs	r3, r3, #21
 80041c2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	e00b      	b.n	80041e4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	331b      	adds	r3, #27
 80041d4:	011b      	lsls	r3, r3, #4
 80041d6:	4413      	add	r3, r2
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	08db      	lsrs	r3, r3, #3
 80041dc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	331b      	adds	r3, #27
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	4413      	add	r3, r2
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0202 	and.w	r2, r3, #2
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	331b      	adds	r3, #27
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	4413      	add	r3, r2
 8004206:	3304      	adds	r3, #4
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 020f 	and.w	r2, r3, #15
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	331b      	adds	r3, #27
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	4413      	add	r3, r2
 800421e:	3304      	adds	r3, #4
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	0a1b      	lsrs	r3, r3, #8
 8004224:	b2da      	uxtb	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	331b      	adds	r3, #27
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	4413      	add	r3, r2
 8004236:	3304      	adds	r3, #4
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	0c1b      	lsrs	r3, r3, #16
 800423c:	b29a      	uxth	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	011b      	lsls	r3, r3, #4
 800424a:	4413      	add	r3, r2
 800424c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	b2da      	uxtb	r2, r3
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	011b      	lsls	r3, r3, #4
 8004260:	4413      	add	r3, r2
 8004262:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	0a1a      	lsrs	r2, r3, #8
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	3301      	adds	r3, #1
 800426e:	b2d2      	uxtb	r2, r2
 8004270:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	4413      	add	r3, r2
 800427c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	0c1a      	lsrs	r2, r3, #16
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	3302      	adds	r3, #2
 8004288:	b2d2      	uxtb	r2, r2
 800428a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	4413      	add	r3, r2
 8004296:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	0e1a      	lsrs	r2, r3, #24
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	3303      	adds	r3, #3
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	4413      	add	r3, r2
 80042b0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	3304      	adds	r3, #4
 80042ba:	b2d2      	uxtb	r2, r2
 80042bc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	0a1a      	lsrs	r2, r3, #8
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	3305      	adds	r3, #5
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	4413      	add	r3, r2
 80042e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	0c1a      	lsrs	r2, r3, #16
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	3306      	adds	r3, #6
 80042ee:	b2d2      	uxtb	r2, r2
 80042f0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	4413      	add	r3, r2
 80042fc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	0e1a      	lsrs	r2, r3, #24
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	3307      	adds	r3, #7
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d108      	bne.n	8004324 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68da      	ldr	r2, [r3, #12]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f042 0220 	orr.w	r2, r2, #32
 8004320:	60da      	str	r2, [r3, #12]
 8004322:	e007      	b.n	8004334 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	691a      	ldr	r2, [r3, #16]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f042 0220 	orr.w	r2, r2, #32
 8004332:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	e006      	b.n	8004346 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
  }
}
 8004346:	4618      	mov	r0, r3
 8004348:	371c      	adds	r7, #28
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr

08004352 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004352:	b580      	push	{r7, lr}
 8004354:	b08a      	sub	sp, #40	; 0x28
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800435a:	2300      	movs	r3, #0
 800435c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800438e:	6a3b      	ldr	r3, [r7, #32]
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	d07c      	beq.n	8004492 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d023      	beq.n	80043ea <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2201      	movs	r2, #1
 80043a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f983 	bl	80046c0 <HAL_CAN_TxMailbox0CompleteCallback>
 80043ba:	e016      	b.n	80043ea <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d004      	beq.n	80043d0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80043c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043cc:	627b      	str	r3, [r7, #36]	; 0x24
 80043ce:	e00c      	b.n	80043ea <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	f003 0308 	and.w	r3, r3, #8
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d004      	beq.n	80043e4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80043da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043e0:	627b      	str	r3, [r7, #36]	; 0x24
 80043e2:	e002      	b.n	80043ea <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f989 	bl	80046fc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d024      	beq.n	800443e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043fc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004404:	2b00      	cmp	r3, #0
 8004406:	d003      	beq.n	8004410 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f963 	bl	80046d4 <HAL_CAN_TxMailbox1CompleteCallback>
 800440e:	e016      	b.n	800443e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004416:	2b00      	cmp	r3, #0
 8004418:	d004      	beq.n	8004424 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004420:	627b      	str	r3, [r7, #36]	; 0x24
 8004422:	e00c      	b.n	800443e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800442a:	2b00      	cmp	r3, #0
 800442c:	d004      	beq.n	8004438 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800442e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004430:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004434:	627b      	str	r3, [r7, #36]	; 0x24
 8004436:	e002      	b.n	800443e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f969 	bl	8004710 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d024      	beq.n	8004492 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004450:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 f943 	bl	80046e8 <HAL_CAN_TxMailbox2CompleteCallback>
 8004462:	e016      	b.n	8004492 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d004      	beq.n	8004478 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800446e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004470:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004474:	627b      	str	r3, [r7, #36]	; 0x24
 8004476:	e00c      	b.n	8004492 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d004      	beq.n	800448c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
 800448a:	e002      	b.n	8004492 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f949 	bl	8004724 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004492:	6a3b      	ldr	r3, [r7, #32]
 8004494:	f003 0308 	and.w	r3, r3, #8
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00c      	beq.n	80044b6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f003 0310 	and.w	r3, r3, #16
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d007      	beq.n	80044b6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2210      	movs	r2, #16
 80044b4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80044b6:	6a3b      	ldr	r3, [r7, #32]
 80044b8:	f003 0304 	and.w	r3, r3, #4
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00b      	beq.n	80044d8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f003 0308 	and.w	r3, r3, #8
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d006      	beq.n	80044d8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2208      	movs	r2, #8
 80044d0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 f93a 	bl	800474c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80044d8:	6a3b      	ldr	r3, [r7, #32]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d009      	beq.n	80044f6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	f003 0303 	and.w	r3, r3, #3
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d002      	beq.n	80044f6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f000 f921 	bl	8004738 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80044f6:	6a3b      	ldr	r3, [r7, #32]
 80044f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00c      	beq.n	800451a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	f003 0310 	and.w	r3, r3, #16
 8004506:	2b00      	cmp	r3, #0
 8004508:	d007      	beq.n	800451a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004510:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2210      	movs	r2, #16
 8004518:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800451a:	6a3b      	ldr	r3, [r7, #32]
 800451c:	f003 0320 	and.w	r3, r3, #32
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00b      	beq.n	800453c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f003 0308 	and.w	r3, r3, #8
 800452a:	2b00      	cmp	r3, #0
 800452c:	d006      	beq.n	800453c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2208      	movs	r2, #8
 8004534:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f91c 	bl	8004774 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800453c:	6a3b      	ldr	r3, [r7, #32]
 800453e:	f003 0310 	and.w	r3, r3, #16
 8004542:	2b00      	cmp	r3, #0
 8004544:	d009      	beq.n	800455a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	f003 0303 	and.w	r3, r3, #3
 8004550:	2b00      	cmp	r3, #0
 8004552:	d002      	beq.n	800455a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f903 	bl	8004760 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800455a:	6a3b      	ldr	r3, [r7, #32]
 800455c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00b      	beq.n	800457c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	f003 0310 	and.w	r3, r3, #16
 800456a:	2b00      	cmp	r3, #0
 800456c:	d006      	beq.n	800457c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2210      	movs	r2, #16
 8004574:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f906 	bl	8004788 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800457c:	6a3b      	ldr	r3, [r7, #32]
 800457e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00b      	beq.n	800459e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	2b00      	cmp	r3, #0
 800458e:	d006      	beq.n	800459e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2208      	movs	r2, #8
 8004596:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f8ff 	bl	800479c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d07b      	beq.n	80046a0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	f003 0304 	and.w	r3, r3, #4
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d072      	beq.n	8004698 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d008      	beq.n	80045ce <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80045c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c8:	f043 0301 	orr.w	r3, r3, #1
 80045cc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80045ce:	6a3b      	ldr	r3, [r7, #32]
 80045d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d008      	beq.n	80045ea <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	f043 0302 	orr.w	r3, r3, #2
 80045e8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80045ea:	6a3b      	ldr	r3, [r7, #32]
 80045ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d008      	beq.n	8004606 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80045fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004600:	f043 0304 	orr.w	r3, r3, #4
 8004604:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004606:	6a3b      	ldr	r3, [r7, #32]
 8004608:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800460c:	2b00      	cmp	r3, #0
 800460e:	d043      	beq.n	8004698 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004616:	2b00      	cmp	r3, #0
 8004618:	d03e      	beq.n	8004698 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004620:	2b60      	cmp	r3, #96	; 0x60
 8004622:	d02b      	beq.n	800467c <HAL_CAN_IRQHandler+0x32a>
 8004624:	2b60      	cmp	r3, #96	; 0x60
 8004626:	d82e      	bhi.n	8004686 <HAL_CAN_IRQHandler+0x334>
 8004628:	2b50      	cmp	r3, #80	; 0x50
 800462a:	d022      	beq.n	8004672 <HAL_CAN_IRQHandler+0x320>
 800462c:	2b50      	cmp	r3, #80	; 0x50
 800462e:	d82a      	bhi.n	8004686 <HAL_CAN_IRQHandler+0x334>
 8004630:	2b40      	cmp	r3, #64	; 0x40
 8004632:	d019      	beq.n	8004668 <HAL_CAN_IRQHandler+0x316>
 8004634:	2b40      	cmp	r3, #64	; 0x40
 8004636:	d826      	bhi.n	8004686 <HAL_CAN_IRQHandler+0x334>
 8004638:	2b30      	cmp	r3, #48	; 0x30
 800463a:	d010      	beq.n	800465e <HAL_CAN_IRQHandler+0x30c>
 800463c:	2b30      	cmp	r3, #48	; 0x30
 800463e:	d822      	bhi.n	8004686 <HAL_CAN_IRQHandler+0x334>
 8004640:	2b10      	cmp	r3, #16
 8004642:	d002      	beq.n	800464a <HAL_CAN_IRQHandler+0x2f8>
 8004644:	2b20      	cmp	r3, #32
 8004646:	d005      	beq.n	8004654 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004648:	e01d      	b.n	8004686 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800464a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464c:	f043 0308 	orr.w	r3, r3, #8
 8004650:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004652:	e019      	b.n	8004688 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	f043 0310 	orr.w	r3, r3, #16
 800465a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800465c:	e014      	b.n	8004688 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	f043 0320 	orr.w	r3, r3, #32
 8004664:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004666:	e00f      	b.n	8004688 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800466e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004670:	e00a      	b.n	8004688 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004674:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004678:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800467a:	e005      	b.n	8004688 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004682:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004684:	e000      	b.n	8004688 <HAL_CAN_IRQHandler+0x336>
            break;
 8004686:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699a      	ldr	r2, [r3, #24]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004696:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2204      	movs	r2, #4
 800469e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80046a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d008      	beq.n	80046b8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	431a      	orrs	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f87c 	bl	80047b0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80046b8:	bf00      	nop
 80046ba:	3728      	adds	r7, #40	; 0x28
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <__NVIC_SetPriorityGrouping>:
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f003 0307 	and.w	r3, r3, #7
 80047d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047d4:	4b0c      	ldr	r3, [pc, #48]	; (8004808 <__NVIC_SetPriorityGrouping+0x44>)
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047e0:	4013      	ands	r3, r2
 80047e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047f6:	4a04      	ldr	r2, [pc, #16]	; (8004808 <__NVIC_SetPriorityGrouping+0x44>)
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	60d3      	str	r3, [r2, #12]
}
 80047fc:	bf00      	nop
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr
 8004808:	e000ed00 	.word	0xe000ed00

0800480c <__NVIC_GetPriorityGrouping>:
{
 800480c:	b480      	push	{r7}
 800480e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004810:	4b04      	ldr	r3, [pc, #16]	; (8004824 <__NVIC_GetPriorityGrouping+0x18>)
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	0a1b      	lsrs	r3, r3, #8
 8004816:	f003 0307 	and.w	r3, r3, #7
}
 800481a:	4618      	mov	r0, r3
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr
 8004824:	e000ed00 	.word	0xe000ed00

08004828 <__NVIC_EnableIRQ>:
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	4603      	mov	r3, r0
 8004830:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004836:	2b00      	cmp	r3, #0
 8004838:	db0b      	blt.n	8004852 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800483a:	79fb      	ldrb	r3, [r7, #7]
 800483c:	f003 021f 	and.w	r2, r3, #31
 8004840:	4907      	ldr	r1, [pc, #28]	; (8004860 <__NVIC_EnableIRQ+0x38>)
 8004842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004846:	095b      	lsrs	r3, r3, #5
 8004848:	2001      	movs	r0, #1
 800484a:	fa00 f202 	lsl.w	r2, r0, r2
 800484e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	e000e100 	.word	0xe000e100

08004864 <__NVIC_SetPriority>:
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	4603      	mov	r3, r0
 800486c:	6039      	str	r1, [r7, #0]
 800486e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004874:	2b00      	cmp	r3, #0
 8004876:	db0a      	blt.n	800488e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	b2da      	uxtb	r2, r3
 800487c:	490c      	ldr	r1, [pc, #48]	; (80048b0 <__NVIC_SetPriority+0x4c>)
 800487e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004882:	0112      	lsls	r2, r2, #4
 8004884:	b2d2      	uxtb	r2, r2
 8004886:	440b      	add	r3, r1
 8004888:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800488c:	e00a      	b.n	80048a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	b2da      	uxtb	r2, r3
 8004892:	4908      	ldr	r1, [pc, #32]	; (80048b4 <__NVIC_SetPriority+0x50>)
 8004894:	79fb      	ldrb	r3, [r7, #7]
 8004896:	f003 030f 	and.w	r3, r3, #15
 800489a:	3b04      	subs	r3, #4
 800489c:	0112      	lsls	r2, r2, #4
 800489e:	b2d2      	uxtb	r2, r2
 80048a0:	440b      	add	r3, r1
 80048a2:	761a      	strb	r2, [r3, #24]
}
 80048a4:	bf00      	nop
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr
 80048b0:	e000e100 	.word	0xe000e100
 80048b4:	e000ed00 	.word	0xe000ed00

080048b8 <NVIC_EncodePriority>:
{
 80048b8:	b480      	push	{r7}
 80048ba:	b089      	sub	sp, #36	; 0x24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	f1c3 0307 	rsb	r3, r3, #7
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	bf28      	it	cs
 80048d6:	2304      	movcs	r3, #4
 80048d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	3304      	adds	r3, #4
 80048de:	2b06      	cmp	r3, #6
 80048e0:	d902      	bls.n	80048e8 <NVIC_EncodePriority+0x30>
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	3b03      	subs	r3, #3
 80048e6:	e000      	b.n	80048ea <NVIC_EncodePriority+0x32>
 80048e8:	2300      	movs	r3, #0
 80048ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048ec:	f04f 32ff 	mov.w	r2, #4294967295
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	fa02 f303 	lsl.w	r3, r2, r3
 80048f6:	43da      	mvns	r2, r3
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	401a      	ands	r2, r3
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004900:	f04f 31ff 	mov.w	r1, #4294967295
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	fa01 f303 	lsl.w	r3, r1, r3
 800490a:	43d9      	mvns	r1, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004910:	4313      	orrs	r3, r2
}
 8004912:	4618      	mov	r0, r3
 8004914:	3724      	adds	r7, #36	; 0x24
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
	...

08004920 <SysTick_Config>:
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3b01      	subs	r3, #1
 800492c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004930:	d301      	bcc.n	8004936 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004932:	2301      	movs	r3, #1
 8004934:	e00f      	b.n	8004956 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004936:	4a0a      	ldr	r2, [pc, #40]	; (8004960 <SysTick_Config+0x40>)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3b01      	subs	r3, #1
 800493c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800493e:	210f      	movs	r1, #15
 8004940:	f04f 30ff 	mov.w	r0, #4294967295
 8004944:	f7ff ff8e 	bl	8004864 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004948:	4b05      	ldr	r3, [pc, #20]	; (8004960 <SysTick_Config+0x40>)
 800494a:	2200      	movs	r2, #0
 800494c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800494e:	4b04      	ldr	r3, [pc, #16]	; (8004960 <SysTick_Config+0x40>)
 8004950:	2207      	movs	r2, #7
 8004952:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3708      	adds	r7, #8
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	e000e010 	.word	0xe000e010

08004964 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f7ff ff29 	bl	80047c4 <__NVIC_SetPriorityGrouping>
}
 8004972:	bf00      	nop
 8004974:	3708      	adds	r7, #8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800497a:	b580      	push	{r7, lr}
 800497c:	b086      	sub	sp, #24
 800497e:	af00      	add	r7, sp, #0
 8004980:	4603      	mov	r3, r0
 8004982:	60b9      	str	r1, [r7, #8]
 8004984:	607a      	str	r2, [r7, #4]
 8004986:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004988:	2300      	movs	r3, #0
 800498a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800498c:	f7ff ff3e 	bl	800480c <__NVIC_GetPriorityGrouping>
 8004990:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	68b9      	ldr	r1, [r7, #8]
 8004996:	6978      	ldr	r0, [r7, #20]
 8004998:	f7ff ff8e 	bl	80048b8 <NVIC_EncodePriority>
 800499c:	4602      	mov	r2, r0
 800499e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049a2:	4611      	mov	r1, r2
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7ff ff5d 	bl	8004864 <__NVIC_SetPriority>
}
 80049aa:	bf00      	nop
 80049ac:	3718      	adds	r7, #24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b082      	sub	sp, #8
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	4603      	mov	r3, r0
 80049ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7ff ff31 	bl	8004828 <__NVIC_EnableIRQ>
}
 80049c6:	bf00      	nop
 80049c8:	3708      	adds	r7, #8
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b082      	sub	sp, #8
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f7ff ffa2 	bl	8004920 <SysTick_Config>
 80049dc:	4603      	mov	r3, r0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
	...

080049e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80049f0:	2300      	movs	r3, #0
 80049f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80049f4:	f7fe faac 	bl	8002f50 <HAL_GetTick>
 80049f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d101      	bne.n	8004a04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e099      	b.n	8004b38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2202      	movs	r2, #2
 8004a10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0201 	bic.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a24:	e00f      	b.n	8004a46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a26:	f7fe fa93 	bl	8002f50 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	2b05      	cmp	r3, #5
 8004a32:	d908      	bls.n	8004a46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2220      	movs	r2, #32
 8004a38:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2203      	movs	r2, #3
 8004a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e078      	b.n	8004b38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1e8      	bne.n	8004a26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	4b38      	ldr	r3, [pc, #224]	; (8004b40 <HAL_DMA_Init+0x158>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	691b      	ldr	r3, [r3, #16]
 8004a78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a92:	697a      	ldr	r2, [r7, #20]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9c:	2b04      	cmp	r3, #4
 8004a9e:	d107      	bne.n	8004ab0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f023 0307 	bic.w	r3, r3, #7
 8004ac6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	d117      	bne.n	8004b0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00e      	beq.n	8004b0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 fa6f 	bl	8004fd0 <DMA_CheckFifoParam>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d008      	beq.n	8004b0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2240      	movs	r2, #64	; 0x40
 8004afc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004b06:	2301      	movs	r3, #1
 8004b08:	e016      	b.n	8004b38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 fa26 	bl	8004f64 <DMA_CalcBaseAndBitshift>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b20:	223f      	movs	r2, #63	; 0x3f
 8004b22:	409a      	lsls	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	f010803f 	.word	0xf010803f

08004b44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]
 8004b50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d101      	bne.n	8004b6a <HAL_DMA_Start_IT+0x26>
 8004b66:	2302      	movs	r3, #2
 8004b68:	e040      	b.n	8004bec <HAL_DMA_Start_IT+0xa8>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d12f      	bne.n	8004bde <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2202      	movs	r2, #2
 8004b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	68b9      	ldr	r1, [r7, #8]
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f000 f9b8 	bl	8004f08 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b9c:	223f      	movs	r2, #63	; 0x3f
 8004b9e:	409a      	lsls	r2, r3
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f042 0216 	orr.w	r2, r2, #22
 8004bb2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d007      	beq.n	8004bcc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0208 	orr.w	r2, r2, #8
 8004bca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0201 	orr.w	r2, r2, #1
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	e005      	b.n	8004bea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004be6:	2302      	movs	r3, #2
 8004be8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3718      	adds	r7, #24
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b086      	sub	sp, #24
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004c00:	4b92      	ldr	r3, [pc, #584]	; (8004e4c <HAL_DMA_IRQHandler+0x258>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a92      	ldr	r2, [pc, #584]	; (8004e50 <HAL_DMA_IRQHandler+0x25c>)
 8004c06:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0a:	0a9b      	lsrs	r3, r3, #10
 8004c0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1e:	2208      	movs	r2, #8
 8004c20:	409a      	lsls	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	4013      	ands	r3, r2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d01a      	beq.n	8004c60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0304 	and.w	r3, r3, #4
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d013      	beq.n	8004c60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0204 	bic.w	r2, r2, #4
 8004c46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c4c:	2208      	movs	r2, #8
 8004c4e:	409a      	lsls	r2, r3
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c58:	f043 0201 	orr.w	r2, r3, #1
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c64:	2201      	movs	r2, #1
 8004c66:	409a      	lsls	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d012      	beq.n	8004c96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00b      	beq.n	8004c96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c82:	2201      	movs	r2, #1
 8004c84:	409a      	lsls	r2, r3
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8e:	f043 0202 	orr.w	r2, r3, #2
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c9a:	2204      	movs	r2, #4
 8004c9c:	409a      	lsls	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d012      	beq.n	8004ccc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00b      	beq.n	8004ccc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cb8:	2204      	movs	r2, #4
 8004cba:	409a      	lsls	r2, r3
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc4:	f043 0204 	orr.w	r2, r3, #4
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cd0:	2210      	movs	r2, #16
 8004cd2:	409a      	lsls	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d043      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0308 	and.w	r3, r3, #8
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d03c      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cee:	2210      	movs	r2, #16
 8004cf0:	409a      	lsls	r2, r3
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d018      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d108      	bne.n	8004d24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d024      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	4798      	blx	r3
 8004d22:	e01f      	b.n	8004d64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d01b      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	4798      	blx	r3
 8004d34:	e016      	b.n	8004d64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d107      	bne.n	8004d54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0208 	bic.w	r2, r2, #8
 8004d52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d68:	2220      	movs	r2, #32
 8004d6a:	409a      	lsls	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 808e 	beq.w	8004e92 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0310 	and.w	r3, r3, #16
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f000 8086 	beq.w	8004e92 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	409a      	lsls	r2, r3
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b05      	cmp	r3, #5
 8004d9c:	d136      	bne.n	8004e0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 0216 	bic.w	r2, r2, #22
 8004dac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	695a      	ldr	r2, [r3, #20]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004dbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d103      	bne.n	8004dce <HAL_DMA_IRQHandler+0x1da>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d007      	beq.n	8004dde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 0208 	bic.w	r2, r2, #8
 8004ddc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004de2:	223f      	movs	r2, #63	; 0x3f
 8004de4:	409a      	lsls	r2, r3
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d07d      	beq.n	8004efe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	4798      	blx	r3
        }
        return;
 8004e0a:	e078      	b.n	8004efe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d01c      	beq.n	8004e54 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d108      	bne.n	8004e3a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d030      	beq.n	8004e92 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	4798      	blx	r3
 8004e38:	e02b      	b.n	8004e92 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d027      	beq.n	8004e92 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	4798      	blx	r3
 8004e4a:	e022      	b.n	8004e92 <HAL_DMA_IRQHandler+0x29e>
 8004e4c:	20000000 	.word	0x20000000
 8004e50:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d10f      	bne.n	8004e82 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 0210 	bic.w	r2, r2, #16
 8004e70:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d003      	beq.n	8004e92 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d032      	beq.n	8004f00 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d022      	beq.n	8004eec <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2205      	movs	r2, #5
 8004eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f022 0201 	bic.w	r2, r2, #1
 8004ebc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	60bb      	str	r3, [r7, #8]
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d307      	bcc.n	8004eda <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1f2      	bne.n	8004ebe <HAL_DMA_IRQHandler+0x2ca>
 8004ed8:	e000      	b.n	8004edc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004eda:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d005      	beq.n	8004f00 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	4798      	blx	r3
 8004efc:	e000      	b.n	8004f00 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004efe:	bf00      	nop
    }
  }
}
 8004f00:	3718      	adds	r7, #24
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop

08004f08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
 8004f14:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f24:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	2b40      	cmp	r3, #64	; 0x40
 8004f34:	d108      	bne.n	8004f48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004f46:	e007      	b.n	8004f58 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	60da      	str	r2, [r3, #12]
}
 8004f58:	bf00      	nop
 8004f5a:	3714      	adds	r7, #20
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	3b10      	subs	r3, #16
 8004f74:	4a14      	ldr	r2, [pc, #80]	; (8004fc8 <DMA_CalcBaseAndBitshift+0x64>)
 8004f76:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7a:	091b      	lsrs	r3, r3, #4
 8004f7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004f7e:	4a13      	ldr	r2, [pc, #76]	; (8004fcc <DMA_CalcBaseAndBitshift+0x68>)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	4413      	add	r3, r2
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	461a      	mov	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2b03      	cmp	r3, #3
 8004f90:	d909      	bls.n	8004fa6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f9a:	f023 0303 	bic.w	r3, r3, #3
 8004f9e:	1d1a      	adds	r2, r3, #4
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	659a      	str	r2, [r3, #88]	; 0x58
 8004fa4:	e007      	b.n	8004fb6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004fae:	f023 0303 	bic.w	r3, r3, #3
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	aaaaaaab 	.word	0xaaaaaaab
 8004fcc:	08009234 	.word	0x08009234

08004fd0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d11f      	bne.n	800502a <DMA_CheckFifoParam+0x5a>
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2b03      	cmp	r3, #3
 8004fee:	d856      	bhi.n	800509e <DMA_CheckFifoParam+0xce>
 8004ff0:	a201      	add	r2, pc, #4	; (adr r2, 8004ff8 <DMA_CheckFifoParam+0x28>)
 8004ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff6:	bf00      	nop
 8004ff8:	08005009 	.word	0x08005009
 8004ffc:	0800501b 	.word	0x0800501b
 8005000:	08005009 	.word	0x08005009
 8005004:	0800509f 	.word	0x0800509f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800500c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d046      	beq.n	80050a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005018:	e043      	b.n	80050a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005022:	d140      	bne.n	80050a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005028:	e03d      	b.n	80050a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	699b      	ldr	r3, [r3, #24]
 800502e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005032:	d121      	bne.n	8005078 <DMA_CheckFifoParam+0xa8>
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b03      	cmp	r3, #3
 8005038:	d837      	bhi.n	80050aa <DMA_CheckFifoParam+0xda>
 800503a:	a201      	add	r2, pc, #4	; (adr r2, 8005040 <DMA_CheckFifoParam+0x70>)
 800503c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005040:	08005051 	.word	0x08005051
 8005044:	08005057 	.word	0x08005057
 8005048:	08005051 	.word	0x08005051
 800504c:	08005069 	.word	0x08005069
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	73fb      	strb	r3, [r7, #15]
      break;
 8005054:	e030      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d025      	beq.n	80050ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005066:	e022      	b.n	80050ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005070:	d11f      	bne.n	80050b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005076:	e01c      	b.n	80050b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	2b02      	cmp	r3, #2
 800507c:	d903      	bls.n	8005086 <DMA_CheckFifoParam+0xb6>
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2b03      	cmp	r3, #3
 8005082:	d003      	beq.n	800508c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005084:	e018      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	73fb      	strb	r3, [r7, #15]
      break;
 800508a:	e015      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005090:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00e      	beq.n	80050b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	73fb      	strb	r3, [r7, #15]
      break;
 800509c:	e00b      	b.n	80050b6 <DMA_CheckFifoParam+0xe6>
      break;
 800509e:	bf00      	nop
 80050a0:	e00a      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
      break;
 80050a2:	bf00      	nop
 80050a4:	e008      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
      break;
 80050a6:	bf00      	nop
 80050a8:	e006      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
      break;
 80050aa:	bf00      	nop
 80050ac:	e004      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
      break;
 80050ae:	bf00      	nop
 80050b0:	e002      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80050b2:	bf00      	nop
 80050b4:	e000      	b.n	80050b8 <DMA_CheckFifoParam+0xe8>
      break;
 80050b6:	bf00      	nop
    }
  } 
  
  return status; 
 80050b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3714      	adds	r7, #20
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop

080050c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b089      	sub	sp, #36	; 0x24
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80050d2:	2300      	movs	r3, #0
 80050d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80050d6:	2300      	movs	r3, #0
 80050d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80050da:	2300      	movs	r3, #0
 80050dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050de:	2300      	movs	r3, #0
 80050e0:	61fb      	str	r3, [r7, #28]
 80050e2:	e16b      	b.n	80053bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80050e4:	2201      	movs	r2, #1
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	4013      	ands	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	f040 815a 	bne.w	80053b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f003 0303 	and.w	r3, r3, #3
 800510a:	2b01      	cmp	r3, #1
 800510c:	d005      	beq.n	800511a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005116:	2b02      	cmp	r3, #2
 8005118:	d130      	bne.n	800517c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	005b      	lsls	r3, r3, #1
 8005124:	2203      	movs	r2, #3
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	43db      	mvns	r3, r3
 800512c:	69ba      	ldr	r2, [r7, #24]
 800512e:	4013      	ands	r3, r2
 8005130:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	68da      	ldr	r2, [r3, #12]
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	005b      	lsls	r3, r3, #1
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	69ba      	ldr	r2, [r7, #24]
 8005140:	4313      	orrs	r3, r2
 8005142:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	69ba      	ldr	r2, [r7, #24]
 8005148:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005150:	2201      	movs	r2, #1
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	fa02 f303 	lsl.w	r3, r2, r3
 8005158:	43db      	mvns	r3, r3
 800515a:	69ba      	ldr	r2, [r7, #24]
 800515c:	4013      	ands	r3, r2
 800515e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	091b      	lsrs	r3, r3, #4
 8005166:	f003 0201 	and.w	r2, r3, #1
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	fa02 f303 	lsl.w	r3, r2, r3
 8005170:	69ba      	ldr	r2, [r7, #24]
 8005172:	4313      	orrs	r3, r2
 8005174:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	69ba      	ldr	r2, [r7, #24]
 800517a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f003 0303 	and.w	r3, r3, #3
 8005184:	2b03      	cmp	r3, #3
 8005186:	d017      	beq.n	80051b8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	2203      	movs	r2, #3
 8005194:	fa02 f303 	lsl.w	r3, r2, r3
 8005198:	43db      	mvns	r3, r3
 800519a:	69ba      	ldr	r2, [r7, #24]
 800519c:	4013      	ands	r3, r2
 800519e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	689a      	ldr	r2, [r3, #8]
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ac:	69ba      	ldr	r2, [r7, #24]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	69ba      	ldr	r2, [r7, #24]
 80051b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f003 0303 	and.w	r3, r3, #3
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d123      	bne.n	800520c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	08da      	lsrs	r2, r3, #3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	3208      	adds	r2, #8
 80051cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	220f      	movs	r2, #15
 80051dc:	fa02 f303 	lsl.w	r3, r2, r3
 80051e0:	43db      	mvns	r3, r3
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	4013      	ands	r3, r2
 80051e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	691a      	ldr	r2, [r3, #16]
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	fa02 f303 	lsl.w	r3, r2, r3
 80051f8:	69ba      	ldr	r2, [r7, #24]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	08da      	lsrs	r2, r3, #3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	3208      	adds	r2, #8
 8005206:	69b9      	ldr	r1, [r7, #24]
 8005208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	005b      	lsls	r3, r3, #1
 8005216:	2203      	movs	r2, #3
 8005218:	fa02 f303 	lsl.w	r3, r2, r3
 800521c:	43db      	mvns	r3, r3
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	4013      	ands	r3, r2
 8005222:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f003 0203 	and.w	r2, r3, #3
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	fa02 f303 	lsl.w	r3, r2, r3
 8005234:	69ba      	ldr	r2, [r7, #24]
 8005236:	4313      	orrs	r3, r2
 8005238:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	f000 80b4 	beq.w	80053b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800524e:	2300      	movs	r3, #0
 8005250:	60fb      	str	r3, [r7, #12]
 8005252:	4b60      	ldr	r3, [pc, #384]	; (80053d4 <HAL_GPIO_Init+0x30c>)
 8005254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005256:	4a5f      	ldr	r2, [pc, #380]	; (80053d4 <HAL_GPIO_Init+0x30c>)
 8005258:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800525c:	6453      	str	r3, [r2, #68]	; 0x44
 800525e:	4b5d      	ldr	r3, [pc, #372]	; (80053d4 <HAL_GPIO_Init+0x30c>)
 8005260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005262:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005266:	60fb      	str	r3, [r7, #12]
 8005268:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800526a:	4a5b      	ldr	r2, [pc, #364]	; (80053d8 <HAL_GPIO_Init+0x310>)
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	089b      	lsrs	r3, r3, #2
 8005270:	3302      	adds	r3, #2
 8005272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005276:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	f003 0303 	and.w	r3, r3, #3
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	220f      	movs	r2, #15
 8005282:	fa02 f303 	lsl.w	r3, r2, r3
 8005286:	43db      	mvns	r3, r3
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	4013      	ands	r3, r2
 800528c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a52      	ldr	r2, [pc, #328]	; (80053dc <HAL_GPIO_Init+0x314>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d02b      	beq.n	80052ee <HAL_GPIO_Init+0x226>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a51      	ldr	r2, [pc, #324]	; (80053e0 <HAL_GPIO_Init+0x318>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d025      	beq.n	80052ea <HAL_GPIO_Init+0x222>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a50      	ldr	r2, [pc, #320]	; (80053e4 <HAL_GPIO_Init+0x31c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d01f      	beq.n	80052e6 <HAL_GPIO_Init+0x21e>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a4f      	ldr	r2, [pc, #316]	; (80053e8 <HAL_GPIO_Init+0x320>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d019      	beq.n	80052e2 <HAL_GPIO_Init+0x21a>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a4e      	ldr	r2, [pc, #312]	; (80053ec <HAL_GPIO_Init+0x324>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d013      	beq.n	80052de <HAL_GPIO_Init+0x216>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a4d      	ldr	r2, [pc, #308]	; (80053f0 <HAL_GPIO_Init+0x328>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d00d      	beq.n	80052da <HAL_GPIO_Init+0x212>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a4c      	ldr	r2, [pc, #304]	; (80053f4 <HAL_GPIO_Init+0x32c>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d007      	beq.n	80052d6 <HAL_GPIO_Init+0x20e>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a4b      	ldr	r2, [pc, #300]	; (80053f8 <HAL_GPIO_Init+0x330>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d101      	bne.n	80052d2 <HAL_GPIO_Init+0x20a>
 80052ce:	2307      	movs	r3, #7
 80052d0:	e00e      	b.n	80052f0 <HAL_GPIO_Init+0x228>
 80052d2:	2308      	movs	r3, #8
 80052d4:	e00c      	b.n	80052f0 <HAL_GPIO_Init+0x228>
 80052d6:	2306      	movs	r3, #6
 80052d8:	e00a      	b.n	80052f0 <HAL_GPIO_Init+0x228>
 80052da:	2305      	movs	r3, #5
 80052dc:	e008      	b.n	80052f0 <HAL_GPIO_Init+0x228>
 80052de:	2304      	movs	r3, #4
 80052e0:	e006      	b.n	80052f0 <HAL_GPIO_Init+0x228>
 80052e2:	2303      	movs	r3, #3
 80052e4:	e004      	b.n	80052f0 <HAL_GPIO_Init+0x228>
 80052e6:	2302      	movs	r3, #2
 80052e8:	e002      	b.n	80052f0 <HAL_GPIO_Init+0x228>
 80052ea:	2301      	movs	r3, #1
 80052ec:	e000      	b.n	80052f0 <HAL_GPIO_Init+0x228>
 80052ee:	2300      	movs	r3, #0
 80052f0:	69fa      	ldr	r2, [r7, #28]
 80052f2:	f002 0203 	and.w	r2, r2, #3
 80052f6:	0092      	lsls	r2, r2, #2
 80052f8:	4093      	lsls	r3, r2
 80052fa:	69ba      	ldr	r2, [r7, #24]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005300:	4935      	ldr	r1, [pc, #212]	; (80053d8 <HAL_GPIO_Init+0x310>)
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	089b      	lsrs	r3, r3, #2
 8005306:	3302      	adds	r3, #2
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800530e:	4b3b      	ldr	r3, [pc, #236]	; (80053fc <HAL_GPIO_Init+0x334>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	43db      	mvns	r3, r3
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	4013      	ands	r3, r2
 800531c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	4313      	orrs	r3, r2
 8005330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005332:	4a32      	ldr	r2, [pc, #200]	; (80053fc <HAL_GPIO_Init+0x334>)
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005338:	4b30      	ldr	r3, [pc, #192]	; (80053fc <HAL_GPIO_Init+0x334>)
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	43db      	mvns	r3, r3
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	4013      	ands	r3, r2
 8005346:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005350:	2b00      	cmp	r3, #0
 8005352:	d003      	beq.n	800535c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	4313      	orrs	r3, r2
 800535a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800535c:	4a27      	ldr	r2, [pc, #156]	; (80053fc <HAL_GPIO_Init+0x334>)
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005362:	4b26      	ldr	r3, [pc, #152]	; (80053fc <HAL_GPIO_Init+0x334>)
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	43db      	mvns	r3, r3
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	4013      	ands	r3, r2
 8005370:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	4313      	orrs	r3, r2
 8005384:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005386:	4a1d      	ldr	r2, [pc, #116]	; (80053fc <HAL_GPIO_Init+0x334>)
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800538c:	4b1b      	ldr	r3, [pc, #108]	; (80053fc <HAL_GPIO_Init+0x334>)
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	43db      	mvns	r3, r3
 8005396:	69ba      	ldr	r2, [r7, #24]
 8005398:	4013      	ands	r3, r2
 800539a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d003      	beq.n	80053b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80053b0:	4a12      	ldr	r2, [pc, #72]	; (80053fc <HAL_GPIO_Init+0x334>)
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	3301      	adds	r3, #1
 80053ba:	61fb      	str	r3, [r7, #28]
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	2b0f      	cmp	r3, #15
 80053c0:	f67f ae90 	bls.w	80050e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80053c4:	bf00      	nop
 80053c6:	bf00      	nop
 80053c8:	3724      	adds	r7, #36	; 0x24
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	40023800 	.word	0x40023800
 80053d8:	40013800 	.word	0x40013800
 80053dc:	40020000 	.word	0x40020000
 80053e0:	40020400 	.word	0x40020400
 80053e4:	40020800 	.word	0x40020800
 80053e8:	40020c00 	.word	0x40020c00
 80053ec:	40021000 	.word	0x40021000
 80053f0:	40021400 	.word	0x40021400
 80053f4:	40021800 	.word	0x40021800
 80053f8:	40021c00 	.word	0x40021c00
 80053fc:	40013c00 	.word	0x40013c00

08005400 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691a      	ldr	r2, [r3, #16]
 8005410:	887b      	ldrh	r3, [r7, #2]
 8005412:	4013      	ands	r3, r2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005418:	2301      	movs	r3, #1
 800541a:	73fb      	strb	r3, [r7, #15]
 800541c:	e001      	b.n	8005422 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800541e:	2300      	movs	r3, #0
 8005420:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005422:	7bfb      	ldrb	r3, [r7, #15]
}
 8005424:	4618      	mov	r0, r3
 8005426:	3714      	adds	r7, #20
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	460b      	mov	r3, r1
 800543a:	807b      	strh	r3, [r7, #2]
 800543c:	4613      	mov	r3, r2
 800543e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005440:	787b      	ldrb	r3, [r7, #1]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d003      	beq.n	800544e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005446:	887a      	ldrh	r2, [r7, #2]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800544c:	e003      	b.n	8005456 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800544e:	887b      	ldrh	r3, [r7, #2]
 8005450:	041a      	lsls	r2, r3, #16
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	619a      	str	r2, [r3, #24]
}
 8005456:	bf00      	nop
 8005458:	370c      	adds	r7, #12
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
	...

08005464 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	4603      	mov	r3, r0
 800546c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800546e:	4b08      	ldr	r3, [pc, #32]	; (8005490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005470:	695a      	ldr	r2, [r3, #20]
 8005472:	88fb      	ldrh	r3, [r7, #6]
 8005474:	4013      	ands	r3, r2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d006      	beq.n	8005488 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800547a:	4a05      	ldr	r2, [pc, #20]	; (8005490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800547c:	88fb      	ldrh	r3, [r7, #6]
 800547e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005480:	88fb      	ldrh	r3, [r7, #6]
 8005482:	4618      	mov	r0, r3
 8005484:	f000 f806 	bl	8005494 <HAL_GPIO_EXTI_Callback>
  }
}
 8005488:	bf00      	nop
 800548a:	3708      	adds	r7, #8
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	40013c00 	.word	0x40013c00

08005494 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	4603      	mov	r3, r0
 800549c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800549e:	bf00      	nop
 80054a0:	370c      	adds	r7, #12
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
	...

080054ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d101      	bne.n	80054be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e264      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d075      	beq.n	80055b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80054ca:	4ba3      	ldr	r3, [pc, #652]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f003 030c 	and.w	r3, r3, #12
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d00c      	beq.n	80054f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054d6:	4ba0      	ldr	r3, [pc, #640]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d112      	bne.n	8005508 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054e2:	4b9d      	ldr	r3, [pc, #628]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054ee:	d10b      	bne.n	8005508 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054f0:	4b99      	ldr	r3, [pc, #612]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d05b      	beq.n	80055b4 <HAL_RCC_OscConfig+0x108>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d157      	bne.n	80055b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e23f      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005510:	d106      	bne.n	8005520 <HAL_RCC_OscConfig+0x74>
 8005512:	4b91      	ldr	r3, [pc, #580]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a90      	ldr	r2, [pc, #576]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800551c:	6013      	str	r3, [r2, #0]
 800551e:	e01d      	b.n	800555c <HAL_RCC_OscConfig+0xb0>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005528:	d10c      	bne.n	8005544 <HAL_RCC_OscConfig+0x98>
 800552a:	4b8b      	ldr	r3, [pc, #556]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a8a      	ldr	r2, [pc, #552]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005530:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005534:	6013      	str	r3, [r2, #0]
 8005536:	4b88      	ldr	r3, [pc, #544]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a87      	ldr	r2, [pc, #540]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 800553c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005540:	6013      	str	r3, [r2, #0]
 8005542:	e00b      	b.n	800555c <HAL_RCC_OscConfig+0xb0>
 8005544:	4b84      	ldr	r3, [pc, #528]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a83      	ldr	r2, [pc, #524]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 800554a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800554e:	6013      	str	r3, [r2, #0]
 8005550:	4b81      	ldr	r3, [pc, #516]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a80      	ldr	r2, [pc, #512]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005556:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800555a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d013      	beq.n	800558c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005564:	f7fd fcf4 	bl	8002f50 <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800556a:	e008      	b.n	800557e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800556c:	f7fd fcf0 	bl	8002f50 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b64      	cmp	r3, #100	; 0x64
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e204      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800557e:	4b76      	ldr	r3, [pc, #472]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0f0      	beq.n	800556c <HAL_RCC_OscConfig+0xc0>
 800558a:	e014      	b.n	80055b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800558c:	f7fd fce0 	bl	8002f50 <HAL_GetTick>
 8005590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005592:	e008      	b.n	80055a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005594:	f7fd fcdc 	bl	8002f50 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b64      	cmp	r3, #100	; 0x64
 80055a0:	d901      	bls.n	80055a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e1f0      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055a6:	4b6c      	ldr	r3, [pc, #432]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1f0      	bne.n	8005594 <HAL_RCC_OscConfig+0xe8>
 80055b2:	e000      	b.n	80055b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d063      	beq.n	800568a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055c2:	4b65      	ldr	r3, [pc, #404]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f003 030c 	and.w	r3, r3, #12
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00b      	beq.n	80055e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055ce:	4b62      	ldr	r3, [pc, #392]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055d6:	2b08      	cmp	r3, #8
 80055d8:	d11c      	bne.n	8005614 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055da:	4b5f      	ldr	r3, [pc, #380]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d116      	bne.n	8005614 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055e6:	4b5c      	ldr	r3, [pc, #368]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0302 	and.w	r3, r3, #2
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d005      	beq.n	80055fe <HAL_RCC_OscConfig+0x152>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d001      	beq.n	80055fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e1c4      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055fe:	4b56      	ldr	r3, [pc, #344]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	4952      	ldr	r1, [pc, #328]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 800560e:	4313      	orrs	r3, r2
 8005610:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005612:	e03a      	b.n	800568a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d020      	beq.n	800565e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800561c:	4b4f      	ldr	r3, [pc, #316]	; (800575c <HAL_RCC_OscConfig+0x2b0>)
 800561e:	2201      	movs	r2, #1
 8005620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005622:	f7fd fc95 	bl	8002f50 <HAL_GetTick>
 8005626:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005628:	e008      	b.n	800563c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800562a:	f7fd fc91 	bl	8002f50 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	2b02      	cmp	r3, #2
 8005636:	d901      	bls.n	800563c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e1a5      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800563c:	4b46      	ldr	r3, [pc, #280]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 0302 	and.w	r3, r3, #2
 8005644:	2b00      	cmp	r3, #0
 8005646:	d0f0      	beq.n	800562a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005648:	4b43      	ldr	r3, [pc, #268]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	00db      	lsls	r3, r3, #3
 8005656:	4940      	ldr	r1, [pc, #256]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005658:	4313      	orrs	r3, r2
 800565a:	600b      	str	r3, [r1, #0]
 800565c:	e015      	b.n	800568a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800565e:	4b3f      	ldr	r3, [pc, #252]	; (800575c <HAL_RCC_OscConfig+0x2b0>)
 8005660:	2200      	movs	r2, #0
 8005662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005664:	f7fd fc74 	bl	8002f50 <HAL_GetTick>
 8005668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800566a:	e008      	b.n	800567e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800566c:	f7fd fc70 	bl	8002f50 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	2b02      	cmp	r3, #2
 8005678:	d901      	bls.n	800567e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e184      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800567e:	4b36      	ldr	r3, [pc, #216]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0302 	and.w	r3, r3, #2
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1f0      	bne.n	800566c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0308 	and.w	r3, r3, #8
 8005692:	2b00      	cmp	r3, #0
 8005694:	d030      	beq.n	80056f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d016      	beq.n	80056cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800569e:	4b30      	ldr	r3, [pc, #192]	; (8005760 <HAL_RCC_OscConfig+0x2b4>)
 80056a0:	2201      	movs	r2, #1
 80056a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056a4:	f7fd fc54 	bl	8002f50 <HAL_GetTick>
 80056a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056aa:	e008      	b.n	80056be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056ac:	f7fd fc50 	bl	8002f50 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d901      	bls.n	80056be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e164      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056be:	4b26      	ldr	r3, [pc, #152]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80056c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056c2:	f003 0302 	and.w	r3, r3, #2
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d0f0      	beq.n	80056ac <HAL_RCC_OscConfig+0x200>
 80056ca:	e015      	b.n	80056f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056cc:	4b24      	ldr	r3, [pc, #144]	; (8005760 <HAL_RCC_OscConfig+0x2b4>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056d2:	f7fd fc3d 	bl	8002f50 <HAL_GetTick>
 80056d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056d8:	e008      	b.n	80056ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056da:	f7fd fc39 	bl	8002f50 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d901      	bls.n	80056ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e14d      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056ec:	4b1a      	ldr	r3, [pc, #104]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 80056ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1f0      	bne.n	80056da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0304 	and.w	r3, r3, #4
 8005700:	2b00      	cmp	r3, #0
 8005702:	f000 80a0 	beq.w	8005846 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005706:	2300      	movs	r3, #0
 8005708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800570a:	4b13      	ldr	r3, [pc, #76]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 800570c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d10f      	bne.n	8005736 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005716:	2300      	movs	r3, #0
 8005718:	60bb      	str	r3, [r7, #8]
 800571a:	4b0f      	ldr	r3, [pc, #60]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 800571c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571e:	4a0e      	ldr	r2, [pc, #56]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005724:	6413      	str	r3, [r2, #64]	; 0x40
 8005726:	4b0c      	ldr	r3, [pc, #48]	; (8005758 <HAL_RCC_OscConfig+0x2ac>)
 8005728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800572e:	60bb      	str	r3, [r7, #8]
 8005730:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005732:	2301      	movs	r3, #1
 8005734:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005736:	4b0b      	ldr	r3, [pc, #44]	; (8005764 <HAL_RCC_OscConfig+0x2b8>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800573e:	2b00      	cmp	r3, #0
 8005740:	d121      	bne.n	8005786 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005742:	4b08      	ldr	r3, [pc, #32]	; (8005764 <HAL_RCC_OscConfig+0x2b8>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a07      	ldr	r2, [pc, #28]	; (8005764 <HAL_RCC_OscConfig+0x2b8>)
 8005748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800574c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800574e:	f7fd fbff 	bl	8002f50 <HAL_GetTick>
 8005752:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005754:	e011      	b.n	800577a <HAL_RCC_OscConfig+0x2ce>
 8005756:	bf00      	nop
 8005758:	40023800 	.word	0x40023800
 800575c:	42470000 	.word	0x42470000
 8005760:	42470e80 	.word	0x42470e80
 8005764:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005768:	f7fd fbf2 	bl	8002f50 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e106      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800577a:	4b85      	ldr	r3, [pc, #532]	; (8005990 <HAL_RCC_OscConfig+0x4e4>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005782:	2b00      	cmp	r3, #0
 8005784:	d0f0      	beq.n	8005768 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d106      	bne.n	800579c <HAL_RCC_OscConfig+0x2f0>
 800578e:	4b81      	ldr	r3, [pc, #516]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 8005790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005792:	4a80      	ldr	r2, [pc, #512]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 8005794:	f043 0301 	orr.w	r3, r3, #1
 8005798:	6713      	str	r3, [r2, #112]	; 0x70
 800579a:	e01c      	b.n	80057d6 <HAL_RCC_OscConfig+0x32a>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	2b05      	cmp	r3, #5
 80057a2:	d10c      	bne.n	80057be <HAL_RCC_OscConfig+0x312>
 80057a4:	4b7b      	ldr	r3, [pc, #492]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a8:	4a7a      	ldr	r2, [pc, #488]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057aa:	f043 0304 	orr.w	r3, r3, #4
 80057ae:	6713      	str	r3, [r2, #112]	; 0x70
 80057b0:	4b78      	ldr	r3, [pc, #480]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057b4:	4a77      	ldr	r2, [pc, #476]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057b6:	f043 0301 	orr.w	r3, r3, #1
 80057ba:	6713      	str	r3, [r2, #112]	; 0x70
 80057bc:	e00b      	b.n	80057d6 <HAL_RCC_OscConfig+0x32a>
 80057be:	4b75      	ldr	r3, [pc, #468]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057c2:	4a74      	ldr	r2, [pc, #464]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057c4:	f023 0301 	bic.w	r3, r3, #1
 80057c8:	6713      	str	r3, [r2, #112]	; 0x70
 80057ca:	4b72      	ldr	r3, [pc, #456]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ce:	4a71      	ldr	r2, [pc, #452]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057d0:	f023 0304 	bic.w	r3, r3, #4
 80057d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d015      	beq.n	800580a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057de:	f7fd fbb7 	bl	8002f50 <HAL_GetTick>
 80057e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057e4:	e00a      	b.n	80057fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057e6:	f7fd fbb3 	bl	8002f50 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d901      	bls.n	80057fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e0c5      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057fc:	4b65      	ldr	r3, [pc, #404]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80057fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b00      	cmp	r3, #0
 8005806:	d0ee      	beq.n	80057e6 <HAL_RCC_OscConfig+0x33a>
 8005808:	e014      	b.n	8005834 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800580a:	f7fd fba1 	bl	8002f50 <HAL_GetTick>
 800580e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005810:	e00a      	b.n	8005828 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005812:	f7fd fb9d 	bl	8002f50 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005820:	4293      	cmp	r3, r2
 8005822:	d901      	bls.n	8005828 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	e0af      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005828:	4b5a      	ldr	r3, [pc, #360]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 800582a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800582c:	f003 0302 	and.w	r3, r3, #2
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1ee      	bne.n	8005812 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005834:	7dfb      	ldrb	r3, [r7, #23]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d105      	bne.n	8005846 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800583a:	4b56      	ldr	r3, [pc, #344]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 800583c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583e:	4a55      	ldr	r2, [pc, #340]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 8005840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005844:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	2b00      	cmp	r3, #0
 800584c:	f000 809b 	beq.w	8005986 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005850:	4b50      	ldr	r3, [pc, #320]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f003 030c 	and.w	r3, r3, #12
 8005858:	2b08      	cmp	r3, #8
 800585a:	d05c      	beq.n	8005916 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	2b02      	cmp	r3, #2
 8005862:	d141      	bne.n	80058e8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005864:	4b4c      	ldr	r3, [pc, #304]	; (8005998 <HAL_RCC_OscConfig+0x4ec>)
 8005866:	2200      	movs	r2, #0
 8005868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800586a:	f7fd fb71 	bl	8002f50 <HAL_GetTick>
 800586e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005870:	e008      	b.n	8005884 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005872:	f7fd fb6d 	bl	8002f50 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e081      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005884:	4b43      	ldr	r3, [pc, #268]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1f0      	bne.n	8005872 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	69da      	ldr	r2, [r3, #28]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a1b      	ldr	r3, [r3, #32]
 8005898:	431a      	orrs	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589e:	019b      	lsls	r3, r3, #6
 80058a0:	431a      	orrs	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a6:	085b      	lsrs	r3, r3, #1
 80058a8:	3b01      	subs	r3, #1
 80058aa:	041b      	lsls	r3, r3, #16
 80058ac:	431a      	orrs	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b2:	061b      	lsls	r3, r3, #24
 80058b4:	4937      	ldr	r1, [pc, #220]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058ba:	4b37      	ldr	r3, [pc, #220]	; (8005998 <HAL_RCC_OscConfig+0x4ec>)
 80058bc:	2201      	movs	r2, #1
 80058be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058c0:	f7fd fb46 	bl	8002f50 <HAL_GetTick>
 80058c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058c6:	e008      	b.n	80058da <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058c8:	f7fd fb42 	bl	8002f50 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e056      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058da:	4b2e      	ldr	r3, [pc, #184]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0f0      	beq.n	80058c8 <HAL_RCC_OscConfig+0x41c>
 80058e6:	e04e      	b.n	8005986 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058e8:	4b2b      	ldr	r3, [pc, #172]	; (8005998 <HAL_RCC_OscConfig+0x4ec>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ee:	f7fd fb2f 	bl	8002f50 <HAL_GetTick>
 80058f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058f4:	e008      	b.n	8005908 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058f6:	f7fd fb2b 	bl	8002f50 <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	2b02      	cmp	r3, #2
 8005902:	d901      	bls.n	8005908 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e03f      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005908:	4b22      	ldr	r3, [pc, #136]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1f0      	bne.n	80058f6 <HAL_RCC_OscConfig+0x44a>
 8005914:	e037      	b.n	8005986 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e032      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005922:	4b1c      	ldr	r3, [pc, #112]	; (8005994 <HAL_RCC_OscConfig+0x4e8>)
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d028      	beq.n	8005982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800593a:	429a      	cmp	r2, r3
 800593c:	d121      	bne.n	8005982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005948:	429a      	cmp	r2, r3
 800594a:	d11a      	bne.n	8005982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005952:	4013      	ands	r3, r2
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005958:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800595a:	4293      	cmp	r3, r2
 800595c:	d111      	bne.n	8005982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005968:	085b      	lsrs	r3, r3, #1
 800596a:	3b01      	subs	r3, #1
 800596c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800596e:	429a      	cmp	r2, r3
 8005970:	d107      	bne.n	8005982 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800597e:	429a      	cmp	r2, r3
 8005980:	d001      	beq.n	8005986 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e000      	b.n	8005988 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005986:	2300      	movs	r3, #0
}
 8005988:	4618      	mov	r0, r3
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	40007000 	.word	0x40007000
 8005994:	40023800 	.word	0x40023800
 8005998:	42470060 	.word	0x42470060

0800599c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d101      	bne.n	80059b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e0cc      	b.n	8005b4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059b0:	4b68      	ldr	r3, [pc, #416]	; (8005b54 <HAL_RCC_ClockConfig+0x1b8>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0307 	and.w	r3, r3, #7
 80059b8:	683a      	ldr	r2, [r7, #0]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d90c      	bls.n	80059d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059be:	4b65      	ldr	r3, [pc, #404]	; (8005b54 <HAL_RCC_ClockConfig+0x1b8>)
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	b2d2      	uxtb	r2, r2
 80059c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059c6:	4b63      	ldr	r3, [pc, #396]	; (8005b54 <HAL_RCC_ClockConfig+0x1b8>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0307 	and.w	r3, r3, #7
 80059ce:	683a      	ldr	r2, [r7, #0]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d001      	beq.n	80059d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e0b8      	b.n	8005b4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 0302 	and.w	r3, r3, #2
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d020      	beq.n	8005a26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0304 	and.w	r3, r3, #4
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d005      	beq.n	80059fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059f0:	4b59      	ldr	r3, [pc, #356]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	4a58      	ldr	r2, [pc, #352]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 80059f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80059fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0308 	and.w	r3, r3, #8
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d005      	beq.n	8005a14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a08:	4b53      	ldr	r3, [pc, #332]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	4a52      	ldr	r2, [pc, #328]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a14:	4b50      	ldr	r3, [pc, #320]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	494d      	ldr	r1, [pc, #308]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d044      	beq.n	8005abc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d107      	bne.n	8005a4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a3a:	4b47      	ldr	r3, [pc, #284]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d119      	bne.n	8005a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e07f      	b.n	8005b4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d003      	beq.n	8005a5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a56:	2b03      	cmp	r3, #3
 8005a58:	d107      	bne.n	8005a6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a5a:	4b3f      	ldr	r3, [pc, #252]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d109      	bne.n	8005a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e06f      	b.n	8005b4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a6a:	4b3b      	ldr	r3, [pc, #236]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0302 	and.w	r3, r3, #2
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e067      	b.n	8005b4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a7a:	4b37      	ldr	r3, [pc, #220]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f023 0203 	bic.w	r2, r3, #3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	4934      	ldr	r1, [pc, #208]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a8c:	f7fd fa60 	bl	8002f50 <HAL_GetTick>
 8005a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a92:	e00a      	b.n	8005aaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a94:	f7fd fa5c 	bl	8002f50 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d901      	bls.n	8005aaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e04f      	b.n	8005b4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aaa:	4b2b      	ldr	r3, [pc, #172]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f003 020c 	and.w	r2, r3, #12
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d1eb      	bne.n	8005a94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005abc:	4b25      	ldr	r3, [pc, #148]	; (8005b54 <HAL_RCC_ClockConfig+0x1b8>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0307 	and.w	r3, r3, #7
 8005ac4:	683a      	ldr	r2, [r7, #0]
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d20c      	bcs.n	8005ae4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aca:	4b22      	ldr	r3, [pc, #136]	; (8005b54 <HAL_RCC_ClockConfig+0x1b8>)
 8005acc:	683a      	ldr	r2, [r7, #0]
 8005ace:	b2d2      	uxtb	r2, r2
 8005ad0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ad2:	4b20      	ldr	r3, [pc, #128]	; (8005b54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0307 	and.w	r3, r3, #7
 8005ada:	683a      	ldr	r2, [r7, #0]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d001      	beq.n	8005ae4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e032      	b.n	8005b4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d008      	beq.n	8005b02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005af0:	4b19      	ldr	r3, [pc, #100]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	4916      	ldr	r1, [pc, #88]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005afe:	4313      	orrs	r3, r2
 8005b00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 0308 	and.w	r3, r3, #8
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d009      	beq.n	8005b22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b0e:	4b12      	ldr	r3, [pc, #72]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	00db      	lsls	r3, r3, #3
 8005b1c:	490e      	ldr	r1, [pc, #56]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005b22:	f000 f821 	bl	8005b68 <HAL_RCC_GetSysClockFreq>
 8005b26:	4602      	mov	r2, r0
 8005b28:	4b0b      	ldr	r3, [pc, #44]	; (8005b58 <HAL_RCC_ClockConfig+0x1bc>)
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	091b      	lsrs	r3, r3, #4
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	490a      	ldr	r1, [pc, #40]	; (8005b5c <HAL_RCC_ClockConfig+0x1c0>)
 8005b34:	5ccb      	ldrb	r3, [r1, r3]
 8005b36:	fa22 f303 	lsr.w	r3, r2, r3
 8005b3a:	4a09      	ldr	r2, [pc, #36]	; (8005b60 <HAL_RCC_ClockConfig+0x1c4>)
 8005b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b3e:	4b09      	ldr	r3, [pc, #36]	; (8005b64 <HAL_RCC_ClockConfig+0x1c8>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fd f9c0 	bl	8002ec8 <HAL_InitTick>

  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	40023c00 	.word	0x40023c00
 8005b58:	40023800 	.word	0x40023800
 8005b5c:	08009224 	.word	0x08009224
 8005b60:	20000000 	.word	0x20000000
 8005b64:	20000004 	.word	0x20000004

08005b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b68:	b5b0      	push	{r4, r5, r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005b6e:	2100      	movs	r1, #0
 8005b70:	6079      	str	r1, [r7, #4]
 8005b72:	2100      	movs	r1, #0
 8005b74:	60f9      	str	r1, [r7, #12]
 8005b76:	2100      	movs	r1, #0
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005b7a:	2100      	movs	r1, #0
 8005b7c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b7e:	4952      	ldr	r1, [pc, #328]	; (8005cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005b80:	6889      	ldr	r1, [r1, #8]
 8005b82:	f001 010c 	and.w	r1, r1, #12
 8005b86:	2908      	cmp	r1, #8
 8005b88:	d00d      	beq.n	8005ba6 <HAL_RCC_GetSysClockFreq+0x3e>
 8005b8a:	2908      	cmp	r1, #8
 8005b8c:	f200 8094 	bhi.w	8005cb8 <HAL_RCC_GetSysClockFreq+0x150>
 8005b90:	2900      	cmp	r1, #0
 8005b92:	d002      	beq.n	8005b9a <HAL_RCC_GetSysClockFreq+0x32>
 8005b94:	2904      	cmp	r1, #4
 8005b96:	d003      	beq.n	8005ba0 <HAL_RCC_GetSysClockFreq+0x38>
 8005b98:	e08e      	b.n	8005cb8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b9a:	4b4c      	ldr	r3, [pc, #304]	; (8005ccc <HAL_RCC_GetSysClockFreq+0x164>)
 8005b9c:	60bb      	str	r3, [r7, #8]
       break;
 8005b9e:	e08e      	b.n	8005cbe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ba0:	4b4b      	ldr	r3, [pc, #300]	; (8005cd0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005ba2:	60bb      	str	r3, [r7, #8]
      break;
 8005ba4:	e08b      	b.n	8005cbe <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ba6:	4948      	ldr	r1, [pc, #288]	; (8005cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ba8:	6849      	ldr	r1, [r1, #4]
 8005baa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005bae:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005bb0:	4945      	ldr	r1, [pc, #276]	; (8005cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005bb2:	6849      	ldr	r1, [r1, #4]
 8005bb4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005bb8:	2900      	cmp	r1, #0
 8005bba:	d024      	beq.n	8005c06 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bbc:	4942      	ldr	r1, [pc, #264]	; (8005cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005bbe:	6849      	ldr	r1, [r1, #4]
 8005bc0:	0989      	lsrs	r1, r1, #6
 8005bc2:	4608      	mov	r0, r1
 8005bc4:	f04f 0100 	mov.w	r1, #0
 8005bc8:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005bcc:	f04f 0500 	mov.w	r5, #0
 8005bd0:	ea00 0204 	and.w	r2, r0, r4
 8005bd4:	ea01 0305 	and.w	r3, r1, r5
 8005bd8:	493d      	ldr	r1, [pc, #244]	; (8005cd0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005bda:	fb01 f003 	mul.w	r0, r1, r3
 8005bde:	2100      	movs	r1, #0
 8005be0:	fb01 f102 	mul.w	r1, r1, r2
 8005be4:	1844      	adds	r4, r0, r1
 8005be6:	493a      	ldr	r1, [pc, #232]	; (8005cd0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005be8:	fba2 0101 	umull	r0, r1, r2, r1
 8005bec:	1863      	adds	r3, r4, r1
 8005bee:	4619      	mov	r1, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	f04f 0300 	mov.w	r3, #0
 8005bf8:	f7fa ff20 	bl	8000a3c <__aeabi_uldivmod>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	460b      	mov	r3, r1
 8005c00:	4613      	mov	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]
 8005c04:	e04a      	b.n	8005c9c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c06:	4b30      	ldr	r3, [pc, #192]	; (8005cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	099b      	lsrs	r3, r3, #6
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	f04f 0300 	mov.w	r3, #0
 8005c12:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005c16:	f04f 0100 	mov.w	r1, #0
 8005c1a:	ea02 0400 	and.w	r4, r2, r0
 8005c1e:	ea03 0501 	and.w	r5, r3, r1
 8005c22:	4620      	mov	r0, r4
 8005c24:	4629      	mov	r1, r5
 8005c26:	f04f 0200 	mov.w	r2, #0
 8005c2a:	f04f 0300 	mov.w	r3, #0
 8005c2e:	014b      	lsls	r3, r1, #5
 8005c30:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005c34:	0142      	lsls	r2, r0, #5
 8005c36:	4610      	mov	r0, r2
 8005c38:	4619      	mov	r1, r3
 8005c3a:	1b00      	subs	r0, r0, r4
 8005c3c:	eb61 0105 	sbc.w	r1, r1, r5
 8005c40:	f04f 0200 	mov.w	r2, #0
 8005c44:	f04f 0300 	mov.w	r3, #0
 8005c48:	018b      	lsls	r3, r1, #6
 8005c4a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005c4e:	0182      	lsls	r2, r0, #6
 8005c50:	1a12      	subs	r2, r2, r0
 8005c52:	eb63 0301 	sbc.w	r3, r3, r1
 8005c56:	f04f 0000 	mov.w	r0, #0
 8005c5a:	f04f 0100 	mov.w	r1, #0
 8005c5e:	00d9      	lsls	r1, r3, #3
 8005c60:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005c64:	00d0      	lsls	r0, r2, #3
 8005c66:	4602      	mov	r2, r0
 8005c68:	460b      	mov	r3, r1
 8005c6a:	1912      	adds	r2, r2, r4
 8005c6c:	eb45 0303 	adc.w	r3, r5, r3
 8005c70:	f04f 0000 	mov.w	r0, #0
 8005c74:	f04f 0100 	mov.w	r1, #0
 8005c78:	0299      	lsls	r1, r3, #10
 8005c7a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005c7e:	0290      	lsls	r0, r2, #10
 8005c80:	4602      	mov	r2, r0
 8005c82:	460b      	mov	r3, r1
 8005c84:	4610      	mov	r0, r2
 8005c86:	4619      	mov	r1, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f04f 0300 	mov.w	r3, #0
 8005c90:	f7fa fed4 	bl	8000a3c <__aeabi_uldivmod>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	4613      	mov	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c9c:	4b0a      	ldr	r3, [pc, #40]	; (8005cc8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	0c1b      	lsrs	r3, r3, #16
 8005ca2:	f003 0303 	and.w	r3, r3, #3
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	005b      	lsls	r3, r3, #1
 8005caa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb4:	60bb      	str	r3, [r7, #8]
      break;
 8005cb6:	e002      	b.n	8005cbe <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005cb8:	4b04      	ldr	r3, [pc, #16]	; (8005ccc <HAL_RCC_GetSysClockFreq+0x164>)
 8005cba:	60bb      	str	r3, [r7, #8]
      break;
 8005cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cbe:	68bb      	ldr	r3, [r7, #8]
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3710      	adds	r7, #16
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8005cc8:	40023800 	.word	0x40023800
 8005ccc:	00f42400 	.word	0x00f42400
 8005cd0:	00b71b00 	.word	0x00b71b00

08005cd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b082      	sub	sp, #8
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e07b      	b.n	8005dde <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d108      	bne.n	8005d00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cf6:	d009      	beq.n	8005d0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	61da      	str	r2, [r3, #28]
 8005cfe:	e005      	b.n	8005d0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d106      	bne.n	8005d2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f7fc feb2 	bl	8002a90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d42:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005d54:	431a      	orrs	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	691b      	ldr	r3, [r3, #16]
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	431a      	orrs	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d7c:	431a      	orrs	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d86:	431a      	orrs	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a1b      	ldr	r3, [r3, #32]
 8005d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d90:	ea42 0103 	orr.w	r1, r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d98:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	430a      	orrs	r2, r1
 8005da2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	699b      	ldr	r3, [r3, #24]
 8005da8:	0c1b      	lsrs	r3, r3, #16
 8005daa:	f003 0104 	and.w	r1, r3, #4
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db2:	f003 0210 	and.w	r2, r3, #16
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	69da      	ldr	r2, [r3, #28]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dcc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b088      	sub	sp, #32
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	60f8      	str	r0, [r7, #12]
 8005dee:	60b9      	str	r1, [r7, #8]
 8005df0:	603b      	str	r3, [r7, #0]
 8005df2:	4613      	mov	r3, r2
 8005df4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005df6:	2300      	movs	r3, #0
 8005df8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d101      	bne.n	8005e08 <HAL_SPI_Transmit+0x22>
 8005e04:	2302      	movs	r3, #2
 8005e06:	e126      	b.n	8006056 <HAL_SPI_Transmit+0x270>
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e10:	f7fd f89e 	bl	8002f50 <HAL_GetTick>
 8005e14:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005e16:	88fb      	ldrh	r3, [r7, #6]
 8005e18:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d002      	beq.n	8005e2c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005e26:	2302      	movs	r3, #2
 8005e28:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e2a:	e10b      	b.n	8006044 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d002      	beq.n	8005e38 <HAL_SPI_Transmit+0x52>
 8005e32:	88fb      	ldrh	r3, [r7, #6]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d102      	bne.n	8005e3e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e3c:	e102      	b.n	8006044 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2203      	movs	r2, #3
 8005e42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	88fa      	ldrh	r2, [r7, #6]
 8005e56:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	88fa      	ldrh	r2, [r7, #6]
 8005e5c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2200      	movs	r2, #0
 8005e62:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e84:	d10f      	bne.n	8005ea6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e94:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ea4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb0:	2b40      	cmp	r3, #64	; 0x40
 8005eb2:	d007      	beq.n	8005ec4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ec2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ecc:	d14b      	bne.n	8005f66 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d002      	beq.n	8005edc <HAL_SPI_Transmit+0xf6>
 8005ed6:	8afb      	ldrh	r3, [r7, #22]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d13e      	bne.n	8005f5a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee0:	881a      	ldrh	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eec:	1c9a      	adds	r2, r3, #2
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f00:	e02b      	b.n	8005f5a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d112      	bne.n	8005f36 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f14:	881a      	ldrh	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f20:	1c9a      	adds	r2, r3, #2
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	86da      	strh	r2, [r3, #54]	; 0x36
 8005f34:	e011      	b.n	8005f5a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f36:	f7fd f80b 	bl	8002f50 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	683a      	ldr	r2, [r7, #0]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d803      	bhi.n	8005f4e <HAL_SPI_Transmit+0x168>
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4c:	d102      	bne.n	8005f54 <HAL_SPI_Transmit+0x16e>
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d102      	bne.n	8005f5a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f58:	e074      	b.n	8006044 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1ce      	bne.n	8005f02 <HAL_SPI_Transmit+0x11c>
 8005f64:	e04c      	b.n	8006000 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d002      	beq.n	8005f74 <HAL_SPI_Transmit+0x18e>
 8005f6e:	8afb      	ldrh	r3, [r7, #22]
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d140      	bne.n	8005ff6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	330c      	adds	r3, #12
 8005f7e:	7812      	ldrb	r2, [r2, #0]
 8005f80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f86:	1c5a      	adds	r2, r3, #1
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	3b01      	subs	r3, #1
 8005f94:	b29a      	uxth	r2, r3
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005f9a:	e02c      	b.n	8005ff6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f003 0302 	and.w	r3, r3, #2
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d113      	bne.n	8005fd2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	330c      	adds	r3, #12
 8005fb4:	7812      	ldrb	r2, [r2, #0]
 8005fb6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fbc:	1c5a      	adds	r2, r3, #1
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	86da      	strh	r2, [r3, #54]	; 0x36
 8005fd0:	e011      	b.n	8005ff6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fd2:	f7fc ffbd 	bl	8002f50 <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d803      	bhi.n	8005fea <HAL_SPI_Transmit+0x204>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe8:	d102      	bne.n	8005ff0 <HAL_SPI_Transmit+0x20a>
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d102      	bne.n	8005ff6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ff4:	e026      	b.n	8006044 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1cd      	bne.n	8005f9c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006000:	69ba      	ldr	r2, [r7, #24]
 8006002:	6839      	ldr	r1, [r7, #0]
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 fbcb 	bl	80067a0 <SPI_EndRxTxTransaction>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d002      	beq.n	8006016 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2220      	movs	r2, #32
 8006014:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d10a      	bne.n	8006034 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800601e:	2300      	movs	r3, #0
 8006020:	613b      	str	r3, [r7, #16]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	613b      	str	r3, [r7, #16]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	77fb      	strb	r3, [r7, #31]
 8006040:	e000      	b.n	8006044 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006042:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006054:	7ffb      	ldrb	r3, [r7, #31]
}
 8006056:	4618      	mov	r0, r3
 8006058:	3720      	adds	r7, #32
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}

0800605e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b088      	sub	sp, #32
 8006062:	af02      	add	r7, sp, #8
 8006064:	60f8      	str	r0, [r7, #12]
 8006066:	60b9      	str	r1, [r7, #8]
 8006068:	603b      	str	r3, [r7, #0]
 800606a:	4613      	mov	r3, r2
 800606c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800606e:	2300      	movs	r3, #0
 8006070:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800607a:	d112      	bne.n	80060a2 <HAL_SPI_Receive+0x44>
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d10e      	bne.n	80060a2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2204      	movs	r2, #4
 8006088:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800608c:	88fa      	ldrh	r2, [r7, #6]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	4613      	mov	r3, r2
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	68b9      	ldr	r1, [r7, #8]
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 f8f1 	bl	8006280 <HAL_SPI_TransmitReceive>
 800609e:	4603      	mov	r3, r0
 80060a0:	e0ea      	b.n	8006278 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d101      	bne.n	80060b0 <HAL_SPI_Receive+0x52>
 80060ac:	2302      	movs	r3, #2
 80060ae:	e0e3      	b.n	8006278 <HAL_SPI_Receive+0x21a>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060b8:	f7fc ff4a 	bl	8002f50 <HAL_GetTick>
 80060bc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d002      	beq.n	80060d0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80060ca:	2302      	movs	r3, #2
 80060cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80060ce:	e0ca      	b.n	8006266 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d002      	beq.n	80060dc <HAL_SPI_Receive+0x7e>
 80060d6:	88fb      	ldrh	r3, [r7, #6]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d102      	bne.n	80060e2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80060e0:	e0c1      	b.n	8006266 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2204      	movs	r2, #4
 80060e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	68ba      	ldr	r2, [r7, #8]
 80060f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	88fa      	ldrh	r2, [r7, #6]
 80060fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	88fa      	ldrh	r2, [r7, #6]
 8006100:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2200      	movs	r2, #0
 800610c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006128:	d10f      	bne.n	800614a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006138:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006148:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006154:	2b40      	cmp	r3, #64	; 0x40
 8006156:	d007      	beq.n	8006168 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006166:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d162      	bne.n	8006236 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006170:	e02e      	b.n	80061d0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f003 0301 	and.w	r3, r3, #1
 800617c:	2b01      	cmp	r3, #1
 800617e:	d115      	bne.n	80061ac <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f103 020c 	add.w	r2, r3, #12
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618c:	7812      	ldrb	r2, [r2, #0]
 800618e:	b2d2      	uxtb	r2, r2
 8006190:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006196:	1c5a      	adds	r2, r3, #1
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	3b01      	subs	r3, #1
 80061a4:	b29a      	uxth	r2, r3
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80061aa:	e011      	b.n	80061d0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061ac:	f7fc fed0 	bl	8002f50 <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	683a      	ldr	r2, [r7, #0]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d803      	bhi.n	80061c4 <HAL_SPI_Receive+0x166>
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c2:	d102      	bne.n	80061ca <HAL_SPI_Receive+0x16c>
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d102      	bne.n	80061d0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80061ce:	e04a      	b.n	8006266 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d1cb      	bne.n	8006172 <HAL_SPI_Receive+0x114>
 80061da:	e031      	b.n	8006240 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d113      	bne.n	8006212 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68da      	ldr	r2, [r3, #12]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f4:	b292      	uxth	r2, r2
 80061f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061fc:	1c9a      	adds	r2, r3, #2
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006206:	b29b      	uxth	r3, r3
 8006208:	3b01      	subs	r3, #1
 800620a:	b29a      	uxth	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006210:	e011      	b.n	8006236 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006212:	f7fc fe9d 	bl	8002f50 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	683a      	ldr	r2, [r7, #0]
 800621e:	429a      	cmp	r2, r3
 8006220:	d803      	bhi.n	800622a <HAL_SPI_Receive+0x1cc>
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006228:	d102      	bne.n	8006230 <HAL_SPI_Receive+0x1d2>
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d102      	bne.n	8006236 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006234:	e017      	b.n	8006266 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800623a:	b29b      	uxth	r3, r3
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1cd      	bne.n	80061dc <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006240:	693a      	ldr	r2, [r7, #16]
 8006242:	6839      	ldr	r1, [r7, #0]
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	f000 fa45 	bl	80066d4 <SPI_EndRxTransaction>
 800624a:	4603      	mov	r3, r0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2220      	movs	r2, #32
 8006254:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800625a:	2b00      	cmp	r3, #0
 800625c:	d002      	beq.n	8006264 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	75fb      	strb	r3, [r7, #23]
 8006262:	e000      	b.n	8006266 <HAL_SPI_Receive+0x208>
  }

error :
 8006264:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006276:	7dfb      	ldrb	r3, [r7, #23]
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b08c      	sub	sp, #48	; 0x30
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
 800628c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800628e:	2301      	movs	r3, #1
 8006290:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006292:	2300      	movs	r3, #0
 8006294:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d101      	bne.n	80062a6 <HAL_SPI_TransmitReceive+0x26>
 80062a2:	2302      	movs	r3, #2
 80062a4:	e18a      	b.n	80065bc <HAL_SPI_TransmitReceive+0x33c>
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062ae:	f7fc fe4f 	bl	8002f50 <HAL_GetTick>
 80062b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80062c4:	887b      	ldrh	r3, [r7, #2]
 80062c6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80062c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d00f      	beq.n	80062f0 <HAL_SPI_TransmitReceive+0x70>
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062d6:	d107      	bne.n	80062e8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d103      	bne.n	80062e8 <HAL_SPI_TransmitReceive+0x68>
 80062e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	d003      	beq.n	80062f0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80062e8:	2302      	movs	r3, #2
 80062ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80062ee:	e15b      	b.n	80065a8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d005      	beq.n	8006302 <HAL_SPI_TransmitReceive+0x82>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d002      	beq.n	8006302 <HAL_SPI_TransmitReceive+0x82>
 80062fc:	887b      	ldrh	r3, [r7, #2]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d103      	bne.n	800630a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006308:	e14e      	b.n	80065a8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b04      	cmp	r3, #4
 8006314:	d003      	beq.n	800631e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2205      	movs	r2, #5
 800631a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	887a      	ldrh	r2, [r7, #2]
 800632e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	887a      	ldrh	r2, [r7, #2]
 8006334:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	887a      	ldrh	r2, [r7, #2]
 8006340:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	887a      	ldrh	r2, [r7, #2]
 8006346:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635e:	2b40      	cmp	r3, #64	; 0x40
 8006360:	d007      	beq.n	8006372 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006370:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800637a:	d178      	bne.n	800646e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d002      	beq.n	800638a <HAL_SPI_TransmitReceive+0x10a>
 8006384:	8b7b      	ldrh	r3, [r7, #26]
 8006386:	2b01      	cmp	r3, #1
 8006388:	d166      	bne.n	8006458 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638e:	881a      	ldrh	r2, [r3, #0]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800639a:	1c9a      	adds	r2, r3, #2
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	3b01      	subs	r3, #1
 80063a8:	b29a      	uxth	r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063ae:	e053      	b.n	8006458 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 0302 	and.w	r3, r3, #2
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d11b      	bne.n	80063f6 <HAL_SPI_TransmitReceive+0x176>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d016      	beq.n	80063f6 <HAL_SPI_TransmitReceive+0x176>
 80063c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d113      	bne.n	80063f6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d2:	881a      	ldrh	r2, [r3, #0]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063de:	1c9a      	adds	r2, r3, #2
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	3b01      	subs	r3, #1
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063f2:	2300      	movs	r3, #0
 80063f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	2b01      	cmp	r3, #1
 8006402:	d119      	bne.n	8006438 <HAL_SPI_TransmitReceive+0x1b8>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006408:	b29b      	uxth	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d014      	beq.n	8006438 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68da      	ldr	r2, [r3, #12]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006418:	b292      	uxth	r2, r2
 800641a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006420:	1c9a      	adds	r2, r3, #2
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800642a:	b29b      	uxth	r3, r3
 800642c:	3b01      	subs	r3, #1
 800642e:	b29a      	uxth	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006434:	2301      	movs	r3, #1
 8006436:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006438:	f7fc fd8a 	bl	8002f50 <HAL_GetTick>
 800643c:	4602      	mov	r2, r0
 800643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006440:	1ad3      	subs	r3, r2, r3
 8006442:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006444:	429a      	cmp	r2, r3
 8006446:	d807      	bhi.n	8006458 <HAL_SPI_TransmitReceive+0x1d8>
 8006448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800644e:	d003      	beq.n	8006458 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006450:	2303      	movs	r3, #3
 8006452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006456:	e0a7      	b.n	80065a8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800645c:	b29b      	uxth	r3, r3
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1a6      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x130>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006466:	b29b      	uxth	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1a1      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x130>
 800646c:	e07c      	b.n	8006568 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d002      	beq.n	800647c <HAL_SPI_TransmitReceive+0x1fc>
 8006476:	8b7b      	ldrh	r3, [r7, #26]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d16b      	bne.n	8006554 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	330c      	adds	r3, #12
 8006486:	7812      	ldrb	r2, [r2, #0]
 8006488:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648e:	1c5a      	adds	r2, r3, #1
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006498:	b29b      	uxth	r3, r3
 800649a:	3b01      	subs	r3, #1
 800649c:	b29a      	uxth	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064a2:	e057      	b.n	8006554 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 0302 	and.w	r3, r3, #2
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d11c      	bne.n	80064ec <HAL_SPI_TransmitReceive+0x26c>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d017      	beq.n	80064ec <HAL_SPI_TransmitReceive+0x26c>
 80064bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d114      	bne.n	80064ec <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	330c      	adds	r3, #12
 80064cc:	7812      	ldrb	r2, [r2, #0]
 80064ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d4:	1c5a      	adds	r2, r3, #1
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064de:	b29b      	uxth	r3, r3
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064e8:	2300      	movs	r3, #0
 80064ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d119      	bne.n	800652e <HAL_SPI_TransmitReceive+0x2ae>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064fe:	b29b      	uxth	r3, r3
 8006500:	2b00      	cmp	r3, #0
 8006502:	d014      	beq.n	800652e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	68da      	ldr	r2, [r3, #12]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650e:	b2d2      	uxtb	r2, r2
 8006510:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006516:	1c5a      	adds	r2, r3, #1
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006520:	b29b      	uxth	r3, r3
 8006522:	3b01      	subs	r3, #1
 8006524:	b29a      	uxth	r2, r3
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800652a:	2301      	movs	r3, #1
 800652c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800652e:	f7fc fd0f 	bl	8002f50 <HAL_GetTick>
 8006532:	4602      	mov	r2, r0
 8006534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800653a:	429a      	cmp	r2, r3
 800653c:	d803      	bhi.n	8006546 <HAL_SPI_TransmitReceive+0x2c6>
 800653e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006544:	d102      	bne.n	800654c <HAL_SPI_TransmitReceive+0x2cc>
 8006546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006548:	2b00      	cmp	r3, #0
 800654a:	d103      	bne.n	8006554 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006552:	e029      	b.n	80065a8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006558:	b29b      	uxth	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1a2      	bne.n	80064a4 <HAL_SPI_TransmitReceive+0x224>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006562:	b29b      	uxth	r3, r3
 8006564:	2b00      	cmp	r3, #0
 8006566:	d19d      	bne.n	80064a4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006568:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800656a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f000 f917 	bl	80067a0 <SPI_EndRxTxTransaction>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d006      	beq.n	8006586 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2220      	movs	r2, #32
 8006582:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006584:	e010      	b.n	80065a8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10b      	bne.n	80065a6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800658e:	2300      	movs	r3, #0
 8006590:	617b      	str	r3, [r7, #20]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	617b      	str	r3, [r7, #20]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	617b      	str	r3, [r7, #20]
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	e000      	b.n	80065a8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80065a6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3730      	adds	r7, #48	; 0x30
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b088      	sub	sp, #32
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	603b      	str	r3, [r7, #0]
 80065d0:	4613      	mov	r3, r2
 80065d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065d4:	f7fc fcbc 	bl	8002f50 <HAL_GetTick>
 80065d8:	4602      	mov	r2, r0
 80065da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065dc:	1a9b      	subs	r3, r3, r2
 80065de:	683a      	ldr	r2, [r7, #0]
 80065e0:	4413      	add	r3, r2
 80065e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065e4:	f7fc fcb4 	bl	8002f50 <HAL_GetTick>
 80065e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065ea:	4b39      	ldr	r3, [pc, #228]	; (80066d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	015b      	lsls	r3, r3, #5
 80065f0:	0d1b      	lsrs	r3, r3, #20
 80065f2:	69fa      	ldr	r2, [r7, #28]
 80065f4:	fb02 f303 	mul.w	r3, r2, r3
 80065f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065fa:	e054      	b.n	80066a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006602:	d050      	beq.n	80066a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006604:	f7fc fca4 	bl	8002f50 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	69fa      	ldr	r2, [r7, #28]
 8006610:	429a      	cmp	r2, r3
 8006612:	d902      	bls.n	800661a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006614:	69fb      	ldr	r3, [r7, #28]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d13d      	bne.n	8006696 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	685a      	ldr	r2, [r3, #4]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006628:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006632:	d111      	bne.n	8006658 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800663c:	d004      	beq.n	8006648 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006646:	d107      	bne.n	8006658 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006656:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800665c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006660:	d10f      	bne.n	8006682 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006680:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006692:	2303      	movs	r3, #3
 8006694:	e017      	b.n	80066c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d101      	bne.n	80066a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800669c:	2300      	movs	r3, #0
 800669e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	3b01      	subs	r3, #1
 80066a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	689a      	ldr	r2, [r3, #8]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	4013      	ands	r3, r2
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	bf0c      	ite	eq
 80066b6:	2301      	moveq	r3, #1
 80066b8:	2300      	movne	r3, #0
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	461a      	mov	r2, r3
 80066be:	79fb      	ldrb	r3, [r7, #7]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d19b      	bne.n	80065fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3720      	adds	r7, #32
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	20000000 	.word	0x20000000

080066d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b086      	sub	sp, #24
 80066d8:	af02      	add	r7, sp, #8
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066e8:	d111      	bne.n	800670e <SPI_EndRxTransaction+0x3a>
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066f2:	d004      	beq.n	80066fe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066fc:	d107      	bne.n	800670e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800670c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006716:	d12a      	bne.n	800676e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006720:	d012      	beq.n	8006748 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	9300      	str	r3, [sp, #0]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	2200      	movs	r2, #0
 800672a:	2180      	movs	r1, #128	; 0x80
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	f7ff ff49 	bl	80065c4 <SPI_WaitFlagStateUntilTimeout>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d02d      	beq.n	8006794 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800673c:	f043 0220 	orr.w	r2, r3, #32
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e026      	b.n	8006796 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	9300      	str	r3, [sp, #0]
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	2200      	movs	r2, #0
 8006750:	2101      	movs	r1, #1
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f7ff ff36 	bl	80065c4 <SPI_WaitFlagStateUntilTimeout>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d01a      	beq.n	8006794 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006762:	f043 0220 	orr.w	r2, r3, #32
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e013      	b.n	8006796 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	9300      	str	r3, [sp, #0]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	2200      	movs	r2, #0
 8006776:	2101      	movs	r1, #1
 8006778:	68f8      	ldr	r0, [r7, #12]
 800677a:	f7ff ff23 	bl	80065c4 <SPI_WaitFlagStateUntilTimeout>
 800677e:	4603      	mov	r3, r0
 8006780:	2b00      	cmp	r3, #0
 8006782:	d007      	beq.n	8006794 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006788:	f043 0220 	orr.w	r2, r3, #32
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	e000      	b.n	8006796 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b088      	sub	sp, #32
 80067a4:	af02      	add	r7, sp, #8
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067ac:	4b1b      	ldr	r3, [pc, #108]	; (800681c <SPI_EndRxTxTransaction+0x7c>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a1b      	ldr	r2, [pc, #108]	; (8006820 <SPI_EndRxTxTransaction+0x80>)
 80067b2:	fba2 2303 	umull	r2, r3, r2, r3
 80067b6:	0d5b      	lsrs	r3, r3, #21
 80067b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067bc:	fb02 f303 	mul.w	r3, r2, r3
 80067c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067ca:	d112      	bne.n	80067f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	9300      	str	r3, [sp, #0]
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	2200      	movs	r2, #0
 80067d4:	2180      	movs	r1, #128	; 0x80
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f7ff fef4 	bl	80065c4 <SPI_WaitFlagStateUntilTimeout>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d016      	beq.n	8006810 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067e6:	f043 0220 	orr.w	r2, r3, #32
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e00f      	b.n	8006812 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d00a      	beq.n	800680e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	3b01      	subs	r3, #1
 80067fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006808:	2b80      	cmp	r3, #128	; 0x80
 800680a:	d0f2      	beq.n	80067f2 <SPI_EndRxTxTransaction+0x52>
 800680c:	e000      	b.n	8006810 <SPI_EndRxTxTransaction+0x70>
        break;
 800680e:	bf00      	nop
  }

  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3718      	adds	r7, #24
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	20000000 	.word	0x20000000
 8006820:	165e9f81 	.word	0x165e9f81

08006824 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b082      	sub	sp, #8
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d101      	bne.n	8006836 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e041      	b.n	80068ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	d106      	bne.n	8006850 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7fc f99e 	bl	8002b8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2202      	movs	r2, #2
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3304      	adds	r3, #4
 8006860:	4619      	mov	r1, r3
 8006862:	4610      	mov	r0, r2
 8006864:	f000 fc7c 	bl	8007160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3708      	adds	r7, #8
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
	...

080068c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d001      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e04e      	b.n	800697a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68da      	ldr	r2, [r3, #12]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f042 0201 	orr.w	r2, r2, #1
 80068f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a23      	ldr	r2, [pc, #140]	; (8006988 <HAL_TIM_Base_Start_IT+0xc4>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d022      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006906:	d01d      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a1f      	ldr	r2, [pc, #124]	; (800698c <HAL_TIM_Base_Start_IT+0xc8>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d018      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a1e      	ldr	r2, [pc, #120]	; (8006990 <HAL_TIM_Base_Start_IT+0xcc>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d013      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a1c      	ldr	r2, [pc, #112]	; (8006994 <HAL_TIM_Base_Start_IT+0xd0>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d00e      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a1b      	ldr	r2, [pc, #108]	; (8006998 <HAL_TIM_Base_Start_IT+0xd4>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d009      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a19      	ldr	r2, [pc, #100]	; (800699c <HAL_TIM_Base_Start_IT+0xd8>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d004      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a18      	ldr	r2, [pc, #96]	; (80069a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d111      	bne.n	8006968 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	f003 0307 	and.w	r3, r3, #7
 800694e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2b06      	cmp	r3, #6
 8006954:	d010      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f042 0201 	orr.w	r2, r2, #1
 8006964:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006966:	e007      	b.n	8006978 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f042 0201 	orr.w	r2, r2, #1
 8006976:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3714      	adds	r7, #20
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	40010000 	.word	0x40010000
 800698c:	40000400 	.word	0x40000400
 8006990:	40000800 	.word	0x40000800
 8006994:	40000c00 	.word	0x40000c00
 8006998:	40010400 	.word	0x40010400
 800699c:	40014000 	.word	0x40014000
 80069a0:	40001800 	.word	0x40001800

080069a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d101      	bne.n	80069b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e041      	b.n	8006a3a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d106      	bne.n	80069d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f839 	bl	8006a42 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2202      	movs	r2, #2
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	3304      	adds	r3, #4
 80069e0:	4619      	mov	r1, r3
 80069e2:	4610      	mov	r0, r2
 80069e4:	f000 fbbc 	bl	8007160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3708      	adds	r7, #8
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a4a:	bf00      	nop
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
	...

08006a58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d109      	bne.n	8006a7c <HAL_TIM_PWM_Start+0x24>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	bf14      	ite	ne
 8006a74:	2301      	movne	r3, #1
 8006a76:	2300      	moveq	r3, #0
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	e022      	b.n	8006ac2 <HAL_TIM_PWM_Start+0x6a>
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	d109      	bne.n	8006a96 <HAL_TIM_PWM_Start+0x3e>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	bf14      	ite	ne
 8006a8e:	2301      	movne	r3, #1
 8006a90:	2300      	moveq	r3, #0
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	e015      	b.n	8006ac2 <HAL_TIM_PWM_Start+0x6a>
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	2b08      	cmp	r3, #8
 8006a9a:	d109      	bne.n	8006ab0 <HAL_TIM_PWM_Start+0x58>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	bf14      	ite	ne
 8006aa8:	2301      	movne	r3, #1
 8006aaa:	2300      	moveq	r3, #0
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	e008      	b.n	8006ac2 <HAL_TIM_PWM_Start+0x6a>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	bf14      	ite	ne
 8006abc:	2301      	movne	r3, #1
 8006abe:	2300      	moveq	r3, #0
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e07c      	b.n	8006bc4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d104      	bne.n	8006ada <HAL_TIM_PWM_Start+0x82>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ad8:	e013      	b.n	8006b02 <HAL_TIM_PWM_Start+0xaa>
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	2b04      	cmp	r3, #4
 8006ade:	d104      	bne.n	8006aea <HAL_TIM_PWM_Start+0x92>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ae8:	e00b      	b.n	8006b02 <HAL_TIM_PWM_Start+0xaa>
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	2b08      	cmp	r3, #8
 8006aee:	d104      	bne.n	8006afa <HAL_TIM_PWM_Start+0xa2>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2202      	movs	r2, #2
 8006af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006af8:	e003      	b.n	8006b02 <HAL_TIM_PWM_Start+0xaa>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2202      	movs	r2, #2
 8006afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2201      	movs	r2, #1
 8006b08:	6839      	ldr	r1, [r7, #0]
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f000 fe12 	bl	8007734 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a2d      	ldr	r2, [pc, #180]	; (8006bcc <HAL_TIM_PWM_Start+0x174>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d004      	beq.n	8006b24 <HAL_TIM_PWM_Start+0xcc>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a2c      	ldr	r2, [pc, #176]	; (8006bd0 <HAL_TIM_PWM_Start+0x178>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d101      	bne.n	8006b28 <HAL_TIM_PWM_Start+0xd0>
 8006b24:	2301      	movs	r3, #1
 8006b26:	e000      	b.n	8006b2a <HAL_TIM_PWM_Start+0xd2>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d007      	beq.n	8006b3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a22      	ldr	r2, [pc, #136]	; (8006bcc <HAL_TIM_PWM_Start+0x174>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d022      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b50:	d01d      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a1f      	ldr	r2, [pc, #124]	; (8006bd4 <HAL_TIM_PWM_Start+0x17c>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d018      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a1d      	ldr	r2, [pc, #116]	; (8006bd8 <HAL_TIM_PWM_Start+0x180>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d013      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a1c      	ldr	r2, [pc, #112]	; (8006bdc <HAL_TIM_PWM_Start+0x184>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d00e      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a16      	ldr	r2, [pc, #88]	; (8006bd0 <HAL_TIM_PWM_Start+0x178>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d009      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a18      	ldr	r2, [pc, #96]	; (8006be0 <HAL_TIM_PWM_Start+0x188>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d004      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a16      	ldr	r2, [pc, #88]	; (8006be4 <HAL_TIM_PWM_Start+0x18c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d111      	bne.n	8006bb2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2b06      	cmp	r3, #6
 8006b9e:	d010      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f042 0201 	orr.w	r2, r2, #1
 8006bae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bb0:	e007      	b.n	8006bc2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f042 0201 	orr.w	r2, r2, #1
 8006bc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3710      	adds	r7, #16
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}
 8006bcc:	40010000 	.word	0x40010000
 8006bd0:	40010400 	.word	0x40010400
 8006bd4:	40000400 	.word	0x40000400
 8006bd8:	40000800 	.word	0x40000800
 8006bdc:	40000c00 	.word	0x40000c00
 8006be0:	40014000 	.word	0x40014000
 8006be4:	40001800 	.word	0x40001800

08006be8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	f003 0302 	and.w	r3, r3, #2
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d122      	bne.n	8006c44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	d11b      	bne.n	8006c44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f06f 0202 	mvn.w	r2, #2
 8006c14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	f003 0303 	and.w	r3, r3, #3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d003      	beq.n	8006c32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fa7a 	bl	8007124 <HAL_TIM_IC_CaptureCallback>
 8006c30:	e005      	b.n	8006c3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 fa6c 	bl	8007110 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 fa7d 	bl	8007138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	691b      	ldr	r3, [r3, #16]
 8006c4a:	f003 0304 	and.w	r3, r3, #4
 8006c4e:	2b04      	cmp	r3, #4
 8006c50:	d122      	bne.n	8006c98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	f003 0304 	and.w	r3, r3, #4
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d11b      	bne.n	8006c98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f06f 0204 	mvn.w	r2, #4
 8006c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d003      	beq.n	8006c86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 fa50 	bl	8007124 <HAL_TIM_IC_CaptureCallback>
 8006c84:	e005      	b.n	8006c92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 fa42 	bl	8007110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 fa53 	bl	8007138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	f003 0308 	and.w	r3, r3, #8
 8006ca2:	2b08      	cmp	r3, #8
 8006ca4:	d122      	bne.n	8006cec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	f003 0308 	and.w	r3, r3, #8
 8006cb0:	2b08      	cmp	r3, #8
 8006cb2:	d11b      	bne.n	8006cec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f06f 0208 	mvn.w	r2, #8
 8006cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2204      	movs	r2, #4
 8006cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	69db      	ldr	r3, [r3, #28]
 8006cca:	f003 0303 	and.w	r3, r3, #3
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d003      	beq.n	8006cda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 fa26 	bl	8007124 <HAL_TIM_IC_CaptureCallback>
 8006cd8:	e005      	b.n	8006ce6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f000 fa18 	bl	8007110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 fa29 	bl	8007138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	f003 0310 	and.w	r3, r3, #16
 8006cf6:	2b10      	cmp	r3, #16
 8006cf8:	d122      	bne.n	8006d40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	f003 0310 	and.w	r3, r3, #16
 8006d04:	2b10      	cmp	r3, #16
 8006d06:	d11b      	bne.n	8006d40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f06f 0210 	mvn.w	r2, #16
 8006d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2208      	movs	r2, #8
 8006d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	69db      	ldr	r3, [r3, #28]
 8006d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d003      	beq.n	8006d2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 f9fc 	bl	8007124 <HAL_TIM_IC_CaptureCallback>
 8006d2c:	e005      	b.n	8006d3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 f9ee 	bl	8007110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 f9ff 	bl	8007138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	691b      	ldr	r3, [r3, #16]
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d10e      	bne.n	8006d6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	f003 0301 	and.w	r3, r3, #1
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d107      	bne.n	8006d6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f06f 0201 	mvn.w	r2, #1
 8006d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 f9c8 	bl	80070fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d76:	2b80      	cmp	r3, #128	; 0x80
 8006d78:	d10e      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d84:	2b80      	cmp	r3, #128	; 0x80
 8006d86:	d107      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fdcc 	bl	8007930 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da2:	2b40      	cmp	r3, #64	; 0x40
 8006da4:	d10e      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db0:	2b40      	cmp	r3, #64	; 0x40
 8006db2:	d107      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f9c4 	bl	800714c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	f003 0320 	and.w	r3, r3, #32
 8006dce:	2b20      	cmp	r3, #32
 8006dd0:	d10e      	bne.n	8006df0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	f003 0320 	and.w	r3, r3, #32
 8006ddc:	2b20      	cmp	r3, #32
 8006dde:	d107      	bne.n	8006df0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f06f 0220 	mvn.w	r2, #32
 8006de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 fd96 	bl	800791c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006df0:	bf00      	nop
 8006df2:	3708      	adds	r7, #8
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	60b9      	str	r1, [r7, #8]
 8006e02:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d101      	bne.n	8006e12 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006e0e:	2302      	movs	r3, #2
 8006e10:	e0ac      	b.n	8006f6c <HAL_TIM_PWM_ConfigChannel+0x174>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2b0c      	cmp	r3, #12
 8006e1e:	f200 809f 	bhi.w	8006f60 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006e22:	a201      	add	r2, pc, #4	; (adr r2, 8006e28 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e28:	08006e5d 	.word	0x08006e5d
 8006e2c:	08006f61 	.word	0x08006f61
 8006e30:	08006f61 	.word	0x08006f61
 8006e34:	08006f61 	.word	0x08006f61
 8006e38:	08006e9d 	.word	0x08006e9d
 8006e3c:	08006f61 	.word	0x08006f61
 8006e40:	08006f61 	.word	0x08006f61
 8006e44:	08006f61 	.word	0x08006f61
 8006e48:	08006edf 	.word	0x08006edf
 8006e4c:	08006f61 	.word	0x08006f61
 8006e50:	08006f61 	.word	0x08006f61
 8006e54:	08006f61 	.word	0x08006f61
 8006e58:	08006f1f 	.word	0x08006f1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68b9      	ldr	r1, [r7, #8]
 8006e62:	4618      	mov	r0, r3
 8006e64:	f000 fa1c 	bl	80072a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	699a      	ldr	r2, [r3, #24]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f042 0208 	orr.w	r2, r2, #8
 8006e76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699a      	ldr	r2, [r3, #24]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f022 0204 	bic.w	r2, r2, #4
 8006e86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6999      	ldr	r1, [r3, #24]
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	691a      	ldr	r2, [r3, #16]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	430a      	orrs	r2, r1
 8006e98:	619a      	str	r2, [r3, #24]
      break;
 8006e9a:	e062      	b.n	8006f62 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68b9      	ldr	r1, [r7, #8]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 fa6c 	bl	8007380 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	699a      	ldr	r2, [r3, #24]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006eb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	699a      	ldr	r2, [r3, #24]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ec6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	6999      	ldr	r1, [r3, #24]
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	691b      	ldr	r3, [r3, #16]
 8006ed2:	021a      	lsls	r2, r3, #8
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	430a      	orrs	r2, r1
 8006eda:	619a      	str	r2, [r3, #24]
      break;
 8006edc:	e041      	b.n	8006f62 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68b9      	ldr	r1, [r7, #8]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f000 fac1 	bl	800746c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	69da      	ldr	r2, [r3, #28]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f042 0208 	orr.w	r2, r2, #8
 8006ef8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	69da      	ldr	r2, [r3, #28]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f022 0204 	bic.w	r2, r2, #4
 8006f08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	69d9      	ldr	r1, [r3, #28]
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	691a      	ldr	r2, [r3, #16]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	430a      	orrs	r2, r1
 8006f1a:	61da      	str	r2, [r3, #28]
      break;
 8006f1c:	e021      	b.n	8006f62 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68b9      	ldr	r1, [r7, #8]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f000 fb15 	bl	8007554 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	69da      	ldr	r2, [r3, #28]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	69da      	ldr	r2, [r3, #28]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	69d9      	ldr	r1, [r3, #28]
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	691b      	ldr	r3, [r3, #16]
 8006f54:	021a      	lsls	r2, r3, #8
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	430a      	orrs	r2, r1
 8006f5c:	61da      	str	r2, [r3, #28]
      break;
 8006f5e:	e000      	b.n	8006f62 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006f60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d101      	bne.n	8006f8c <HAL_TIM_ConfigClockSource+0x18>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	e0b3      	b.n	80070f4 <HAL_TIM_ConfigClockSource+0x180>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2202      	movs	r2, #2
 8006f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006faa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fb2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fc4:	d03e      	beq.n	8007044 <HAL_TIM_ConfigClockSource+0xd0>
 8006fc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fca:	f200 8087 	bhi.w	80070dc <HAL_TIM_ConfigClockSource+0x168>
 8006fce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fd2:	f000 8085 	beq.w	80070e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006fd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fda:	d87f      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x168>
 8006fdc:	2b70      	cmp	r3, #112	; 0x70
 8006fde:	d01a      	beq.n	8007016 <HAL_TIM_ConfigClockSource+0xa2>
 8006fe0:	2b70      	cmp	r3, #112	; 0x70
 8006fe2:	d87b      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x168>
 8006fe4:	2b60      	cmp	r3, #96	; 0x60
 8006fe6:	d050      	beq.n	800708a <HAL_TIM_ConfigClockSource+0x116>
 8006fe8:	2b60      	cmp	r3, #96	; 0x60
 8006fea:	d877      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x168>
 8006fec:	2b50      	cmp	r3, #80	; 0x50
 8006fee:	d03c      	beq.n	800706a <HAL_TIM_ConfigClockSource+0xf6>
 8006ff0:	2b50      	cmp	r3, #80	; 0x50
 8006ff2:	d873      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x168>
 8006ff4:	2b40      	cmp	r3, #64	; 0x40
 8006ff6:	d058      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x136>
 8006ff8:	2b40      	cmp	r3, #64	; 0x40
 8006ffa:	d86f      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x168>
 8006ffc:	2b30      	cmp	r3, #48	; 0x30
 8006ffe:	d064      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x156>
 8007000:	2b30      	cmp	r3, #48	; 0x30
 8007002:	d86b      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x168>
 8007004:	2b20      	cmp	r3, #32
 8007006:	d060      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x156>
 8007008:	2b20      	cmp	r3, #32
 800700a:	d867      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x168>
 800700c:	2b00      	cmp	r3, #0
 800700e:	d05c      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x156>
 8007010:	2b10      	cmp	r3, #16
 8007012:	d05a      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007014:	e062      	b.n	80070dc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6818      	ldr	r0, [r3, #0]
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	6899      	ldr	r1, [r3, #8]
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	685a      	ldr	r2, [r3, #4]
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f000 fb65 	bl	80076f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007038:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	68fa      	ldr	r2, [r7, #12]
 8007040:	609a      	str	r2, [r3, #8]
      break;
 8007042:	e04e      	b.n	80070e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6818      	ldr	r0, [r3, #0]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	6899      	ldr	r1, [r3, #8]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	f000 fb4e 	bl	80076f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	689a      	ldr	r2, [r3, #8]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007066:	609a      	str	r2, [r3, #8]
      break;
 8007068:	e03b      	b.n	80070e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6818      	ldr	r0, [r3, #0]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	6859      	ldr	r1, [r3, #4]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	461a      	mov	r2, r3
 8007078:	f000 fac2 	bl	8007600 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2150      	movs	r1, #80	; 0x50
 8007082:	4618      	mov	r0, r3
 8007084:	f000 fb1b 	bl	80076be <TIM_ITRx_SetConfig>
      break;
 8007088:	e02b      	b.n	80070e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6859      	ldr	r1, [r3, #4]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	461a      	mov	r2, r3
 8007098:	f000 fae1 	bl	800765e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2160      	movs	r1, #96	; 0x60
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fb0b 	bl	80076be <TIM_ITRx_SetConfig>
      break;
 80070a8:	e01b      	b.n	80070e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6818      	ldr	r0, [r3, #0]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	6859      	ldr	r1, [r3, #4]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	461a      	mov	r2, r3
 80070b8:	f000 faa2 	bl	8007600 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2140      	movs	r1, #64	; 0x40
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 fafb 	bl	80076be <TIM_ITRx_SetConfig>
      break;
 80070c8:	e00b      	b.n	80070e2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4619      	mov	r1, r3
 80070d4:	4610      	mov	r0, r2
 80070d6:	f000 faf2 	bl	80076be <TIM_ITRx_SetConfig>
        break;
 80070da:	e002      	b.n	80070e2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80070dc:	bf00      	nop
 80070de:	e000      	b.n	80070e2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80070e0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3710      	adds	r7, #16
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007104:	bf00      	nop
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007118:	bf00      	nop
 800711a:	370c      	adds	r7, #12
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007124:	b480      	push	{r7}
 8007126:	b083      	sub	sp, #12
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800712c:	bf00      	nop
 800712e:	370c      	adds	r7, #12
 8007130:	46bd      	mov	sp, r7
 8007132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007136:	4770      	bx	lr

08007138 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007138:	b480      	push	{r7}
 800713a:	b083      	sub	sp, #12
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007140:	bf00      	nop
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007160:	b480      	push	{r7}
 8007162:	b085      	sub	sp, #20
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a40      	ldr	r2, [pc, #256]	; (8007274 <TIM_Base_SetConfig+0x114>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d013      	beq.n	80071a0 <TIM_Base_SetConfig+0x40>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800717e:	d00f      	beq.n	80071a0 <TIM_Base_SetConfig+0x40>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a3d      	ldr	r2, [pc, #244]	; (8007278 <TIM_Base_SetConfig+0x118>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d00b      	beq.n	80071a0 <TIM_Base_SetConfig+0x40>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a3c      	ldr	r2, [pc, #240]	; (800727c <TIM_Base_SetConfig+0x11c>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d007      	beq.n	80071a0 <TIM_Base_SetConfig+0x40>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a3b      	ldr	r2, [pc, #236]	; (8007280 <TIM_Base_SetConfig+0x120>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d003      	beq.n	80071a0 <TIM_Base_SetConfig+0x40>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a3a      	ldr	r2, [pc, #232]	; (8007284 <TIM_Base_SetConfig+0x124>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d108      	bne.n	80071b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a2f      	ldr	r2, [pc, #188]	; (8007274 <TIM_Base_SetConfig+0x114>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d02b      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071c0:	d027      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a2c      	ldr	r2, [pc, #176]	; (8007278 <TIM_Base_SetConfig+0x118>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d023      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a2b      	ldr	r2, [pc, #172]	; (800727c <TIM_Base_SetConfig+0x11c>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d01f      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a2a      	ldr	r2, [pc, #168]	; (8007280 <TIM_Base_SetConfig+0x120>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d01b      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a29      	ldr	r2, [pc, #164]	; (8007284 <TIM_Base_SetConfig+0x124>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d017      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a28      	ldr	r2, [pc, #160]	; (8007288 <TIM_Base_SetConfig+0x128>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d013      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a27      	ldr	r2, [pc, #156]	; (800728c <TIM_Base_SetConfig+0x12c>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d00f      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a26      	ldr	r2, [pc, #152]	; (8007290 <TIM_Base_SetConfig+0x130>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d00b      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a25      	ldr	r2, [pc, #148]	; (8007294 <TIM_Base_SetConfig+0x134>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d007      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a24      	ldr	r2, [pc, #144]	; (8007298 <TIM_Base_SetConfig+0x138>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d003      	beq.n	8007212 <TIM_Base_SetConfig+0xb2>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a23      	ldr	r2, [pc, #140]	; (800729c <TIM_Base_SetConfig+0x13c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d108      	bne.n	8007224 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	4313      	orrs	r3, r2
 8007222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	4313      	orrs	r3, r2
 8007230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	689a      	ldr	r2, [r3, #8]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a0a      	ldr	r2, [pc, #40]	; (8007274 <TIM_Base_SetConfig+0x114>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d003      	beq.n	8007258 <TIM_Base_SetConfig+0xf8>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a0c      	ldr	r2, [pc, #48]	; (8007284 <TIM_Base_SetConfig+0x124>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d103      	bne.n	8007260 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	691a      	ldr	r2, [r3, #16]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	615a      	str	r2, [r3, #20]
}
 8007266:	bf00      	nop
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40010000 	.word	0x40010000
 8007278:	40000400 	.word	0x40000400
 800727c:	40000800 	.word	0x40000800
 8007280:	40000c00 	.word	0x40000c00
 8007284:	40010400 	.word	0x40010400
 8007288:	40014000 	.word	0x40014000
 800728c:	40014400 	.word	0x40014400
 8007290:	40014800 	.word	0x40014800
 8007294:	40001800 	.word	0x40001800
 8007298:	40001c00 	.word	0x40001c00
 800729c:	40002000 	.word	0x40002000

080072a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b087      	sub	sp, #28
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	f023 0201 	bic.w	r2, r3, #1
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a1b      	ldr	r3, [r3, #32]
 80072ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	699b      	ldr	r3, [r3, #24]
 80072c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f023 0303 	bic.w	r3, r3, #3
 80072d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	4313      	orrs	r3, r2
 80072e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	f023 0302 	bic.w	r3, r3, #2
 80072e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a20      	ldr	r2, [pc, #128]	; (8007378 <TIM_OC1_SetConfig+0xd8>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d003      	beq.n	8007304 <TIM_OC1_SetConfig+0x64>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a1f      	ldr	r2, [pc, #124]	; (800737c <TIM_OC1_SetConfig+0xdc>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d10c      	bne.n	800731e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	f023 0308 	bic.w	r3, r3, #8
 800730a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	4313      	orrs	r3, r2
 8007314:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f023 0304 	bic.w	r3, r3, #4
 800731c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a15      	ldr	r2, [pc, #84]	; (8007378 <TIM_OC1_SetConfig+0xd8>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d003      	beq.n	800732e <TIM_OC1_SetConfig+0x8e>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a14      	ldr	r2, [pc, #80]	; (800737c <TIM_OC1_SetConfig+0xdc>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d111      	bne.n	8007352 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800733c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	695b      	ldr	r3, [r3, #20]
 8007342:	693a      	ldr	r2, [r7, #16]
 8007344:	4313      	orrs	r3, r2
 8007346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	693a      	ldr	r2, [r7, #16]
 800734e:	4313      	orrs	r3, r2
 8007350:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	693a      	ldr	r2, [r7, #16]
 8007356:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	68fa      	ldr	r2, [r7, #12]
 800735c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	621a      	str	r2, [r3, #32]
}
 800736c:	bf00      	nop
 800736e:	371c      	adds	r7, #28
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr
 8007378:	40010000 	.word	0x40010000
 800737c:	40010400 	.word	0x40010400

08007380 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007380:	b480      	push	{r7}
 8007382:	b087      	sub	sp, #28
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
 8007388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6a1b      	ldr	r3, [r3, #32]
 800738e:	f023 0210 	bic.w	r2, r3, #16
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6a1b      	ldr	r3, [r3, #32]
 800739a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	021b      	lsls	r3, r3, #8
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f023 0320 	bic.w	r3, r3, #32
 80073ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	689b      	ldr	r3, [r3, #8]
 80073d0:	011b      	lsls	r3, r3, #4
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a22      	ldr	r2, [pc, #136]	; (8007464 <TIM_OC2_SetConfig+0xe4>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d003      	beq.n	80073e8 <TIM_OC2_SetConfig+0x68>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a21      	ldr	r2, [pc, #132]	; (8007468 <TIM_OC2_SetConfig+0xe8>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d10d      	bne.n	8007404 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	011b      	lsls	r3, r3, #4
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	4313      	orrs	r3, r2
 80073fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007402:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a17      	ldr	r2, [pc, #92]	; (8007464 <TIM_OC2_SetConfig+0xe4>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d003      	beq.n	8007414 <TIM_OC2_SetConfig+0x94>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a16      	ldr	r2, [pc, #88]	; (8007468 <TIM_OC2_SetConfig+0xe8>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d113      	bne.n	800743c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800741a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007422:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	695b      	ldr	r3, [r3, #20]
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	693a      	ldr	r2, [r7, #16]
 800742c:	4313      	orrs	r3, r2
 800742e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	699b      	ldr	r3, [r3, #24]
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	693a      	ldr	r2, [r7, #16]
 8007438:	4313      	orrs	r3, r2
 800743a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	693a      	ldr	r2, [r7, #16]
 8007440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	685a      	ldr	r2, [r3, #4]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	697a      	ldr	r2, [r7, #20]
 8007454:	621a      	str	r2, [r3, #32]
}
 8007456:	bf00      	nop
 8007458:	371c      	adds	r7, #28
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	40010000 	.word	0x40010000
 8007468:	40010400 	.word	0x40010400

0800746c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800746c:	b480      	push	{r7}
 800746e:	b087      	sub	sp, #28
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a1b      	ldr	r3, [r3, #32]
 800747a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a1b      	ldr	r3, [r3, #32]
 8007486:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	69db      	ldr	r3, [r3, #28]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800749a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f023 0303 	bic.w	r3, r3, #3
 80074a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	021b      	lsls	r3, r3, #8
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	4313      	orrs	r3, r2
 80074c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a21      	ldr	r2, [pc, #132]	; (800754c <TIM_OC3_SetConfig+0xe0>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d003      	beq.n	80074d2 <TIM_OC3_SetConfig+0x66>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a20      	ldr	r2, [pc, #128]	; (8007550 <TIM_OC3_SetConfig+0xe4>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d10d      	bne.n	80074ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	021b      	lsls	r3, r3, #8
 80074e0:	697a      	ldr	r2, [r7, #20]
 80074e2:	4313      	orrs	r3, r2
 80074e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a16      	ldr	r2, [pc, #88]	; (800754c <TIM_OC3_SetConfig+0xe0>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d003      	beq.n	80074fe <TIM_OC3_SetConfig+0x92>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a15      	ldr	r2, [pc, #84]	; (8007550 <TIM_OC3_SetConfig+0xe4>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d113      	bne.n	8007526 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007504:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800750c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	011b      	lsls	r3, r3, #4
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	4313      	orrs	r3, r2
 8007518:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	699b      	ldr	r3, [r3, #24]
 800751e:	011b      	lsls	r3, r3, #4
 8007520:	693a      	ldr	r2, [r7, #16]
 8007522:	4313      	orrs	r3, r2
 8007524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	685a      	ldr	r2, [r3, #4]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	697a      	ldr	r2, [r7, #20]
 800753e:	621a      	str	r2, [r3, #32]
}
 8007540:	bf00      	nop
 8007542:	371c      	adds	r7, #28
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	40010000 	.word	0x40010000
 8007550:	40010400 	.word	0x40010400

08007554 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007554:	b480      	push	{r7}
 8007556:	b087      	sub	sp, #28
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a1b      	ldr	r3, [r3, #32]
 8007562:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a1b      	ldr	r3, [r3, #32]
 800756e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800758a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	021b      	lsls	r3, r3, #8
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	4313      	orrs	r3, r2
 8007596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800759e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	031b      	lsls	r3, r3, #12
 80075a6:	693a      	ldr	r2, [r7, #16]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a12      	ldr	r2, [pc, #72]	; (80075f8 <TIM_OC4_SetConfig+0xa4>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d003      	beq.n	80075bc <TIM_OC4_SetConfig+0x68>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4a11      	ldr	r2, [pc, #68]	; (80075fc <TIM_OC4_SetConfig+0xa8>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d109      	bne.n	80075d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	695b      	ldr	r3, [r3, #20]
 80075c8:	019b      	lsls	r3, r3, #6
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	68fa      	ldr	r2, [r7, #12]
 80075da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	685a      	ldr	r2, [r3, #4]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	621a      	str	r2, [r3, #32]
}
 80075ea:	bf00      	nop
 80075ec:	371c      	adds	r7, #28
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	40010000 	.word	0x40010000
 80075fc:	40010400 	.word	0x40010400

08007600 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007600:	b480      	push	{r7}
 8007602:	b087      	sub	sp, #28
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6a1b      	ldr	r3, [r3, #32]
 8007610:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	f023 0201 	bic.w	r2, r3, #1
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	699b      	ldr	r3, [r3, #24]
 8007622:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800762a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	011b      	lsls	r3, r3, #4
 8007630:	693a      	ldr	r2, [r7, #16]
 8007632:	4313      	orrs	r3, r2
 8007634:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	f023 030a 	bic.w	r3, r3, #10
 800763c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	4313      	orrs	r3, r2
 8007644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	621a      	str	r2, [r3, #32]
}
 8007652:	bf00      	nop
 8007654:	371c      	adds	r7, #28
 8007656:	46bd      	mov	sp, r7
 8007658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765c:	4770      	bx	lr

0800765e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800765e:	b480      	push	{r7}
 8007660:	b087      	sub	sp, #28
 8007662:	af00      	add	r7, sp, #0
 8007664:	60f8      	str	r0, [r7, #12]
 8007666:	60b9      	str	r1, [r7, #8]
 8007668:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	f023 0210 	bic.w	r2, r3, #16
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	699b      	ldr	r3, [r3, #24]
 800767a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6a1b      	ldr	r3, [r3, #32]
 8007680:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007688:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	031b      	lsls	r3, r3, #12
 800768e:	697a      	ldr	r2, [r7, #20]
 8007690:	4313      	orrs	r3, r2
 8007692:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800769a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	011b      	lsls	r3, r3, #4
 80076a0:	693a      	ldr	r2, [r7, #16]
 80076a2:	4313      	orrs	r3, r2
 80076a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	697a      	ldr	r2, [r7, #20]
 80076aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	693a      	ldr	r2, [r7, #16]
 80076b0:	621a      	str	r2, [r3, #32]
}
 80076b2:	bf00      	nop
 80076b4:	371c      	adds	r7, #28
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr

080076be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076be:	b480      	push	{r7}
 80076c0:	b085      	sub	sp, #20
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
 80076c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076d6:	683a      	ldr	r2, [r7, #0]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	4313      	orrs	r3, r2
 80076dc:	f043 0307 	orr.w	r3, r3, #7
 80076e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	609a      	str	r2, [r3, #8]
}
 80076e8:	bf00      	nop
 80076ea:	3714      	adds	r7, #20
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b087      	sub	sp, #28
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
 8007700:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800770e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	021a      	lsls	r2, r3, #8
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	431a      	orrs	r2, r3
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	4313      	orrs	r3, r2
 800771c:	697a      	ldr	r2, [r7, #20]
 800771e:	4313      	orrs	r3, r2
 8007720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	697a      	ldr	r2, [r7, #20]
 8007726:	609a      	str	r2, [r3, #8]
}
 8007728:	bf00      	nop
 800772a:	371c      	adds	r7, #28
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007734:	b480      	push	{r7}
 8007736:	b087      	sub	sp, #28
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	f003 031f 	and.w	r3, r3, #31
 8007746:	2201      	movs	r2, #1
 8007748:	fa02 f303 	lsl.w	r3, r2, r3
 800774c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	6a1a      	ldr	r2, [r3, #32]
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	43db      	mvns	r3, r3
 8007756:	401a      	ands	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6a1a      	ldr	r2, [r3, #32]
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	f003 031f 	and.w	r3, r3, #31
 8007766:	6879      	ldr	r1, [r7, #4]
 8007768:	fa01 f303 	lsl.w	r3, r1, r3
 800776c:	431a      	orrs	r2, r3
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	621a      	str	r2, [r3, #32]
}
 8007772:	bf00      	nop
 8007774:	371c      	adds	r7, #28
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
	...

08007780 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007780:	b480      	push	{r7}
 8007782:	b085      	sub	sp, #20
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007790:	2b01      	cmp	r3, #1
 8007792:	d101      	bne.n	8007798 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007794:	2302      	movs	r3, #2
 8007796:	e05a      	b.n	800784e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2202      	movs	r2, #2
 80077a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	68fa      	ldr	r2, [r7, #12]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68fa      	ldr	r2, [r7, #12]
 80077d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a21      	ldr	r2, [pc, #132]	; (800785c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d022      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077e4:	d01d      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a1d      	ldr	r2, [pc, #116]	; (8007860 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d018      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a1b      	ldr	r2, [pc, #108]	; (8007864 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d013      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a1a      	ldr	r2, [pc, #104]	; (8007868 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d00e      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a18      	ldr	r2, [pc, #96]	; (800786c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d009      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a17      	ldr	r2, [pc, #92]	; (8007870 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d004      	beq.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a15      	ldr	r2, [pc, #84]	; (8007874 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d10c      	bne.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007828:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	68ba      	ldr	r2, [r7, #8]
 8007830:	4313      	orrs	r3, r2
 8007832:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	40010000 	.word	0x40010000
 8007860:	40000400 	.word	0x40000400
 8007864:	40000800 	.word	0x40000800
 8007868:	40000c00 	.word	0x40000c00
 800786c:	40010400 	.word	0x40010400
 8007870:	40014000 	.word	0x40014000
 8007874:	40001800 	.word	0x40001800

08007878 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800788c:	2b01      	cmp	r3, #1
 800788e:	d101      	bne.n	8007894 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007890:	2302      	movs	r3, #2
 8007892:	e03d      	b.n	8007910 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	4313      	orrs	r3, r2
 80078e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	695b      	ldr	r3, [r3, #20]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	69db      	ldr	r3, [r3, #28]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800790e:	2300      	movs	r3, #0
}
 8007910:	4618      	mov	r0, r3
 8007912:	3714      	adds	r7, #20
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007924:	bf00      	nop
 8007926:	370c      	adds	r7, #12
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <__errno>:
 8007944:	4b01      	ldr	r3, [pc, #4]	; (800794c <__errno+0x8>)
 8007946:	6818      	ldr	r0, [r3, #0]
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	2000000c 	.word	0x2000000c

08007950 <__libc_init_array>:
 8007950:	b570      	push	{r4, r5, r6, lr}
 8007952:	4d0d      	ldr	r5, [pc, #52]	; (8007988 <__libc_init_array+0x38>)
 8007954:	4c0d      	ldr	r4, [pc, #52]	; (800798c <__libc_init_array+0x3c>)
 8007956:	1b64      	subs	r4, r4, r5
 8007958:	10a4      	asrs	r4, r4, #2
 800795a:	2600      	movs	r6, #0
 800795c:	42a6      	cmp	r6, r4
 800795e:	d109      	bne.n	8007974 <__libc_init_array+0x24>
 8007960:	4d0b      	ldr	r5, [pc, #44]	; (8007990 <__libc_init_array+0x40>)
 8007962:	4c0c      	ldr	r4, [pc, #48]	; (8007994 <__libc_init_array+0x44>)
 8007964:	f001 f91a 	bl	8008b9c <_init>
 8007968:	1b64      	subs	r4, r4, r5
 800796a:	10a4      	asrs	r4, r4, #2
 800796c:	2600      	movs	r6, #0
 800796e:	42a6      	cmp	r6, r4
 8007970:	d105      	bne.n	800797e <__libc_init_array+0x2e>
 8007972:	bd70      	pop	{r4, r5, r6, pc}
 8007974:	f855 3b04 	ldr.w	r3, [r5], #4
 8007978:	4798      	blx	r3
 800797a:	3601      	adds	r6, #1
 800797c:	e7ee      	b.n	800795c <__libc_init_array+0xc>
 800797e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007982:	4798      	blx	r3
 8007984:	3601      	adds	r6, #1
 8007986:	e7f2      	b.n	800796e <__libc_init_array+0x1e>
 8007988:	080092e4 	.word	0x080092e4
 800798c:	080092e4 	.word	0x080092e4
 8007990:	080092e4 	.word	0x080092e4
 8007994:	080092e8 	.word	0x080092e8

08007998 <memset>:
 8007998:	4402      	add	r2, r0
 800799a:	4603      	mov	r3, r0
 800799c:	4293      	cmp	r3, r2
 800799e:	d100      	bne.n	80079a2 <memset+0xa>
 80079a0:	4770      	bx	lr
 80079a2:	f803 1b01 	strb.w	r1, [r3], #1
 80079a6:	e7f9      	b.n	800799c <memset+0x4>

080079a8 <iprintf>:
 80079a8:	b40f      	push	{r0, r1, r2, r3}
 80079aa:	4b0a      	ldr	r3, [pc, #40]	; (80079d4 <iprintf+0x2c>)
 80079ac:	b513      	push	{r0, r1, r4, lr}
 80079ae:	681c      	ldr	r4, [r3, #0]
 80079b0:	b124      	cbz	r4, 80079bc <iprintf+0x14>
 80079b2:	69a3      	ldr	r3, [r4, #24]
 80079b4:	b913      	cbnz	r3, 80079bc <iprintf+0x14>
 80079b6:	4620      	mov	r0, r4
 80079b8:	f000 fa5e 	bl	8007e78 <__sinit>
 80079bc:	ab05      	add	r3, sp, #20
 80079be:	9a04      	ldr	r2, [sp, #16]
 80079c0:	68a1      	ldr	r1, [r4, #8]
 80079c2:	9301      	str	r3, [sp, #4]
 80079c4:	4620      	mov	r0, r4
 80079c6:	f000 fc2f 	bl	8008228 <_vfiprintf_r>
 80079ca:	b002      	add	sp, #8
 80079cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079d0:	b004      	add	sp, #16
 80079d2:	4770      	bx	lr
 80079d4:	2000000c 	.word	0x2000000c

080079d8 <_puts_r>:
 80079d8:	b570      	push	{r4, r5, r6, lr}
 80079da:	460e      	mov	r6, r1
 80079dc:	4605      	mov	r5, r0
 80079de:	b118      	cbz	r0, 80079e8 <_puts_r+0x10>
 80079e0:	6983      	ldr	r3, [r0, #24]
 80079e2:	b90b      	cbnz	r3, 80079e8 <_puts_r+0x10>
 80079e4:	f000 fa48 	bl	8007e78 <__sinit>
 80079e8:	69ab      	ldr	r3, [r5, #24]
 80079ea:	68ac      	ldr	r4, [r5, #8]
 80079ec:	b913      	cbnz	r3, 80079f4 <_puts_r+0x1c>
 80079ee:	4628      	mov	r0, r5
 80079f0:	f000 fa42 	bl	8007e78 <__sinit>
 80079f4:	4b2c      	ldr	r3, [pc, #176]	; (8007aa8 <_puts_r+0xd0>)
 80079f6:	429c      	cmp	r4, r3
 80079f8:	d120      	bne.n	8007a3c <_puts_r+0x64>
 80079fa:	686c      	ldr	r4, [r5, #4]
 80079fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80079fe:	07db      	lsls	r3, r3, #31
 8007a00:	d405      	bmi.n	8007a0e <_puts_r+0x36>
 8007a02:	89a3      	ldrh	r3, [r4, #12]
 8007a04:	0598      	lsls	r0, r3, #22
 8007a06:	d402      	bmi.n	8007a0e <_puts_r+0x36>
 8007a08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a0a:	f000 fad3 	bl	8007fb4 <__retarget_lock_acquire_recursive>
 8007a0e:	89a3      	ldrh	r3, [r4, #12]
 8007a10:	0719      	lsls	r1, r3, #28
 8007a12:	d51d      	bpl.n	8007a50 <_puts_r+0x78>
 8007a14:	6923      	ldr	r3, [r4, #16]
 8007a16:	b1db      	cbz	r3, 8007a50 <_puts_r+0x78>
 8007a18:	3e01      	subs	r6, #1
 8007a1a:	68a3      	ldr	r3, [r4, #8]
 8007a1c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a20:	3b01      	subs	r3, #1
 8007a22:	60a3      	str	r3, [r4, #8]
 8007a24:	bb39      	cbnz	r1, 8007a76 <_puts_r+0x9e>
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	da38      	bge.n	8007a9c <_puts_r+0xc4>
 8007a2a:	4622      	mov	r2, r4
 8007a2c:	210a      	movs	r1, #10
 8007a2e:	4628      	mov	r0, r5
 8007a30:	f000 f848 	bl	8007ac4 <__swbuf_r>
 8007a34:	3001      	adds	r0, #1
 8007a36:	d011      	beq.n	8007a5c <_puts_r+0x84>
 8007a38:	250a      	movs	r5, #10
 8007a3a:	e011      	b.n	8007a60 <_puts_r+0x88>
 8007a3c:	4b1b      	ldr	r3, [pc, #108]	; (8007aac <_puts_r+0xd4>)
 8007a3e:	429c      	cmp	r4, r3
 8007a40:	d101      	bne.n	8007a46 <_puts_r+0x6e>
 8007a42:	68ac      	ldr	r4, [r5, #8]
 8007a44:	e7da      	b.n	80079fc <_puts_r+0x24>
 8007a46:	4b1a      	ldr	r3, [pc, #104]	; (8007ab0 <_puts_r+0xd8>)
 8007a48:	429c      	cmp	r4, r3
 8007a4a:	bf08      	it	eq
 8007a4c:	68ec      	ldreq	r4, [r5, #12]
 8007a4e:	e7d5      	b.n	80079fc <_puts_r+0x24>
 8007a50:	4621      	mov	r1, r4
 8007a52:	4628      	mov	r0, r5
 8007a54:	f000 f888 	bl	8007b68 <__swsetup_r>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	d0dd      	beq.n	8007a18 <_puts_r+0x40>
 8007a5c:	f04f 35ff 	mov.w	r5, #4294967295
 8007a60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a62:	07da      	lsls	r2, r3, #31
 8007a64:	d405      	bmi.n	8007a72 <_puts_r+0x9a>
 8007a66:	89a3      	ldrh	r3, [r4, #12]
 8007a68:	059b      	lsls	r3, r3, #22
 8007a6a:	d402      	bmi.n	8007a72 <_puts_r+0x9a>
 8007a6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a6e:	f000 faa2 	bl	8007fb6 <__retarget_lock_release_recursive>
 8007a72:	4628      	mov	r0, r5
 8007a74:	bd70      	pop	{r4, r5, r6, pc}
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	da04      	bge.n	8007a84 <_puts_r+0xac>
 8007a7a:	69a2      	ldr	r2, [r4, #24]
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	dc06      	bgt.n	8007a8e <_puts_r+0xb6>
 8007a80:	290a      	cmp	r1, #10
 8007a82:	d004      	beq.n	8007a8e <_puts_r+0xb6>
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	1c5a      	adds	r2, r3, #1
 8007a88:	6022      	str	r2, [r4, #0]
 8007a8a:	7019      	strb	r1, [r3, #0]
 8007a8c:	e7c5      	b.n	8007a1a <_puts_r+0x42>
 8007a8e:	4622      	mov	r2, r4
 8007a90:	4628      	mov	r0, r5
 8007a92:	f000 f817 	bl	8007ac4 <__swbuf_r>
 8007a96:	3001      	adds	r0, #1
 8007a98:	d1bf      	bne.n	8007a1a <_puts_r+0x42>
 8007a9a:	e7df      	b.n	8007a5c <_puts_r+0x84>
 8007a9c:	6823      	ldr	r3, [r4, #0]
 8007a9e:	250a      	movs	r5, #10
 8007aa0:	1c5a      	adds	r2, r3, #1
 8007aa2:	6022      	str	r2, [r4, #0]
 8007aa4:	701d      	strb	r5, [r3, #0]
 8007aa6:	e7db      	b.n	8007a60 <_puts_r+0x88>
 8007aa8:	08009260 	.word	0x08009260
 8007aac:	08009280 	.word	0x08009280
 8007ab0:	08009240 	.word	0x08009240

08007ab4 <puts>:
 8007ab4:	4b02      	ldr	r3, [pc, #8]	; (8007ac0 <puts+0xc>)
 8007ab6:	4601      	mov	r1, r0
 8007ab8:	6818      	ldr	r0, [r3, #0]
 8007aba:	f7ff bf8d 	b.w	80079d8 <_puts_r>
 8007abe:	bf00      	nop
 8007ac0:	2000000c 	.word	0x2000000c

08007ac4 <__swbuf_r>:
 8007ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ac6:	460e      	mov	r6, r1
 8007ac8:	4614      	mov	r4, r2
 8007aca:	4605      	mov	r5, r0
 8007acc:	b118      	cbz	r0, 8007ad6 <__swbuf_r+0x12>
 8007ace:	6983      	ldr	r3, [r0, #24]
 8007ad0:	b90b      	cbnz	r3, 8007ad6 <__swbuf_r+0x12>
 8007ad2:	f000 f9d1 	bl	8007e78 <__sinit>
 8007ad6:	4b21      	ldr	r3, [pc, #132]	; (8007b5c <__swbuf_r+0x98>)
 8007ad8:	429c      	cmp	r4, r3
 8007ada:	d12b      	bne.n	8007b34 <__swbuf_r+0x70>
 8007adc:	686c      	ldr	r4, [r5, #4]
 8007ade:	69a3      	ldr	r3, [r4, #24]
 8007ae0:	60a3      	str	r3, [r4, #8]
 8007ae2:	89a3      	ldrh	r3, [r4, #12]
 8007ae4:	071a      	lsls	r2, r3, #28
 8007ae6:	d52f      	bpl.n	8007b48 <__swbuf_r+0x84>
 8007ae8:	6923      	ldr	r3, [r4, #16]
 8007aea:	b36b      	cbz	r3, 8007b48 <__swbuf_r+0x84>
 8007aec:	6923      	ldr	r3, [r4, #16]
 8007aee:	6820      	ldr	r0, [r4, #0]
 8007af0:	1ac0      	subs	r0, r0, r3
 8007af2:	6963      	ldr	r3, [r4, #20]
 8007af4:	b2f6      	uxtb	r6, r6
 8007af6:	4283      	cmp	r3, r0
 8007af8:	4637      	mov	r7, r6
 8007afa:	dc04      	bgt.n	8007b06 <__swbuf_r+0x42>
 8007afc:	4621      	mov	r1, r4
 8007afe:	4628      	mov	r0, r5
 8007b00:	f000 f926 	bl	8007d50 <_fflush_r>
 8007b04:	bb30      	cbnz	r0, 8007b54 <__swbuf_r+0x90>
 8007b06:	68a3      	ldr	r3, [r4, #8]
 8007b08:	3b01      	subs	r3, #1
 8007b0a:	60a3      	str	r3, [r4, #8]
 8007b0c:	6823      	ldr	r3, [r4, #0]
 8007b0e:	1c5a      	adds	r2, r3, #1
 8007b10:	6022      	str	r2, [r4, #0]
 8007b12:	701e      	strb	r6, [r3, #0]
 8007b14:	6963      	ldr	r3, [r4, #20]
 8007b16:	3001      	adds	r0, #1
 8007b18:	4283      	cmp	r3, r0
 8007b1a:	d004      	beq.n	8007b26 <__swbuf_r+0x62>
 8007b1c:	89a3      	ldrh	r3, [r4, #12]
 8007b1e:	07db      	lsls	r3, r3, #31
 8007b20:	d506      	bpl.n	8007b30 <__swbuf_r+0x6c>
 8007b22:	2e0a      	cmp	r6, #10
 8007b24:	d104      	bne.n	8007b30 <__swbuf_r+0x6c>
 8007b26:	4621      	mov	r1, r4
 8007b28:	4628      	mov	r0, r5
 8007b2a:	f000 f911 	bl	8007d50 <_fflush_r>
 8007b2e:	b988      	cbnz	r0, 8007b54 <__swbuf_r+0x90>
 8007b30:	4638      	mov	r0, r7
 8007b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b34:	4b0a      	ldr	r3, [pc, #40]	; (8007b60 <__swbuf_r+0x9c>)
 8007b36:	429c      	cmp	r4, r3
 8007b38:	d101      	bne.n	8007b3e <__swbuf_r+0x7a>
 8007b3a:	68ac      	ldr	r4, [r5, #8]
 8007b3c:	e7cf      	b.n	8007ade <__swbuf_r+0x1a>
 8007b3e:	4b09      	ldr	r3, [pc, #36]	; (8007b64 <__swbuf_r+0xa0>)
 8007b40:	429c      	cmp	r4, r3
 8007b42:	bf08      	it	eq
 8007b44:	68ec      	ldreq	r4, [r5, #12]
 8007b46:	e7ca      	b.n	8007ade <__swbuf_r+0x1a>
 8007b48:	4621      	mov	r1, r4
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	f000 f80c 	bl	8007b68 <__swsetup_r>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	d0cb      	beq.n	8007aec <__swbuf_r+0x28>
 8007b54:	f04f 37ff 	mov.w	r7, #4294967295
 8007b58:	e7ea      	b.n	8007b30 <__swbuf_r+0x6c>
 8007b5a:	bf00      	nop
 8007b5c:	08009260 	.word	0x08009260
 8007b60:	08009280 	.word	0x08009280
 8007b64:	08009240 	.word	0x08009240

08007b68 <__swsetup_r>:
 8007b68:	4b32      	ldr	r3, [pc, #200]	; (8007c34 <__swsetup_r+0xcc>)
 8007b6a:	b570      	push	{r4, r5, r6, lr}
 8007b6c:	681d      	ldr	r5, [r3, #0]
 8007b6e:	4606      	mov	r6, r0
 8007b70:	460c      	mov	r4, r1
 8007b72:	b125      	cbz	r5, 8007b7e <__swsetup_r+0x16>
 8007b74:	69ab      	ldr	r3, [r5, #24]
 8007b76:	b913      	cbnz	r3, 8007b7e <__swsetup_r+0x16>
 8007b78:	4628      	mov	r0, r5
 8007b7a:	f000 f97d 	bl	8007e78 <__sinit>
 8007b7e:	4b2e      	ldr	r3, [pc, #184]	; (8007c38 <__swsetup_r+0xd0>)
 8007b80:	429c      	cmp	r4, r3
 8007b82:	d10f      	bne.n	8007ba4 <__swsetup_r+0x3c>
 8007b84:	686c      	ldr	r4, [r5, #4]
 8007b86:	89a3      	ldrh	r3, [r4, #12]
 8007b88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b8c:	0719      	lsls	r1, r3, #28
 8007b8e:	d42c      	bmi.n	8007bea <__swsetup_r+0x82>
 8007b90:	06dd      	lsls	r5, r3, #27
 8007b92:	d411      	bmi.n	8007bb8 <__swsetup_r+0x50>
 8007b94:	2309      	movs	r3, #9
 8007b96:	6033      	str	r3, [r6, #0]
 8007b98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b9c:	81a3      	strh	r3, [r4, #12]
 8007b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba2:	e03e      	b.n	8007c22 <__swsetup_r+0xba>
 8007ba4:	4b25      	ldr	r3, [pc, #148]	; (8007c3c <__swsetup_r+0xd4>)
 8007ba6:	429c      	cmp	r4, r3
 8007ba8:	d101      	bne.n	8007bae <__swsetup_r+0x46>
 8007baa:	68ac      	ldr	r4, [r5, #8]
 8007bac:	e7eb      	b.n	8007b86 <__swsetup_r+0x1e>
 8007bae:	4b24      	ldr	r3, [pc, #144]	; (8007c40 <__swsetup_r+0xd8>)
 8007bb0:	429c      	cmp	r4, r3
 8007bb2:	bf08      	it	eq
 8007bb4:	68ec      	ldreq	r4, [r5, #12]
 8007bb6:	e7e6      	b.n	8007b86 <__swsetup_r+0x1e>
 8007bb8:	0758      	lsls	r0, r3, #29
 8007bba:	d512      	bpl.n	8007be2 <__swsetup_r+0x7a>
 8007bbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bbe:	b141      	cbz	r1, 8007bd2 <__swsetup_r+0x6a>
 8007bc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bc4:	4299      	cmp	r1, r3
 8007bc6:	d002      	beq.n	8007bce <__swsetup_r+0x66>
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f000 fa59 	bl	8008080 <_free_r>
 8007bce:	2300      	movs	r3, #0
 8007bd0:	6363      	str	r3, [r4, #52]	; 0x34
 8007bd2:	89a3      	ldrh	r3, [r4, #12]
 8007bd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007bd8:	81a3      	strh	r3, [r4, #12]
 8007bda:	2300      	movs	r3, #0
 8007bdc:	6063      	str	r3, [r4, #4]
 8007bde:	6923      	ldr	r3, [r4, #16]
 8007be0:	6023      	str	r3, [r4, #0]
 8007be2:	89a3      	ldrh	r3, [r4, #12]
 8007be4:	f043 0308 	orr.w	r3, r3, #8
 8007be8:	81a3      	strh	r3, [r4, #12]
 8007bea:	6923      	ldr	r3, [r4, #16]
 8007bec:	b94b      	cbnz	r3, 8007c02 <__swsetup_r+0x9a>
 8007bee:	89a3      	ldrh	r3, [r4, #12]
 8007bf0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bf8:	d003      	beq.n	8007c02 <__swsetup_r+0x9a>
 8007bfa:	4621      	mov	r1, r4
 8007bfc:	4630      	mov	r0, r6
 8007bfe:	f000 f9ff 	bl	8008000 <__smakebuf_r>
 8007c02:	89a0      	ldrh	r0, [r4, #12]
 8007c04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c08:	f010 0301 	ands.w	r3, r0, #1
 8007c0c:	d00a      	beq.n	8007c24 <__swsetup_r+0xbc>
 8007c0e:	2300      	movs	r3, #0
 8007c10:	60a3      	str	r3, [r4, #8]
 8007c12:	6963      	ldr	r3, [r4, #20]
 8007c14:	425b      	negs	r3, r3
 8007c16:	61a3      	str	r3, [r4, #24]
 8007c18:	6923      	ldr	r3, [r4, #16]
 8007c1a:	b943      	cbnz	r3, 8007c2e <__swsetup_r+0xc6>
 8007c1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c20:	d1ba      	bne.n	8007b98 <__swsetup_r+0x30>
 8007c22:	bd70      	pop	{r4, r5, r6, pc}
 8007c24:	0781      	lsls	r1, r0, #30
 8007c26:	bf58      	it	pl
 8007c28:	6963      	ldrpl	r3, [r4, #20]
 8007c2a:	60a3      	str	r3, [r4, #8]
 8007c2c:	e7f4      	b.n	8007c18 <__swsetup_r+0xb0>
 8007c2e:	2000      	movs	r0, #0
 8007c30:	e7f7      	b.n	8007c22 <__swsetup_r+0xba>
 8007c32:	bf00      	nop
 8007c34:	2000000c 	.word	0x2000000c
 8007c38:	08009260 	.word	0x08009260
 8007c3c:	08009280 	.word	0x08009280
 8007c40:	08009240 	.word	0x08009240

08007c44 <__sflush_r>:
 8007c44:	898a      	ldrh	r2, [r1, #12]
 8007c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c4a:	4605      	mov	r5, r0
 8007c4c:	0710      	lsls	r0, r2, #28
 8007c4e:	460c      	mov	r4, r1
 8007c50:	d458      	bmi.n	8007d04 <__sflush_r+0xc0>
 8007c52:	684b      	ldr	r3, [r1, #4]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	dc05      	bgt.n	8007c64 <__sflush_r+0x20>
 8007c58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	dc02      	bgt.n	8007c64 <__sflush_r+0x20>
 8007c5e:	2000      	movs	r0, #0
 8007c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c66:	2e00      	cmp	r6, #0
 8007c68:	d0f9      	beq.n	8007c5e <__sflush_r+0x1a>
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c70:	682f      	ldr	r7, [r5, #0]
 8007c72:	602b      	str	r3, [r5, #0]
 8007c74:	d032      	beq.n	8007cdc <__sflush_r+0x98>
 8007c76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c78:	89a3      	ldrh	r3, [r4, #12]
 8007c7a:	075a      	lsls	r2, r3, #29
 8007c7c:	d505      	bpl.n	8007c8a <__sflush_r+0x46>
 8007c7e:	6863      	ldr	r3, [r4, #4]
 8007c80:	1ac0      	subs	r0, r0, r3
 8007c82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c84:	b10b      	cbz	r3, 8007c8a <__sflush_r+0x46>
 8007c86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c88:	1ac0      	subs	r0, r0, r3
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c90:	6a21      	ldr	r1, [r4, #32]
 8007c92:	4628      	mov	r0, r5
 8007c94:	47b0      	blx	r6
 8007c96:	1c43      	adds	r3, r0, #1
 8007c98:	89a3      	ldrh	r3, [r4, #12]
 8007c9a:	d106      	bne.n	8007caa <__sflush_r+0x66>
 8007c9c:	6829      	ldr	r1, [r5, #0]
 8007c9e:	291d      	cmp	r1, #29
 8007ca0:	d82c      	bhi.n	8007cfc <__sflush_r+0xb8>
 8007ca2:	4a2a      	ldr	r2, [pc, #168]	; (8007d4c <__sflush_r+0x108>)
 8007ca4:	40ca      	lsrs	r2, r1
 8007ca6:	07d6      	lsls	r6, r2, #31
 8007ca8:	d528      	bpl.n	8007cfc <__sflush_r+0xb8>
 8007caa:	2200      	movs	r2, #0
 8007cac:	6062      	str	r2, [r4, #4]
 8007cae:	04d9      	lsls	r1, r3, #19
 8007cb0:	6922      	ldr	r2, [r4, #16]
 8007cb2:	6022      	str	r2, [r4, #0]
 8007cb4:	d504      	bpl.n	8007cc0 <__sflush_r+0x7c>
 8007cb6:	1c42      	adds	r2, r0, #1
 8007cb8:	d101      	bne.n	8007cbe <__sflush_r+0x7a>
 8007cba:	682b      	ldr	r3, [r5, #0]
 8007cbc:	b903      	cbnz	r3, 8007cc0 <__sflush_r+0x7c>
 8007cbe:	6560      	str	r0, [r4, #84]	; 0x54
 8007cc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cc2:	602f      	str	r7, [r5, #0]
 8007cc4:	2900      	cmp	r1, #0
 8007cc6:	d0ca      	beq.n	8007c5e <__sflush_r+0x1a>
 8007cc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ccc:	4299      	cmp	r1, r3
 8007cce:	d002      	beq.n	8007cd6 <__sflush_r+0x92>
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	f000 f9d5 	bl	8008080 <_free_r>
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	6360      	str	r0, [r4, #52]	; 0x34
 8007cda:	e7c1      	b.n	8007c60 <__sflush_r+0x1c>
 8007cdc:	6a21      	ldr	r1, [r4, #32]
 8007cde:	2301      	movs	r3, #1
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	47b0      	blx	r6
 8007ce4:	1c41      	adds	r1, r0, #1
 8007ce6:	d1c7      	bne.n	8007c78 <__sflush_r+0x34>
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d0c4      	beq.n	8007c78 <__sflush_r+0x34>
 8007cee:	2b1d      	cmp	r3, #29
 8007cf0:	d001      	beq.n	8007cf6 <__sflush_r+0xb2>
 8007cf2:	2b16      	cmp	r3, #22
 8007cf4:	d101      	bne.n	8007cfa <__sflush_r+0xb6>
 8007cf6:	602f      	str	r7, [r5, #0]
 8007cf8:	e7b1      	b.n	8007c5e <__sflush_r+0x1a>
 8007cfa:	89a3      	ldrh	r3, [r4, #12]
 8007cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d00:	81a3      	strh	r3, [r4, #12]
 8007d02:	e7ad      	b.n	8007c60 <__sflush_r+0x1c>
 8007d04:	690f      	ldr	r7, [r1, #16]
 8007d06:	2f00      	cmp	r7, #0
 8007d08:	d0a9      	beq.n	8007c5e <__sflush_r+0x1a>
 8007d0a:	0793      	lsls	r3, r2, #30
 8007d0c:	680e      	ldr	r6, [r1, #0]
 8007d0e:	bf08      	it	eq
 8007d10:	694b      	ldreq	r3, [r1, #20]
 8007d12:	600f      	str	r7, [r1, #0]
 8007d14:	bf18      	it	ne
 8007d16:	2300      	movne	r3, #0
 8007d18:	eba6 0807 	sub.w	r8, r6, r7
 8007d1c:	608b      	str	r3, [r1, #8]
 8007d1e:	f1b8 0f00 	cmp.w	r8, #0
 8007d22:	dd9c      	ble.n	8007c5e <__sflush_r+0x1a>
 8007d24:	6a21      	ldr	r1, [r4, #32]
 8007d26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d28:	4643      	mov	r3, r8
 8007d2a:	463a      	mov	r2, r7
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	47b0      	blx	r6
 8007d30:	2800      	cmp	r0, #0
 8007d32:	dc06      	bgt.n	8007d42 <__sflush_r+0xfe>
 8007d34:	89a3      	ldrh	r3, [r4, #12]
 8007d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d3a:	81a3      	strh	r3, [r4, #12]
 8007d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d40:	e78e      	b.n	8007c60 <__sflush_r+0x1c>
 8007d42:	4407      	add	r7, r0
 8007d44:	eba8 0800 	sub.w	r8, r8, r0
 8007d48:	e7e9      	b.n	8007d1e <__sflush_r+0xda>
 8007d4a:	bf00      	nop
 8007d4c:	20400001 	.word	0x20400001

08007d50 <_fflush_r>:
 8007d50:	b538      	push	{r3, r4, r5, lr}
 8007d52:	690b      	ldr	r3, [r1, #16]
 8007d54:	4605      	mov	r5, r0
 8007d56:	460c      	mov	r4, r1
 8007d58:	b913      	cbnz	r3, 8007d60 <_fflush_r+0x10>
 8007d5a:	2500      	movs	r5, #0
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	bd38      	pop	{r3, r4, r5, pc}
 8007d60:	b118      	cbz	r0, 8007d6a <_fflush_r+0x1a>
 8007d62:	6983      	ldr	r3, [r0, #24]
 8007d64:	b90b      	cbnz	r3, 8007d6a <_fflush_r+0x1a>
 8007d66:	f000 f887 	bl	8007e78 <__sinit>
 8007d6a:	4b14      	ldr	r3, [pc, #80]	; (8007dbc <_fflush_r+0x6c>)
 8007d6c:	429c      	cmp	r4, r3
 8007d6e:	d11b      	bne.n	8007da8 <_fflush_r+0x58>
 8007d70:	686c      	ldr	r4, [r5, #4]
 8007d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d0ef      	beq.n	8007d5a <_fflush_r+0xa>
 8007d7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d7c:	07d0      	lsls	r0, r2, #31
 8007d7e:	d404      	bmi.n	8007d8a <_fflush_r+0x3a>
 8007d80:	0599      	lsls	r1, r3, #22
 8007d82:	d402      	bmi.n	8007d8a <_fflush_r+0x3a>
 8007d84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d86:	f000 f915 	bl	8007fb4 <__retarget_lock_acquire_recursive>
 8007d8a:	4628      	mov	r0, r5
 8007d8c:	4621      	mov	r1, r4
 8007d8e:	f7ff ff59 	bl	8007c44 <__sflush_r>
 8007d92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d94:	07da      	lsls	r2, r3, #31
 8007d96:	4605      	mov	r5, r0
 8007d98:	d4e0      	bmi.n	8007d5c <_fflush_r+0xc>
 8007d9a:	89a3      	ldrh	r3, [r4, #12]
 8007d9c:	059b      	lsls	r3, r3, #22
 8007d9e:	d4dd      	bmi.n	8007d5c <_fflush_r+0xc>
 8007da0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007da2:	f000 f908 	bl	8007fb6 <__retarget_lock_release_recursive>
 8007da6:	e7d9      	b.n	8007d5c <_fflush_r+0xc>
 8007da8:	4b05      	ldr	r3, [pc, #20]	; (8007dc0 <_fflush_r+0x70>)
 8007daa:	429c      	cmp	r4, r3
 8007dac:	d101      	bne.n	8007db2 <_fflush_r+0x62>
 8007dae:	68ac      	ldr	r4, [r5, #8]
 8007db0:	e7df      	b.n	8007d72 <_fflush_r+0x22>
 8007db2:	4b04      	ldr	r3, [pc, #16]	; (8007dc4 <_fflush_r+0x74>)
 8007db4:	429c      	cmp	r4, r3
 8007db6:	bf08      	it	eq
 8007db8:	68ec      	ldreq	r4, [r5, #12]
 8007dba:	e7da      	b.n	8007d72 <_fflush_r+0x22>
 8007dbc:	08009260 	.word	0x08009260
 8007dc0:	08009280 	.word	0x08009280
 8007dc4:	08009240 	.word	0x08009240

08007dc8 <std>:
 8007dc8:	2300      	movs	r3, #0
 8007dca:	b510      	push	{r4, lr}
 8007dcc:	4604      	mov	r4, r0
 8007dce:	e9c0 3300 	strd	r3, r3, [r0]
 8007dd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dd6:	6083      	str	r3, [r0, #8]
 8007dd8:	8181      	strh	r1, [r0, #12]
 8007dda:	6643      	str	r3, [r0, #100]	; 0x64
 8007ddc:	81c2      	strh	r2, [r0, #14]
 8007dde:	6183      	str	r3, [r0, #24]
 8007de0:	4619      	mov	r1, r3
 8007de2:	2208      	movs	r2, #8
 8007de4:	305c      	adds	r0, #92	; 0x5c
 8007de6:	f7ff fdd7 	bl	8007998 <memset>
 8007dea:	4b05      	ldr	r3, [pc, #20]	; (8007e00 <std+0x38>)
 8007dec:	6263      	str	r3, [r4, #36]	; 0x24
 8007dee:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <std+0x3c>)
 8007df0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007df2:	4b05      	ldr	r3, [pc, #20]	; (8007e08 <std+0x40>)
 8007df4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007df6:	4b05      	ldr	r3, [pc, #20]	; (8007e0c <std+0x44>)
 8007df8:	6224      	str	r4, [r4, #32]
 8007dfa:	6323      	str	r3, [r4, #48]	; 0x30
 8007dfc:	bd10      	pop	{r4, pc}
 8007dfe:	bf00      	nop
 8007e00:	080087d1 	.word	0x080087d1
 8007e04:	080087f3 	.word	0x080087f3
 8007e08:	0800882b 	.word	0x0800882b
 8007e0c:	0800884f 	.word	0x0800884f

08007e10 <_cleanup_r>:
 8007e10:	4901      	ldr	r1, [pc, #4]	; (8007e18 <_cleanup_r+0x8>)
 8007e12:	f000 b8af 	b.w	8007f74 <_fwalk_reent>
 8007e16:	bf00      	nop
 8007e18:	08007d51 	.word	0x08007d51

08007e1c <__sfmoreglue>:
 8007e1c:	b570      	push	{r4, r5, r6, lr}
 8007e1e:	1e4a      	subs	r2, r1, #1
 8007e20:	2568      	movs	r5, #104	; 0x68
 8007e22:	4355      	muls	r5, r2
 8007e24:	460e      	mov	r6, r1
 8007e26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e2a:	f000 f979 	bl	8008120 <_malloc_r>
 8007e2e:	4604      	mov	r4, r0
 8007e30:	b140      	cbz	r0, 8007e44 <__sfmoreglue+0x28>
 8007e32:	2100      	movs	r1, #0
 8007e34:	e9c0 1600 	strd	r1, r6, [r0]
 8007e38:	300c      	adds	r0, #12
 8007e3a:	60a0      	str	r0, [r4, #8]
 8007e3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e40:	f7ff fdaa 	bl	8007998 <memset>
 8007e44:	4620      	mov	r0, r4
 8007e46:	bd70      	pop	{r4, r5, r6, pc}

08007e48 <__sfp_lock_acquire>:
 8007e48:	4801      	ldr	r0, [pc, #4]	; (8007e50 <__sfp_lock_acquire+0x8>)
 8007e4a:	f000 b8b3 	b.w	8007fb4 <__retarget_lock_acquire_recursive>
 8007e4e:	bf00      	nop
 8007e50:	20000454 	.word	0x20000454

08007e54 <__sfp_lock_release>:
 8007e54:	4801      	ldr	r0, [pc, #4]	; (8007e5c <__sfp_lock_release+0x8>)
 8007e56:	f000 b8ae 	b.w	8007fb6 <__retarget_lock_release_recursive>
 8007e5a:	bf00      	nop
 8007e5c:	20000454 	.word	0x20000454

08007e60 <__sinit_lock_acquire>:
 8007e60:	4801      	ldr	r0, [pc, #4]	; (8007e68 <__sinit_lock_acquire+0x8>)
 8007e62:	f000 b8a7 	b.w	8007fb4 <__retarget_lock_acquire_recursive>
 8007e66:	bf00      	nop
 8007e68:	2000044f 	.word	0x2000044f

08007e6c <__sinit_lock_release>:
 8007e6c:	4801      	ldr	r0, [pc, #4]	; (8007e74 <__sinit_lock_release+0x8>)
 8007e6e:	f000 b8a2 	b.w	8007fb6 <__retarget_lock_release_recursive>
 8007e72:	bf00      	nop
 8007e74:	2000044f 	.word	0x2000044f

08007e78 <__sinit>:
 8007e78:	b510      	push	{r4, lr}
 8007e7a:	4604      	mov	r4, r0
 8007e7c:	f7ff fff0 	bl	8007e60 <__sinit_lock_acquire>
 8007e80:	69a3      	ldr	r3, [r4, #24]
 8007e82:	b11b      	cbz	r3, 8007e8c <__sinit+0x14>
 8007e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e88:	f7ff bff0 	b.w	8007e6c <__sinit_lock_release>
 8007e8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e90:	6523      	str	r3, [r4, #80]	; 0x50
 8007e92:	4b13      	ldr	r3, [pc, #76]	; (8007ee0 <__sinit+0x68>)
 8007e94:	4a13      	ldr	r2, [pc, #76]	; (8007ee4 <__sinit+0x6c>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e9a:	42a3      	cmp	r3, r4
 8007e9c:	bf04      	itt	eq
 8007e9e:	2301      	moveq	r3, #1
 8007ea0:	61a3      	streq	r3, [r4, #24]
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	f000 f820 	bl	8007ee8 <__sfp>
 8007ea8:	6060      	str	r0, [r4, #4]
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f000 f81c 	bl	8007ee8 <__sfp>
 8007eb0:	60a0      	str	r0, [r4, #8]
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	f000 f818 	bl	8007ee8 <__sfp>
 8007eb8:	2200      	movs	r2, #0
 8007eba:	60e0      	str	r0, [r4, #12]
 8007ebc:	2104      	movs	r1, #4
 8007ebe:	6860      	ldr	r0, [r4, #4]
 8007ec0:	f7ff ff82 	bl	8007dc8 <std>
 8007ec4:	68a0      	ldr	r0, [r4, #8]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	2109      	movs	r1, #9
 8007eca:	f7ff ff7d 	bl	8007dc8 <std>
 8007ece:	68e0      	ldr	r0, [r4, #12]
 8007ed0:	2202      	movs	r2, #2
 8007ed2:	2112      	movs	r1, #18
 8007ed4:	f7ff ff78 	bl	8007dc8 <std>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	61a3      	str	r3, [r4, #24]
 8007edc:	e7d2      	b.n	8007e84 <__sinit+0xc>
 8007ede:	bf00      	nop
 8007ee0:	0800923c 	.word	0x0800923c
 8007ee4:	08007e11 	.word	0x08007e11

08007ee8 <__sfp>:
 8007ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eea:	4607      	mov	r7, r0
 8007eec:	f7ff ffac 	bl	8007e48 <__sfp_lock_acquire>
 8007ef0:	4b1e      	ldr	r3, [pc, #120]	; (8007f6c <__sfp+0x84>)
 8007ef2:	681e      	ldr	r6, [r3, #0]
 8007ef4:	69b3      	ldr	r3, [r6, #24]
 8007ef6:	b913      	cbnz	r3, 8007efe <__sfp+0x16>
 8007ef8:	4630      	mov	r0, r6
 8007efa:	f7ff ffbd 	bl	8007e78 <__sinit>
 8007efe:	3648      	adds	r6, #72	; 0x48
 8007f00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	d503      	bpl.n	8007f10 <__sfp+0x28>
 8007f08:	6833      	ldr	r3, [r6, #0]
 8007f0a:	b30b      	cbz	r3, 8007f50 <__sfp+0x68>
 8007f0c:	6836      	ldr	r6, [r6, #0]
 8007f0e:	e7f7      	b.n	8007f00 <__sfp+0x18>
 8007f10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007f14:	b9d5      	cbnz	r5, 8007f4c <__sfp+0x64>
 8007f16:	4b16      	ldr	r3, [pc, #88]	; (8007f70 <__sfp+0x88>)
 8007f18:	60e3      	str	r3, [r4, #12]
 8007f1a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f1e:	6665      	str	r5, [r4, #100]	; 0x64
 8007f20:	f000 f847 	bl	8007fb2 <__retarget_lock_init_recursive>
 8007f24:	f7ff ff96 	bl	8007e54 <__sfp_lock_release>
 8007f28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f30:	6025      	str	r5, [r4, #0]
 8007f32:	61a5      	str	r5, [r4, #24]
 8007f34:	2208      	movs	r2, #8
 8007f36:	4629      	mov	r1, r5
 8007f38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f3c:	f7ff fd2c 	bl	8007998 <memset>
 8007f40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f48:	4620      	mov	r0, r4
 8007f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f4c:	3468      	adds	r4, #104	; 0x68
 8007f4e:	e7d9      	b.n	8007f04 <__sfp+0x1c>
 8007f50:	2104      	movs	r1, #4
 8007f52:	4638      	mov	r0, r7
 8007f54:	f7ff ff62 	bl	8007e1c <__sfmoreglue>
 8007f58:	4604      	mov	r4, r0
 8007f5a:	6030      	str	r0, [r6, #0]
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	d1d5      	bne.n	8007f0c <__sfp+0x24>
 8007f60:	f7ff ff78 	bl	8007e54 <__sfp_lock_release>
 8007f64:	230c      	movs	r3, #12
 8007f66:	603b      	str	r3, [r7, #0]
 8007f68:	e7ee      	b.n	8007f48 <__sfp+0x60>
 8007f6a:	bf00      	nop
 8007f6c:	0800923c 	.word	0x0800923c
 8007f70:	ffff0001 	.word	0xffff0001

08007f74 <_fwalk_reent>:
 8007f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f78:	4606      	mov	r6, r0
 8007f7a:	4688      	mov	r8, r1
 8007f7c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f80:	2700      	movs	r7, #0
 8007f82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f86:	f1b9 0901 	subs.w	r9, r9, #1
 8007f8a:	d505      	bpl.n	8007f98 <_fwalk_reent+0x24>
 8007f8c:	6824      	ldr	r4, [r4, #0]
 8007f8e:	2c00      	cmp	r4, #0
 8007f90:	d1f7      	bne.n	8007f82 <_fwalk_reent+0xe>
 8007f92:	4638      	mov	r0, r7
 8007f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f98:	89ab      	ldrh	r3, [r5, #12]
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d907      	bls.n	8007fae <_fwalk_reent+0x3a>
 8007f9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	d003      	beq.n	8007fae <_fwalk_reent+0x3a>
 8007fa6:	4629      	mov	r1, r5
 8007fa8:	4630      	mov	r0, r6
 8007faa:	47c0      	blx	r8
 8007fac:	4307      	orrs	r7, r0
 8007fae:	3568      	adds	r5, #104	; 0x68
 8007fb0:	e7e9      	b.n	8007f86 <_fwalk_reent+0x12>

08007fb2 <__retarget_lock_init_recursive>:
 8007fb2:	4770      	bx	lr

08007fb4 <__retarget_lock_acquire_recursive>:
 8007fb4:	4770      	bx	lr

08007fb6 <__retarget_lock_release_recursive>:
 8007fb6:	4770      	bx	lr

08007fb8 <__swhatbuf_r>:
 8007fb8:	b570      	push	{r4, r5, r6, lr}
 8007fba:	460e      	mov	r6, r1
 8007fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fc0:	2900      	cmp	r1, #0
 8007fc2:	b096      	sub	sp, #88	; 0x58
 8007fc4:	4614      	mov	r4, r2
 8007fc6:	461d      	mov	r5, r3
 8007fc8:	da07      	bge.n	8007fda <__swhatbuf_r+0x22>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	602b      	str	r3, [r5, #0]
 8007fce:	89b3      	ldrh	r3, [r6, #12]
 8007fd0:	061a      	lsls	r2, r3, #24
 8007fd2:	d410      	bmi.n	8007ff6 <__swhatbuf_r+0x3e>
 8007fd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fd8:	e00e      	b.n	8007ff8 <__swhatbuf_r+0x40>
 8007fda:	466a      	mov	r2, sp
 8007fdc:	f000 fc5e 	bl	800889c <_fstat_r>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	dbf2      	blt.n	8007fca <__swhatbuf_r+0x12>
 8007fe4:	9a01      	ldr	r2, [sp, #4]
 8007fe6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007fee:	425a      	negs	r2, r3
 8007ff0:	415a      	adcs	r2, r3
 8007ff2:	602a      	str	r2, [r5, #0]
 8007ff4:	e7ee      	b.n	8007fd4 <__swhatbuf_r+0x1c>
 8007ff6:	2340      	movs	r3, #64	; 0x40
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	6023      	str	r3, [r4, #0]
 8007ffc:	b016      	add	sp, #88	; 0x58
 8007ffe:	bd70      	pop	{r4, r5, r6, pc}

08008000 <__smakebuf_r>:
 8008000:	898b      	ldrh	r3, [r1, #12]
 8008002:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008004:	079d      	lsls	r5, r3, #30
 8008006:	4606      	mov	r6, r0
 8008008:	460c      	mov	r4, r1
 800800a:	d507      	bpl.n	800801c <__smakebuf_r+0x1c>
 800800c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	6123      	str	r3, [r4, #16]
 8008014:	2301      	movs	r3, #1
 8008016:	6163      	str	r3, [r4, #20]
 8008018:	b002      	add	sp, #8
 800801a:	bd70      	pop	{r4, r5, r6, pc}
 800801c:	ab01      	add	r3, sp, #4
 800801e:	466a      	mov	r2, sp
 8008020:	f7ff ffca 	bl	8007fb8 <__swhatbuf_r>
 8008024:	9900      	ldr	r1, [sp, #0]
 8008026:	4605      	mov	r5, r0
 8008028:	4630      	mov	r0, r6
 800802a:	f000 f879 	bl	8008120 <_malloc_r>
 800802e:	b948      	cbnz	r0, 8008044 <__smakebuf_r+0x44>
 8008030:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008034:	059a      	lsls	r2, r3, #22
 8008036:	d4ef      	bmi.n	8008018 <__smakebuf_r+0x18>
 8008038:	f023 0303 	bic.w	r3, r3, #3
 800803c:	f043 0302 	orr.w	r3, r3, #2
 8008040:	81a3      	strh	r3, [r4, #12]
 8008042:	e7e3      	b.n	800800c <__smakebuf_r+0xc>
 8008044:	4b0d      	ldr	r3, [pc, #52]	; (800807c <__smakebuf_r+0x7c>)
 8008046:	62b3      	str	r3, [r6, #40]	; 0x28
 8008048:	89a3      	ldrh	r3, [r4, #12]
 800804a:	6020      	str	r0, [r4, #0]
 800804c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008050:	81a3      	strh	r3, [r4, #12]
 8008052:	9b00      	ldr	r3, [sp, #0]
 8008054:	6163      	str	r3, [r4, #20]
 8008056:	9b01      	ldr	r3, [sp, #4]
 8008058:	6120      	str	r0, [r4, #16]
 800805a:	b15b      	cbz	r3, 8008074 <__smakebuf_r+0x74>
 800805c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008060:	4630      	mov	r0, r6
 8008062:	f000 fc2d 	bl	80088c0 <_isatty_r>
 8008066:	b128      	cbz	r0, 8008074 <__smakebuf_r+0x74>
 8008068:	89a3      	ldrh	r3, [r4, #12]
 800806a:	f023 0303 	bic.w	r3, r3, #3
 800806e:	f043 0301 	orr.w	r3, r3, #1
 8008072:	81a3      	strh	r3, [r4, #12]
 8008074:	89a0      	ldrh	r0, [r4, #12]
 8008076:	4305      	orrs	r5, r0
 8008078:	81a5      	strh	r5, [r4, #12]
 800807a:	e7cd      	b.n	8008018 <__smakebuf_r+0x18>
 800807c:	08007e11 	.word	0x08007e11

08008080 <_free_r>:
 8008080:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008082:	2900      	cmp	r1, #0
 8008084:	d048      	beq.n	8008118 <_free_r+0x98>
 8008086:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800808a:	9001      	str	r0, [sp, #4]
 800808c:	2b00      	cmp	r3, #0
 800808e:	f1a1 0404 	sub.w	r4, r1, #4
 8008092:	bfb8      	it	lt
 8008094:	18e4      	addlt	r4, r4, r3
 8008096:	f000 fc35 	bl	8008904 <__malloc_lock>
 800809a:	4a20      	ldr	r2, [pc, #128]	; (800811c <_free_r+0x9c>)
 800809c:	9801      	ldr	r0, [sp, #4]
 800809e:	6813      	ldr	r3, [r2, #0]
 80080a0:	4615      	mov	r5, r2
 80080a2:	b933      	cbnz	r3, 80080b2 <_free_r+0x32>
 80080a4:	6063      	str	r3, [r4, #4]
 80080a6:	6014      	str	r4, [r2, #0]
 80080a8:	b003      	add	sp, #12
 80080aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080ae:	f000 bc2f 	b.w	8008910 <__malloc_unlock>
 80080b2:	42a3      	cmp	r3, r4
 80080b4:	d90b      	bls.n	80080ce <_free_r+0x4e>
 80080b6:	6821      	ldr	r1, [r4, #0]
 80080b8:	1862      	adds	r2, r4, r1
 80080ba:	4293      	cmp	r3, r2
 80080bc:	bf04      	itt	eq
 80080be:	681a      	ldreq	r2, [r3, #0]
 80080c0:	685b      	ldreq	r3, [r3, #4]
 80080c2:	6063      	str	r3, [r4, #4]
 80080c4:	bf04      	itt	eq
 80080c6:	1852      	addeq	r2, r2, r1
 80080c8:	6022      	streq	r2, [r4, #0]
 80080ca:	602c      	str	r4, [r5, #0]
 80080cc:	e7ec      	b.n	80080a8 <_free_r+0x28>
 80080ce:	461a      	mov	r2, r3
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	b10b      	cbz	r3, 80080d8 <_free_r+0x58>
 80080d4:	42a3      	cmp	r3, r4
 80080d6:	d9fa      	bls.n	80080ce <_free_r+0x4e>
 80080d8:	6811      	ldr	r1, [r2, #0]
 80080da:	1855      	adds	r5, r2, r1
 80080dc:	42a5      	cmp	r5, r4
 80080de:	d10b      	bne.n	80080f8 <_free_r+0x78>
 80080e0:	6824      	ldr	r4, [r4, #0]
 80080e2:	4421      	add	r1, r4
 80080e4:	1854      	adds	r4, r2, r1
 80080e6:	42a3      	cmp	r3, r4
 80080e8:	6011      	str	r1, [r2, #0]
 80080ea:	d1dd      	bne.n	80080a8 <_free_r+0x28>
 80080ec:	681c      	ldr	r4, [r3, #0]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	6053      	str	r3, [r2, #4]
 80080f2:	4421      	add	r1, r4
 80080f4:	6011      	str	r1, [r2, #0]
 80080f6:	e7d7      	b.n	80080a8 <_free_r+0x28>
 80080f8:	d902      	bls.n	8008100 <_free_r+0x80>
 80080fa:	230c      	movs	r3, #12
 80080fc:	6003      	str	r3, [r0, #0]
 80080fe:	e7d3      	b.n	80080a8 <_free_r+0x28>
 8008100:	6825      	ldr	r5, [r4, #0]
 8008102:	1961      	adds	r1, r4, r5
 8008104:	428b      	cmp	r3, r1
 8008106:	bf04      	itt	eq
 8008108:	6819      	ldreq	r1, [r3, #0]
 800810a:	685b      	ldreq	r3, [r3, #4]
 800810c:	6063      	str	r3, [r4, #4]
 800810e:	bf04      	itt	eq
 8008110:	1949      	addeq	r1, r1, r5
 8008112:	6021      	streq	r1, [r4, #0]
 8008114:	6054      	str	r4, [r2, #4]
 8008116:	e7c7      	b.n	80080a8 <_free_r+0x28>
 8008118:	b003      	add	sp, #12
 800811a:	bd30      	pop	{r4, r5, pc}
 800811c:	20000098 	.word	0x20000098

08008120 <_malloc_r>:
 8008120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008122:	1ccd      	adds	r5, r1, #3
 8008124:	f025 0503 	bic.w	r5, r5, #3
 8008128:	3508      	adds	r5, #8
 800812a:	2d0c      	cmp	r5, #12
 800812c:	bf38      	it	cc
 800812e:	250c      	movcc	r5, #12
 8008130:	2d00      	cmp	r5, #0
 8008132:	4606      	mov	r6, r0
 8008134:	db01      	blt.n	800813a <_malloc_r+0x1a>
 8008136:	42a9      	cmp	r1, r5
 8008138:	d903      	bls.n	8008142 <_malloc_r+0x22>
 800813a:	230c      	movs	r3, #12
 800813c:	6033      	str	r3, [r6, #0]
 800813e:	2000      	movs	r0, #0
 8008140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008142:	f000 fbdf 	bl	8008904 <__malloc_lock>
 8008146:	4921      	ldr	r1, [pc, #132]	; (80081cc <_malloc_r+0xac>)
 8008148:	680a      	ldr	r2, [r1, #0]
 800814a:	4614      	mov	r4, r2
 800814c:	b99c      	cbnz	r4, 8008176 <_malloc_r+0x56>
 800814e:	4f20      	ldr	r7, [pc, #128]	; (80081d0 <_malloc_r+0xb0>)
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	b923      	cbnz	r3, 800815e <_malloc_r+0x3e>
 8008154:	4621      	mov	r1, r4
 8008156:	4630      	mov	r0, r6
 8008158:	f000 fb2a 	bl	80087b0 <_sbrk_r>
 800815c:	6038      	str	r0, [r7, #0]
 800815e:	4629      	mov	r1, r5
 8008160:	4630      	mov	r0, r6
 8008162:	f000 fb25 	bl	80087b0 <_sbrk_r>
 8008166:	1c43      	adds	r3, r0, #1
 8008168:	d123      	bne.n	80081b2 <_malloc_r+0x92>
 800816a:	230c      	movs	r3, #12
 800816c:	6033      	str	r3, [r6, #0]
 800816e:	4630      	mov	r0, r6
 8008170:	f000 fbce 	bl	8008910 <__malloc_unlock>
 8008174:	e7e3      	b.n	800813e <_malloc_r+0x1e>
 8008176:	6823      	ldr	r3, [r4, #0]
 8008178:	1b5b      	subs	r3, r3, r5
 800817a:	d417      	bmi.n	80081ac <_malloc_r+0x8c>
 800817c:	2b0b      	cmp	r3, #11
 800817e:	d903      	bls.n	8008188 <_malloc_r+0x68>
 8008180:	6023      	str	r3, [r4, #0]
 8008182:	441c      	add	r4, r3
 8008184:	6025      	str	r5, [r4, #0]
 8008186:	e004      	b.n	8008192 <_malloc_r+0x72>
 8008188:	6863      	ldr	r3, [r4, #4]
 800818a:	42a2      	cmp	r2, r4
 800818c:	bf0c      	ite	eq
 800818e:	600b      	streq	r3, [r1, #0]
 8008190:	6053      	strne	r3, [r2, #4]
 8008192:	4630      	mov	r0, r6
 8008194:	f000 fbbc 	bl	8008910 <__malloc_unlock>
 8008198:	f104 000b 	add.w	r0, r4, #11
 800819c:	1d23      	adds	r3, r4, #4
 800819e:	f020 0007 	bic.w	r0, r0, #7
 80081a2:	1ac2      	subs	r2, r0, r3
 80081a4:	d0cc      	beq.n	8008140 <_malloc_r+0x20>
 80081a6:	1a1b      	subs	r3, r3, r0
 80081a8:	50a3      	str	r3, [r4, r2]
 80081aa:	e7c9      	b.n	8008140 <_malloc_r+0x20>
 80081ac:	4622      	mov	r2, r4
 80081ae:	6864      	ldr	r4, [r4, #4]
 80081b0:	e7cc      	b.n	800814c <_malloc_r+0x2c>
 80081b2:	1cc4      	adds	r4, r0, #3
 80081b4:	f024 0403 	bic.w	r4, r4, #3
 80081b8:	42a0      	cmp	r0, r4
 80081ba:	d0e3      	beq.n	8008184 <_malloc_r+0x64>
 80081bc:	1a21      	subs	r1, r4, r0
 80081be:	4630      	mov	r0, r6
 80081c0:	f000 faf6 	bl	80087b0 <_sbrk_r>
 80081c4:	3001      	adds	r0, #1
 80081c6:	d1dd      	bne.n	8008184 <_malloc_r+0x64>
 80081c8:	e7cf      	b.n	800816a <_malloc_r+0x4a>
 80081ca:	bf00      	nop
 80081cc:	20000098 	.word	0x20000098
 80081d0:	2000009c 	.word	0x2000009c

080081d4 <__sfputc_r>:
 80081d4:	6893      	ldr	r3, [r2, #8]
 80081d6:	3b01      	subs	r3, #1
 80081d8:	2b00      	cmp	r3, #0
 80081da:	b410      	push	{r4}
 80081dc:	6093      	str	r3, [r2, #8]
 80081de:	da08      	bge.n	80081f2 <__sfputc_r+0x1e>
 80081e0:	6994      	ldr	r4, [r2, #24]
 80081e2:	42a3      	cmp	r3, r4
 80081e4:	db01      	blt.n	80081ea <__sfputc_r+0x16>
 80081e6:	290a      	cmp	r1, #10
 80081e8:	d103      	bne.n	80081f2 <__sfputc_r+0x1e>
 80081ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081ee:	f7ff bc69 	b.w	8007ac4 <__swbuf_r>
 80081f2:	6813      	ldr	r3, [r2, #0]
 80081f4:	1c58      	adds	r0, r3, #1
 80081f6:	6010      	str	r0, [r2, #0]
 80081f8:	7019      	strb	r1, [r3, #0]
 80081fa:	4608      	mov	r0, r1
 80081fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008200:	4770      	bx	lr

08008202 <__sfputs_r>:
 8008202:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008204:	4606      	mov	r6, r0
 8008206:	460f      	mov	r7, r1
 8008208:	4614      	mov	r4, r2
 800820a:	18d5      	adds	r5, r2, r3
 800820c:	42ac      	cmp	r4, r5
 800820e:	d101      	bne.n	8008214 <__sfputs_r+0x12>
 8008210:	2000      	movs	r0, #0
 8008212:	e007      	b.n	8008224 <__sfputs_r+0x22>
 8008214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008218:	463a      	mov	r2, r7
 800821a:	4630      	mov	r0, r6
 800821c:	f7ff ffda 	bl	80081d4 <__sfputc_r>
 8008220:	1c43      	adds	r3, r0, #1
 8008222:	d1f3      	bne.n	800820c <__sfputs_r+0xa>
 8008224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008228 <_vfiprintf_r>:
 8008228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800822c:	460d      	mov	r5, r1
 800822e:	b09d      	sub	sp, #116	; 0x74
 8008230:	4614      	mov	r4, r2
 8008232:	4698      	mov	r8, r3
 8008234:	4606      	mov	r6, r0
 8008236:	b118      	cbz	r0, 8008240 <_vfiprintf_r+0x18>
 8008238:	6983      	ldr	r3, [r0, #24]
 800823a:	b90b      	cbnz	r3, 8008240 <_vfiprintf_r+0x18>
 800823c:	f7ff fe1c 	bl	8007e78 <__sinit>
 8008240:	4b89      	ldr	r3, [pc, #548]	; (8008468 <_vfiprintf_r+0x240>)
 8008242:	429d      	cmp	r5, r3
 8008244:	d11b      	bne.n	800827e <_vfiprintf_r+0x56>
 8008246:	6875      	ldr	r5, [r6, #4]
 8008248:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800824a:	07d9      	lsls	r1, r3, #31
 800824c:	d405      	bmi.n	800825a <_vfiprintf_r+0x32>
 800824e:	89ab      	ldrh	r3, [r5, #12]
 8008250:	059a      	lsls	r2, r3, #22
 8008252:	d402      	bmi.n	800825a <_vfiprintf_r+0x32>
 8008254:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008256:	f7ff fead 	bl	8007fb4 <__retarget_lock_acquire_recursive>
 800825a:	89ab      	ldrh	r3, [r5, #12]
 800825c:	071b      	lsls	r3, r3, #28
 800825e:	d501      	bpl.n	8008264 <_vfiprintf_r+0x3c>
 8008260:	692b      	ldr	r3, [r5, #16]
 8008262:	b9eb      	cbnz	r3, 80082a0 <_vfiprintf_r+0x78>
 8008264:	4629      	mov	r1, r5
 8008266:	4630      	mov	r0, r6
 8008268:	f7ff fc7e 	bl	8007b68 <__swsetup_r>
 800826c:	b1c0      	cbz	r0, 80082a0 <_vfiprintf_r+0x78>
 800826e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008270:	07dc      	lsls	r4, r3, #31
 8008272:	d50e      	bpl.n	8008292 <_vfiprintf_r+0x6a>
 8008274:	f04f 30ff 	mov.w	r0, #4294967295
 8008278:	b01d      	add	sp, #116	; 0x74
 800827a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800827e:	4b7b      	ldr	r3, [pc, #492]	; (800846c <_vfiprintf_r+0x244>)
 8008280:	429d      	cmp	r5, r3
 8008282:	d101      	bne.n	8008288 <_vfiprintf_r+0x60>
 8008284:	68b5      	ldr	r5, [r6, #8]
 8008286:	e7df      	b.n	8008248 <_vfiprintf_r+0x20>
 8008288:	4b79      	ldr	r3, [pc, #484]	; (8008470 <_vfiprintf_r+0x248>)
 800828a:	429d      	cmp	r5, r3
 800828c:	bf08      	it	eq
 800828e:	68f5      	ldreq	r5, [r6, #12]
 8008290:	e7da      	b.n	8008248 <_vfiprintf_r+0x20>
 8008292:	89ab      	ldrh	r3, [r5, #12]
 8008294:	0598      	lsls	r0, r3, #22
 8008296:	d4ed      	bmi.n	8008274 <_vfiprintf_r+0x4c>
 8008298:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800829a:	f7ff fe8c 	bl	8007fb6 <__retarget_lock_release_recursive>
 800829e:	e7e9      	b.n	8008274 <_vfiprintf_r+0x4c>
 80082a0:	2300      	movs	r3, #0
 80082a2:	9309      	str	r3, [sp, #36]	; 0x24
 80082a4:	2320      	movs	r3, #32
 80082a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80082ae:	2330      	movs	r3, #48	; 0x30
 80082b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008474 <_vfiprintf_r+0x24c>
 80082b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082b8:	f04f 0901 	mov.w	r9, #1
 80082bc:	4623      	mov	r3, r4
 80082be:	469a      	mov	sl, r3
 80082c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082c4:	b10a      	cbz	r2, 80082ca <_vfiprintf_r+0xa2>
 80082c6:	2a25      	cmp	r2, #37	; 0x25
 80082c8:	d1f9      	bne.n	80082be <_vfiprintf_r+0x96>
 80082ca:	ebba 0b04 	subs.w	fp, sl, r4
 80082ce:	d00b      	beq.n	80082e8 <_vfiprintf_r+0xc0>
 80082d0:	465b      	mov	r3, fp
 80082d2:	4622      	mov	r2, r4
 80082d4:	4629      	mov	r1, r5
 80082d6:	4630      	mov	r0, r6
 80082d8:	f7ff ff93 	bl	8008202 <__sfputs_r>
 80082dc:	3001      	adds	r0, #1
 80082de:	f000 80aa 	beq.w	8008436 <_vfiprintf_r+0x20e>
 80082e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082e4:	445a      	add	r2, fp
 80082e6:	9209      	str	r2, [sp, #36]	; 0x24
 80082e8:	f89a 3000 	ldrb.w	r3, [sl]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f000 80a2 	beq.w	8008436 <_vfiprintf_r+0x20e>
 80082f2:	2300      	movs	r3, #0
 80082f4:	f04f 32ff 	mov.w	r2, #4294967295
 80082f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082fc:	f10a 0a01 	add.w	sl, sl, #1
 8008300:	9304      	str	r3, [sp, #16]
 8008302:	9307      	str	r3, [sp, #28]
 8008304:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008308:	931a      	str	r3, [sp, #104]	; 0x68
 800830a:	4654      	mov	r4, sl
 800830c:	2205      	movs	r2, #5
 800830e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008312:	4858      	ldr	r0, [pc, #352]	; (8008474 <_vfiprintf_r+0x24c>)
 8008314:	f7f7 ff5c 	bl	80001d0 <memchr>
 8008318:	9a04      	ldr	r2, [sp, #16]
 800831a:	b9d8      	cbnz	r0, 8008354 <_vfiprintf_r+0x12c>
 800831c:	06d1      	lsls	r1, r2, #27
 800831e:	bf44      	itt	mi
 8008320:	2320      	movmi	r3, #32
 8008322:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008326:	0713      	lsls	r3, r2, #28
 8008328:	bf44      	itt	mi
 800832a:	232b      	movmi	r3, #43	; 0x2b
 800832c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008330:	f89a 3000 	ldrb.w	r3, [sl]
 8008334:	2b2a      	cmp	r3, #42	; 0x2a
 8008336:	d015      	beq.n	8008364 <_vfiprintf_r+0x13c>
 8008338:	9a07      	ldr	r2, [sp, #28]
 800833a:	4654      	mov	r4, sl
 800833c:	2000      	movs	r0, #0
 800833e:	f04f 0c0a 	mov.w	ip, #10
 8008342:	4621      	mov	r1, r4
 8008344:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008348:	3b30      	subs	r3, #48	; 0x30
 800834a:	2b09      	cmp	r3, #9
 800834c:	d94e      	bls.n	80083ec <_vfiprintf_r+0x1c4>
 800834e:	b1b0      	cbz	r0, 800837e <_vfiprintf_r+0x156>
 8008350:	9207      	str	r2, [sp, #28]
 8008352:	e014      	b.n	800837e <_vfiprintf_r+0x156>
 8008354:	eba0 0308 	sub.w	r3, r0, r8
 8008358:	fa09 f303 	lsl.w	r3, r9, r3
 800835c:	4313      	orrs	r3, r2
 800835e:	9304      	str	r3, [sp, #16]
 8008360:	46a2      	mov	sl, r4
 8008362:	e7d2      	b.n	800830a <_vfiprintf_r+0xe2>
 8008364:	9b03      	ldr	r3, [sp, #12]
 8008366:	1d19      	adds	r1, r3, #4
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	9103      	str	r1, [sp, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	bfbb      	ittet	lt
 8008370:	425b      	neglt	r3, r3
 8008372:	f042 0202 	orrlt.w	r2, r2, #2
 8008376:	9307      	strge	r3, [sp, #28]
 8008378:	9307      	strlt	r3, [sp, #28]
 800837a:	bfb8      	it	lt
 800837c:	9204      	strlt	r2, [sp, #16]
 800837e:	7823      	ldrb	r3, [r4, #0]
 8008380:	2b2e      	cmp	r3, #46	; 0x2e
 8008382:	d10c      	bne.n	800839e <_vfiprintf_r+0x176>
 8008384:	7863      	ldrb	r3, [r4, #1]
 8008386:	2b2a      	cmp	r3, #42	; 0x2a
 8008388:	d135      	bne.n	80083f6 <_vfiprintf_r+0x1ce>
 800838a:	9b03      	ldr	r3, [sp, #12]
 800838c:	1d1a      	adds	r2, r3, #4
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	9203      	str	r2, [sp, #12]
 8008392:	2b00      	cmp	r3, #0
 8008394:	bfb8      	it	lt
 8008396:	f04f 33ff 	movlt.w	r3, #4294967295
 800839a:	3402      	adds	r4, #2
 800839c:	9305      	str	r3, [sp, #20]
 800839e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008484 <_vfiprintf_r+0x25c>
 80083a2:	7821      	ldrb	r1, [r4, #0]
 80083a4:	2203      	movs	r2, #3
 80083a6:	4650      	mov	r0, sl
 80083a8:	f7f7 ff12 	bl	80001d0 <memchr>
 80083ac:	b140      	cbz	r0, 80083c0 <_vfiprintf_r+0x198>
 80083ae:	2340      	movs	r3, #64	; 0x40
 80083b0:	eba0 000a 	sub.w	r0, r0, sl
 80083b4:	fa03 f000 	lsl.w	r0, r3, r0
 80083b8:	9b04      	ldr	r3, [sp, #16]
 80083ba:	4303      	orrs	r3, r0
 80083bc:	3401      	adds	r4, #1
 80083be:	9304      	str	r3, [sp, #16]
 80083c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083c4:	482c      	ldr	r0, [pc, #176]	; (8008478 <_vfiprintf_r+0x250>)
 80083c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083ca:	2206      	movs	r2, #6
 80083cc:	f7f7 ff00 	bl	80001d0 <memchr>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	d03f      	beq.n	8008454 <_vfiprintf_r+0x22c>
 80083d4:	4b29      	ldr	r3, [pc, #164]	; (800847c <_vfiprintf_r+0x254>)
 80083d6:	bb1b      	cbnz	r3, 8008420 <_vfiprintf_r+0x1f8>
 80083d8:	9b03      	ldr	r3, [sp, #12]
 80083da:	3307      	adds	r3, #7
 80083dc:	f023 0307 	bic.w	r3, r3, #7
 80083e0:	3308      	adds	r3, #8
 80083e2:	9303      	str	r3, [sp, #12]
 80083e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083e6:	443b      	add	r3, r7
 80083e8:	9309      	str	r3, [sp, #36]	; 0x24
 80083ea:	e767      	b.n	80082bc <_vfiprintf_r+0x94>
 80083ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80083f0:	460c      	mov	r4, r1
 80083f2:	2001      	movs	r0, #1
 80083f4:	e7a5      	b.n	8008342 <_vfiprintf_r+0x11a>
 80083f6:	2300      	movs	r3, #0
 80083f8:	3401      	adds	r4, #1
 80083fa:	9305      	str	r3, [sp, #20]
 80083fc:	4619      	mov	r1, r3
 80083fe:	f04f 0c0a 	mov.w	ip, #10
 8008402:	4620      	mov	r0, r4
 8008404:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008408:	3a30      	subs	r2, #48	; 0x30
 800840a:	2a09      	cmp	r2, #9
 800840c:	d903      	bls.n	8008416 <_vfiprintf_r+0x1ee>
 800840e:	2b00      	cmp	r3, #0
 8008410:	d0c5      	beq.n	800839e <_vfiprintf_r+0x176>
 8008412:	9105      	str	r1, [sp, #20]
 8008414:	e7c3      	b.n	800839e <_vfiprintf_r+0x176>
 8008416:	fb0c 2101 	mla	r1, ip, r1, r2
 800841a:	4604      	mov	r4, r0
 800841c:	2301      	movs	r3, #1
 800841e:	e7f0      	b.n	8008402 <_vfiprintf_r+0x1da>
 8008420:	ab03      	add	r3, sp, #12
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	462a      	mov	r2, r5
 8008426:	4b16      	ldr	r3, [pc, #88]	; (8008480 <_vfiprintf_r+0x258>)
 8008428:	a904      	add	r1, sp, #16
 800842a:	4630      	mov	r0, r6
 800842c:	f3af 8000 	nop.w
 8008430:	4607      	mov	r7, r0
 8008432:	1c78      	adds	r0, r7, #1
 8008434:	d1d6      	bne.n	80083e4 <_vfiprintf_r+0x1bc>
 8008436:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008438:	07d9      	lsls	r1, r3, #31
 800843a:	d405      	bmi.n	8008448 <_vfiprintf_r+0x220>
 800843c:	89ab      	ldrh	r3, [r5, #12]
 800843e:	059a      	lsls	r2, r3, #22
 8008440:	d402      	bmi.n	8008448 <_vfiprintf_r+0x220>
 8008442:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008444:	f7ff fdb7 	bl	8007fb6 <__retarget_lock_release_recursive>
 8008448:	89ab      	ldrh	r3, [r5, #12]
 800844a:	065b      	lsls	r3, r3, #25
 800844c:	f53f af12 	bmi.w	8008274 <_vfiprintf_r+0x4c>
 8008450:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008452:	e711      	b.n	8008278 <_vfiprintf_r+0x50>
 8008454:	ab03      	add	r3, sp, #12
 8008456:	9300      	str	r3, [sp, #0]
 8008458:	462a      	mov	r2, r5
 800845a:	4b09      	ldr	r3, [pc, #36]	; (8008480 <_vfiprintf_r+0x258>)
 800845c:	a904      	add	r1, sp, #16
 800845e:	4630      	mov	r0, r6
 8008460:	f000 f880 	bl	8008564 <_printf_i>
 8008464:	e7e4      	b.n	8008430 <_vfiprintf_r+0x208>
 8008466:	bf00      	nop
 8008468:	08009260 	.word	0x08009260
 800846c:	08009280 	.word	0x08009280
 8008470:	08009240 	.word	0x08009240
 8008474:	080092a0 	.word	0x080092a0
 8008478:	080092aa 	.word	0x080092aa
 800847c:	00000000 	.word	0x00000000
 8008480:	08008203 	.word	0x08008203
 8008484:	080092a6 	.word	0x080092a6

08008488 <_printf_common>:
 8008488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800848c:	4616      	mov	r6, r2
 800848e:	4699      	mov	r9, r3
 8008490:	688a      	ldr	r2, [r1, #8]
 8008492:	690b      	ldr	r3, [r1, #16]
 8008494:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008498:	4293      	cmp	r3, r2
 800849a:	bfb8      	it	lt
 800849c:	4613      	movlt	r3, r2
 800849e:	6033      	str	r3, [r6, #0]
 80084a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80084a4:	4607      	mov	r7, r0
 80084a6:	460c      	mov	r4, r1
 80084a8:	b10a      	cbz	r2, 80084ae <_printf_common+0x26>
 80084aa:	3301      	adds	r3, #1
 80084ac:	6033      	str	r3, [r6, #0]
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	0699      	lsls	r1, r3, #26
 80084b2:	bf42      	ittt	mi
 80084b4:	6833      	ldrmi	r3, [r6, #0]
 80084b6:	3302      	addmi	r3, #2
 80084b8:	6033      	strmi	r3, [r6, #0]
 80084ba:	6825      	ldr	r5, [r4, #0]
 80084bc:	f015 0506 	ands.w	r5, r5, #6
 80084c0:	d106      	bne.n	80084d0 <_printf_common+0x48>
 80084c2:	f104 0a19 	add.w	sl, r4, #25
 80084c6:	68e3      	ldr	r3, [r4, #12]
 80084c8:	6832      	ldr	r2, [r6, #0]
 80084ca:	1a9b      	subs	r3, r3, r2
 80084cc:	42ab      	cmp	r3, r5
 80084ce:	dc26      	bgt.n	800851e <_printf_common+0x96>
 80084d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80084d4:	1e13      	subs	r3, r2, #0
 80084d6:	6822      	ldr	r2, [r4, #0]
 80084d8:	bf18      	it	ne
 80084da:	2301      	movne	r3, #1
 80084dc:	0692      	lsls	r2, r2, #26
 80084de:	d42b      	bmi.n	8008538 <_printf_common+0xb0>
 80084e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084e4:	4649      	mov	r1, r9
 80084e6:	4638      	mov	r0, r7
 80084e8:	47c0      	blx	r8
 80084ea:	3001      	adds	r0, #1
 80084ec:	d01e      	beq.n	800852c <_printf_common+0xa4>
 80084ee:	6823      	ldr	r3, [r4, #0]
 80084f0:	68e5      	ldr	r5, [r4, #12]
 80084f2:	6832      	ldr	r2, [r6, #0]
 80084f4:	f003 0306 	and.w	r3, r3, #6
 80084f8:	2b04      	cmp	r3, #4
 80084fa:	bf08      	it	eq
 80084fc:	1aad      	subeq	r5, r5, r2
 80084fe:	68a3      	ldr	r3, [r4, #8]
 8008500:	6922      	ldr	r2, [r4, #16]
 8008502:	bf0c      	ite	eq
 8008504:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008508:	2500      	movne	r5, #0
 800850a:	4293      	cmp	r3, r2
 800850c:	bfc4      	itt	gt
 800850e:	1a9b      	subgt	r3, r3, r2
 8008510:	18ed      	addgt	r5, r5, r3
 8008512:	2600      	movs	r6, #0
 8008514:	341a      	adds	r4, #26
 8008516:	42b5      	cmp	r5, r6
 8008518:	d11a      	bne.n	8008550 <_printf_common+0xc8>
 800851a:	2000      	movs	r0, #0
 800851c:	e008      	b.n	8008530 <_printf_common+0xa8>
 800851e:	2301      	movs	r3, #1
 8008520:	4652      	mov	r2, sl
 8008522:	4649      	mov	r1, r9
 8008524:	4638      	mov	r0, r7
 8008526:	47c0      	blx	r8
 8008528:	3001      	adds	r0, #1
 800852a:	d103      	bne.n	8008534 <_printf_common+0xac>
 800852c:	f04f 30ff 	mov.w	r0, #4294967295
 8008530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008534:	3501      	adds	r5, #1
 8008536:	e7c6      	b.n	80084c6 <_printf_common+0x3e>
 8008538:	18e1      	adds	r1, r4, r3
 800853a:	1c5a      	adds	r2, r3, #1
 800853c:	2030      	movs	r0, #48	; 0x30
 800853e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008542:	4422      	add	r2, r4
 8008544:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008548:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800854c:	3302      	adds	r3, #2
 800854e:	e7c7      	b.n	80084e0 <_printf_common+0x58>
 8008550:	2301      	movs	r3, #1
 8008552:	4622      	mov	r2, r4
 8008554:	4649      	mov	r1, r9
 8008556:	4638      	mov	r0, r7
 8008558:	47c0      	blx	r8
 800855a:	3001      	adds	r0, #1
 800855c:	d0e6      	beq.n	800852c <_printf_common+0xa4>
 800855e:	3601      	adds	r6, #1
 8008560:	e7d9      	b.n	8008516 <_printf_common+0x8e>
	...

08008564 <_printf_i>:
 8008564:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008568:	460c      	mov	r4, r1
 800856a:	4691      	mov	r9, r2
 800856c:	7e27      	ldrb	r7, [r4, #24]
 800856e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008570:	2f78      	cmp	r7, #120	; 0x78
 8008572:	4680      	mov	r8, r0
 8008574:	469a      	mov	sl, r3
 8008576:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800857a:	d807      	bhi.n	800858c <_printf_i+0x28>
 800857c:	2f62      	cmp	r7, #98	; 0x62
 800857e:	d80a      	bhi.n	8008596 <_printf_i+0x32>
 8008580:	2f00      	cmp	r7, #0
 8008582:	f000 80d8 	beq.w	8008736 <_printf_i+0x1d2>
 8008586:	2f58      	cmp	r7, #88	; 0x58
 8008588:	f000 80a3 	beq.w	80086d2 <_printf_i+0x16e>
 800858c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008590:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008594:	e03a      	b.n	800860c <_printf_i+0xa8>
 8008596:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800859a:	2b15      	cmp	r3, #21
 800859c:	d8f6      	bhi.n	800858c <_printf_i+0x28>
 800859e:	a001      	add	r0, pc, #4	; (adr r0, 80085a4 <_printf_i+0x40>)
 80085a0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80085a4:	080085fd 	.word	0x080085fd
 80085a8:	08008611 	.word	0x08008611
 80085ac:	0800858d 	.word	0x0800858d
 80085b0:	0800858d 	.word	0x0800858d
 80085b4:	0800858d 	.word	0x0800858d
 80085b8:	0800858d 	.word	0x0800858d
 80085bc:	08008611 	.word	0x08008611
 80085c0:	0800858d 	.word	0x0800858d
 80085c4:	0800858d 	.word	0x0800858d
 80085c8:	0800858d 	.word	0x0800858d
 80085cc:	0800858d 	.word	0x0800858d
 80085d0:	0800871d 	.word	0x0800871d
 80085d4:	08008641 	.word	0x08008641
 80085d8:	080086ff 	.word	0x080086ff
 80085dc:	0800858d 	.word	0x0800858d
 80085e0:	0800858d 	.word	0x0800858d
 80085e4:	0800873f 	.word	0x0800873f
 80085e8:	0800858d 	.word	0x0800858d
 80085ec:	08008641 	.word	0x08008641
 80085f0:	0800858d 	.word	0x0800858d
 80085f4:	0800858d 	.word	0x0800858d
 80085f8:	08008707 	.word	0x08008707
 80085fc:	680b      	ldr	r3, [r1, #0]
 80085fe:	1d1a      	adds	r2, r3, #4
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	600a      	str	r2, [r1, #0]
 8008604:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008608:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800860c:	2301      	movs	r3, #1
 800860e:	e0a3      	b.n	8008758 <_printf_i+0x1f4>
 8008610:	6825      	ldr	r5, [r4, #0]
 8008612:	6808      	ldr	r0, [r1, #0]
 8008614:	062e      	lsls	r6, r5, #24
 8008616:	f100 0304 	add.w	r3, r0, #4
 800861a:	d50a      	bpl.n	8008632 <_printf_i+0xce>
 800861c:	6805      	ldr	r5, [r0, #0]
 800861e:	600b      	str	r3, [r1, #0]
 8008620:	2d00      	cmp	r5, #0
 8008622:	da03      	bge.n	800862c <_printf_i+0xc8>
 8008624:	232d      	movs	r3, #45	; 0x2d
 8008626:	426d      	negs	r5, r5
 8008628:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800862c:	485e      	ldr	r0, [pc, #376]	; (80087a8 <_printf_i+0x244>)
 800862e:	230a      	movs	r3, #10
 8008630:	e019      	b.n	8008666 <_printf_i+0x102>
 8008632:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008636:	6805      	ldr	r5, [r0, #0]
 8008638:	600b      	str	r3, [r1, #0]
 800863a:	bf18      	it	ne
 800863c:	b22d      	sxthne	r5, r5
 800863e:	e7ef      	b.n	8008620 <_printf_i+0xbc>
 8008640:	680b      	ldr	r3, [r1, #0]
 8008642:	6825      	ldr	r5, [r4, #0]
 8008644:	1d18      	adds	r0, r3, #4
 8008646:	6008      	str	r0, [r1, #0]
 8008648:	0628      	lsls	r0, r5, #24
 800864a:	d501      	bpl.n	8008650 <_printf_i+0xec>
 800864c:	681d      	ldr	r5, [r3, #0]
 800864e:	e002      	b.n	8008656 <_printf_i+0xf2>
 8008650:	0669      	lsls	r1, r5, #25
 8008652:	d5fb      	bpl.n	800864c <_printf_i+0xe8>
 8008654:	881d      	ldrh	r5, [r3, #0]
 8008656:	4854      	ldr	r0, [pc, #336]	; (80087a8 <_printf_i+0x244>)
 8008658:	2f6f      	cmp	r7, #111	; 0x6f
 800865a:	bf0c      	ite	eq
 800865c:	2308      	moveq	r3, #8
 800865e:	230a      	movne	r3, #10
 8008660:	2100      	movs	r1, #0
 8008662:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008666:	6866      	ldr	r6, [r4, #4]
 8008668:	60a6      	str	r6, [r4, #8]
 800866a:	2e00      	cmp	r6, #0
 800866c:	bfa2      	ittt	ge
 800866e:	6821      	ldrge	r1, [r4, #0]
 8008670:	f021 0104 	bicge.w	r1, r1, #4
 8008674:	6021      	strge	r1, [r4, #0]
 8008676:	b90d      	cbnz	r5, 800867c <_printf_i+0x118>
 8008678:	2e00      	cmp	r6, #0
 800867a:	d04d      	beq.n	8008718 <_printf_i+0x1b4>
 800867c:	4616      	mov	r6, r2
 800867e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008682:	fb03 5711 	mls	r7, r3, r1, r5
 8008686:	5dc7      	ldrb	r7, [r0, r7]
 8008688:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800868c:	462f      	mov	r7, r5
 800868e:	42bb      	cmp	r3, r7
 8008690:	460d      	mov	r5, r1
 8008692:	d9f4      	bls.n	800867e <_printf_i+0x11a>
 8008694:	2b08      	cmp	r3, #8
 8008696:	d10b      	bne.n	80086b0 <_printf_i+0x14c>
 8008698:	6823      	ldr	r3, [r4, #0]
 800869a:	07df      	lsls	r7, r3, #31
 800869c:	d508      	bpl.n	80086b0 <_printf_i+0x14c>
 800869e:	6923      	ldr	r3, [r4, #16]
 80086a0:	6861      	ldr	r1, [r4, #4]
 80086a2:	4299      	cmp	r1, r3
 80086a4:	bfde      	ittt	le
 80086a6:	2330      	movle	r3, #48	; 0x30
 80086a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80086ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 80086b0:	1b92      	subs	r2, r2, r6
 80086b2:	6122      	str	r2, [r4, #16]
 80086b4:	f8cd a000 	str.w	sl, [sp]
 80086b8:	464b      	mov	r3, r9
 80086ba:	aa03      	add	r2, sp, #12
 80086bc:	4621      	mov	r1, r4
 80086be:	4640      	mov	r0, r8
 80086c0:	f7ff fee2 	bl	8008488 <_printf_common>
 80086c4:	3001      	adds	r0, #1
 80086c6:	d14c      	bne.n	8008762 <_printf_i+0x1fe>
 80086c8:	f04f 30ff 	mov.w	r0, #4294967295
 80086cc:	b004      	add	sp, #16
 80086ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086d2:	4835      	ldr	r0, [pc, #212]	; (80087a8 <_printf_i+0x244>)
 80086d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80086d8:	6823      	ldr	r3, [r4, #0]
 80086da:	680e      	ldr	r6, [r1, #0]
 80086dc:	061f      	lsls	r7, r3, #24
 80086de:	f856 5b04 	ldr.w	r5, [r6], #4
 80086e2:	600e      	str	r6, [r1, #0]
 80086e4:	d514      	bpl.n	8008710 <_printf_i+0x1ac>
 80086e6:	07d9      	lsls	r1, r3, #31
 80086e8:	bf44      	itt	mi
 80086ea:	f043 0320 	orrmi.w	r3, r3, #32
 80086ee:	6023      	strmi	r3, [r4, #0]
 80086f0:	b91d      	cbnz	r5, 80086fa <_printf_i+0x196>
 80086f2:	6823      	ldr	r3, [r4, #0]
 80086f4:	f023 0320 	bic.w	r3, r3, #32
 80086f8:	6023      	str	r3, [r4, #0]
 80086fa:	2310      	movs	r3, #16
 80086fc:	e7b0      	b.n	8008660 <_printf_i+0xfc>
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	f043 0320 	orr.w	r3, r3, #32
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	2378      	movs	r3, #120	; 0x78
 8008708:	4828      	ldr	r0, [pc, #160]	; (80087ac <_printf_i+0x248>)
 800870a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800870e:	e7e3      	b.n	80086d8 <_printf_i+0x174>
 8008710:	065e      	lsls	r6, r3, #25
 8008712:	bf48      	it	mi
 8008714:	b2ad      	uxthmi	r5, r5
 8008716:	e7e6      	b.n	80086e6 <_printf_i+0x182>
 8008718:	4616      	mov	r6, r2
 800871a:	e7bb      	b.n	8008694 <_printf_i+0x130>
 800871c:	680b      	ldr	r3, [r1, #0]
 800871e:	6826      	ldr	r6, [r4, #0]
 8008720:	6960      	ldr	r0, [r4, #20]
 8008722:	1d1d      	adds	r5, r3, #4
 8008724:	600d      	str	r5, [r1, #0]
 8008726:	0635      	lsls	r5, r6, #24
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	d501      	bpl.n	8008730 <_printf_i+0x1cc>
 800872c:	6018      	str	r0, [r3, #0]
 800872e:	e002      	b.n	8008736 <_printf_i+0x1d2>
 8008730:	0671      	lsls	r1, r6, #25
 8008732:	d5fb      	bpl.n	800872c <_printf_i+0x1c8>
 8008734:	8018      	strh	r0, [r3, #0]
 8008736:	2300      	movs	r3, #0
 8008738:	6123      	str	r3, [r4, #16]
 800873a:	4616      	mov	r6, r2
 800873c:	e7ba      	b.n	80086b4 <_printf_i+0x150>
 800873e:	680b      	ldr	r3, [r1, #0]
 8008740:	1d1a      	adds	r2, r3, #4
 8008742:	600a      	str	r2, [r1, #0]
 8008744:	681e      	ldr	r6, [r3, #0]
 8008746:	6862      	ldr	r2, [r4, #4]
 8008748:	2100      	movs	r1, #0
 800874a:	4630      	mov	r0, r6
 800874c:	f7f7 fd40 	bl	80001d0 <memchr>
 8008750:	b108      	cbz	r0, 8008756 <_printf_i+0x1f2>
 8008752:	1b80      	subs	r0, r0, r6
 8008754:	6060      	str	r0, [r4, #4]
 8008756:	6863      	ldr	r3, [r4, #4]
 8008758:	6123      	str	r3, [r4, #16]
 800875a:	2300      	movs	r3, #0
 800875c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008760:	e7a8      	b.n	80086b4 <_printf_i+0x150>
 8008762:	6923      	ldr	r3, [r4, #16]
 8008764:	4632      	mov	r2, r6
 8008766:	4649      	mov	r1, r9
 8008768:	4640      	mov	r0, r8
 800876a:	47d0      	blx	sl
 800876c:	3001      	adds	r0, #1
 800876e:	d0ab      	beq.n	80086c8 <_printf_i+0x164>
 8008770:	6823      	ldr	r3, [r4, #0]
 8008772:	079b      	lsls	r3, r3, #30
 8008774:	d413      	bmi.n	800879e <_printf_i+0x23a>
 8008776:	68e0      	ldr	r0, [r4, #12]
 8008778:	9b03      	ldr	r3, [sp, #12]
 800877a:	4298      	cmp	r0, r3
 800877c:	bfb8      	it	lt
 800877e:	4618      	movlt	r0, r3
 8008780:	e7a4      	b.n	80086cc <_printf_i+0x168>
 8008782:	2301      	movs	r3, #1
 8008784:	4632      	mov	r2, r6
 8008786:	4649      	mov	r1, r9
 8008788:	4640      	mov	r0, r8
 800878a:	47d0      	blx	sl
 800878c:	3001      	adds	r0, #1
 800878e:	d09b      	beq.n	80086c8 <_printf_i+0x164>
 8008790:	3501      	adds	r5, #1
 8008792:	68e3      	ldr	r3, [r4, #12]
 8008794:	9903      	ldr	r1, [sp, #12]
 8008796:	1a5b      	subs	r3, r3, r1
 8008798:	42ab      	cmp	r3, r5
 800879a:	dcf2      	bgt.n	8008782 <_printf_i+0x21e>
 800879c:	e7eb      	b.n	8008776 <_printf_i+0x212>
 800879e:	2500      	movs	r5, #0
 80087a0:	f104 0619 	add.w	r6, r4, #25
 80087a4:	e7f5      	b.n	8008792 <_printf_i+0x22e>
 80087a6:	bf00      	nop
 80087a8:	080092b1 	.word	0x080092b1
 80087ac:	080092c2 	.word	0x080092c2

080087b0 <_sbrk_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4d06      	ldr	r5, [pc, #24]	; (80087cc <_sbrk_r+0x1c>)
 80087b4:	2300      	movs	r3, #0
 80087b6:	4604      	mov	r4, r0
 80087b8:	4608      	mov	r0, r1
 80087ba:	602b      	str	r3, [r5, #0]
 80087bc:	f7fa faf0 	bl	8002da0 <_sbrk>
 80087c0:	1c43      	adds	r3, r0, #1
 80087c2:	d102      	bne.n	80087ca <_sbrk_r+0x1a>
 80087c4:	682b      	ldr	r3, [r5, #0]
 80087c6:	b103      	cbz	r3, 80087ca <_sbrk_r+0x1a>
 80087c8:	6023      	str	r3, [r4, #0]
 80087ca:	bd38      	pop	{r3, r4, r5, pc}
 80087cc:	20000458 	.word	0x20000458

080087d0 <__sread>:
 80087d0:	b510      	push	{r4, lr}
 80087d2:	460c      	mov	r4, r1
 80087d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087d8:	f000 f8a0 	bl	800891c <_read_r>
 80087dc:	2800      	cmp	r0, #0
 80087de:	bfab      	itete	ge
 80087e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80087e2:	89a3      	ldrhlt	r3, [r4, #12]
 80087e4:	181b      	addge	r3, r3, r0
 80087e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80087ea:	bfac      	ite	ge
 80087ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80087ee:	81a3      	strhlt	r3, [r4, #12]
 80087f0:	bd10      	pop	{r4, pc}

080087f2 <__swrite>:
 80087f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f6:	461f      	mov	r7, r3
 80087f8:	898b      	ldrh	r3, [r1, #12]
 80087fa:	05db      	lsls	r3, r3, #23
 80087fc:	4605      	mov	r5, r0
 80087fe:	460c      	mov	r4, r1
 8008800:	4616      	mov	r6, r2
 8008802:	d505      	bpl.n	8008810 <__swrite+0x1e>
 8008804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008808:	2302      	movs	r3, #2
 800880a:	2200      	movs	r2, #0
 800880c:	f000 f868 	bl	80088e0 <_lseek_r>
 8008810:	89a3      	ldrh	r3, [r4, #12]
 8008812:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008816:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800881a:	81a3      	strh	r3, [r4, #12]
 800881c:	4632      	mov	r2, r6
 800881e:	463b      	mov	r3, r7
 8008820:	4628      	mov	r0, r5
 8008822:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008826:	f000 b817 	b.w	8008858 <_write_r>

0800882a <__sseek>:
 800882a:	b510      	push	{r4, lr}
 800882c:	460c      	mov	r4, r1
 800882e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008832:	f000 f855 	bl	80088e0 <_lseek_r>
 8008836:	1c43      	adds	r3, r0, #1
 8008838:	89a3      	ldrh	r3, [r4, #12]
 800883a:	bf15      	itete	ne
 800883c:	6560      	strne	r0, [r4, #84]	; 0x54
 800883e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008842:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008846:	81a3      	strheq	r3, [r4, #12]
 8008848:	bf18      	it	ne
 800884a:	81a3      	strhne	r3, [r4, #12]
 800884c:	bd10      	pop	{r4, pc}

0800884e <__sclose>:
 800884e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008852:	f000 b813 	b.w	800887c <_close_r>
	...

08008858 <_write_r>:
 8008858:	b538      	push	{r3, r4, r5, lr}
 800885a:	4d07      	ldr	r5, [pc, #28]	; (8008878 <_write_r+0x20>)
 800885c:	4604      	mov	r4, r0
 800885e:	4608      	mov	r0, r1
 8008860:	4611      	mov	r1, r2
 8008862:	2200      	movs	r2, #0
 8008864:	602a      	str	r2, [r5, #0]
 8008866:	461a      	mov	r2, r3
 8008868:	f7f8 fa8b 	bl	8000d82 <_write>
 800886c:	1c43      	adds	r3, r0, #1
 800886e:	d102      	bne.n	8008876 <_write_r+0x1e>
 8008870:	682b      	ldr	r3, [r5, #0]
 8008872:	b103      	cbz	r3, 8008876 <_write_r+0x1e>
 8008874:	6023      	str	r3, [r4, #0]
 8008876:	bd38      	pop	{r3, r4, r5, pc}
 8008878:	20000458 	.word	0x20000458

0800887c <_close_r>:
 800887c:	b538      	push	{r3, r4, r5, lr}
 800887e:	4d06      	ldr	r5, [pc, #24]	; (8008898 <_close_r+0x1c>)
 8008880:	2300      	movs	r3, #0
 8008882:	4604      	mov	r4, r0
 8008884:	4608      	mov	r0, r1
 8008886:	602b      	str	r3, [r5, #0]
 8008888:	f7fa fa55 	bl	8002d36 <_close>
 800888c:	1c43      	adds	r3, r0, #1
 800888e:	d102      	bne.n	8008896 <_close_r+0x1a>
 8008890:	682b      	ldr	r3, [r5, #0]
 8008892:	b103      	cbz	r3, 8008896 <_close_r+0x1a>
 8008894:	6023      	str	r3, [r4, #0]
 8008896:	bd38      	pop	{r3, r4, r5, pc}
 8008898:	20000458 	.word	0x20000458

0800889c <_fstat_r>:
 800889c:	b538      	push	{r3, r4, r5, lr}
 800889e:	4d07      	ldr	r5, [pc, #28]	; (80088bc <_fstat_r+0x20>)
 80088a0:	2300      	movs	r3, #0
 80088a2:	4604      	mov	r4, r0
 80088a4:	4608      	mov	r0, r1
 80088a6:	4611      	mov	r1, r2
 80088a8:	602b      	str	r3, [r5, #0]
 80088aa:	f7fa fa50 	bl	8002d4e <_fstat>
 80088ae:	1c43      	adds	r3, r0, #1
 80088b0:	d102      	bne.n	80088b8 <_fstat_r+0x1c>
 80088b2:	682b      	ldr	r3, [r5, #0]
 80088b4:	b103      	cbz	r3, 80088b8 <_fstat_r+0x1c>
 80088b6:	6023      	str	r3, [r4, #0]
 80088b8:	bd38      	pop	{r3, r4, r5, pc}
 80088ba:	bf00      	nop
 80088bc:	20000458 	.word	0x20000458

080088c0 <_isatty_r>:
 80088c0:	b538      	push	{r3, r4, r5, lr}
 80088c2:	4d06      	ldr	r5, [pc, #24]	; (80088dc <_isatty_r+0x1c>)
 80088c4:	2300      	movs	r3, #0
 80088c6:	4604      	mov	r4, r0
 80088c8:	4608      	mov	r0, r1
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	f7fa fa4f 	bl	8002d6e <_isatty>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d102      	bne.n	80088da <_isatty_r+0x1a>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	b103      	cbz	r3, 80088da <_isatty_r+0x1a>
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	20000458 	.word	0x20000458

080088e0 <_lseek_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	4d07      	ldr	r5, [pc, #28]	; (8008900 <_lseek_r+0x20>)
 80088e4:	4604      	mov	r4, r0
 80088e6:	4608      	mov	r0, r1
 80088e8:	4611      	mov	r1, r2
 80088ea:	2200      	movs	r2, #0
 80088ec:	602a      	str	r2, [r5, #0]
 80088ee:	461a      	mov	r2, r3
 80088f0:	f7fa fa48 	bl	8002d84 <_lseek>
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d102      	bne.n	80088fe <_lseek_r+0x1e>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	b103      	cbz	r3, 80088fe <_lseek_r+0x1e>
 80088fc:	6023      	str	r3, [r4, #0]
 80088fe:	bd38      	pop	{r3, r4, r5, pc}
 8008900:	20000458 	.word	0x20000458

08008904 <__malloc_lock>:
 8008904:	4801      	ldr	r0, [pc, #4]	; (800890c <__malloc_lock+0x8>)
 8008906:	f7ff bb55 	b.w	8007fb4 <__retarget_lock_acquire_recursive>
 800890a:	bf00      	nop
 800890c:	20000450 	.word	0x20000450

08008910 <__malloc_unlock>:
 8008910:	4801      	ldr	r0, [pc, #4]	; (8008918 <__malloc_unlock+0x8>)
 8008912:	f7ff bb50 	b.w	8007fb6 <__retarget_lock_release_recursive>
 8008916:	bf00      	nop
 8008918:	20000450 	.word	0x20000450

0800891c <_read_r>:
 800891c:	b538      	push	{r3, r4, r5, lr}
 800891e:	4d07      	ldr	r5, [pc, #28]	; (800893c <_read_r+0x20>)
 8008920:	4604      	mov	r4, r0
 8008922:	4608      	mov	r0, r1
 8008924:	4611      	mov	r1, r2
 8008926:	2200      	movs	r2, #0
 8008928:	602a      	str	r2, [r5, #0]
 800892a:	461a      	mov	r2, r3
 800892c:	f7fa f9e6 	bl	8002cfc <_read>
 8008930:	1c43      	adds	r3, r0, #1
 8008932:	d102      	bne.n	800893a <_read_r+0x1e>
 8008934:	682b      	ldr	r3, [r5, #0]
 8008936:	b103      	cbz	r3, 800893a <_read_r+0x1e>
 8008938:	6023      	str	r3, [r4, #0]
 800893a:	bd38      	pop	{r3, r4, r5, pc}
 800893c:	20000458 	.word	0x20000458

08008940 <floor>:
 8008940:	ec51 0b10 	vmov	r0, r1, d0
 8008944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008948:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800894c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008950:	2e13      	cmp	r6, #19
 8008952:	ee10 5a10 	vmov	r5, s0
 8008956:	ee10 8a10 	vmov	r8, s0
 800895a:	460c      	mov	r4, r1
 800895c:	dc32      	bgt.n	80089c4 <floor+0x84>
 800895e:	2e00      	cmp	r6, #0
 8008960:	da14      	bge.n	800898c <floor+0x4c>
 8008962:	a333      	add	r3, pc, #204	; (adr r3, 8008a30 <floor+0xf0>)
 8008964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008968:	f7f7 fdb2 	bl	80004d0 <__adddf3>
 800896c:	2200      	movs	r2, #0
 800896e:	2300      	movs	r3, #0
 8008970:	f7f7 ffe2 	bl	8000938 <__aeabi_dcmpgt>
 8008974:	b138      	cbz	r0, 8008986 <floor+0x46>
 8008976:	2c00      	cmp	r4, #0
 8008978:	da57      	bge.n	8008a2a <floor+0xea>
 800897a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800897e:	431d      	orrs	r5, r3
 8008980:	d001      	beq.n	8008986 <floor+0x46>
 8008982:	4c2d      	ldr	r4, [pc, #180]	; (8008a38 <floor+0xf8>)
 8008984:	2500      	movs	r5, #0
 8008986:	4621      	mov	r1, r4
 8008988:	4628      	mov	r0, r5
 800898a:	e025      	b.n	80089d8 <floor+0x98>
 800898c:	4f2b      	ldr	r7, [pc, #172]	; (8008a3c <floor+0xfc>)
 800898e:	4137      	asrs	r7, r6
 8008990:	ea01 0307 	and.w	r3, r1, r7
 8008994:	4303      	orrs	r3, r0
 8008996:	d01f      	beq.n	80089d8 <floor+0x98>
 8008998:	a325      	add	r3, pc, #148	; (adr r3, 8008a30 <floor+0xf0>)
 800899a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800899e:	f7f7 fd97 	bl	80004d0 <__adddf3>
 80089a2:	2200      	movs	r2, #0
 80089a4:	2300      	movs	r3, #0
 80089a6:	f7f7 ffc7 	bl	8000938 <__aeabi_dcmpgt>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	d0eb      	beq.n	8008986 <floor+0x46>
 80089ae:	2c00      	cmp	r4, #0
 80089b0:	bfbe      	ittt	lt
 80089b2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80089b6:	fa43 f606 	asrlt.w	r6, r3, r6
 80089ba:	19a4      	addlt	r4, r4, r6
 80089bc:	ea24 0407 	bic.w	r4, r4, r7
 80089c0:	2500      	movs	r5, #0
 80089c2:	e7e0      	b.n	8008986 <floor+0x46>
 80089c4:	2e33      	cmp	r6, #51	; 0x33
 80089c6:	dd0b      	ble.n	80089e0 <floor+0xa0>
 80089c8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80089cc:	d104      	bne.n	80089d8 <floor+0x98>
 80089ce:	ee10 2a10 	vmov	r2, s0
 80089d2:	460b      	mov	r3, r1
 80089d4:	f7f7 fd7c 	bl	80004d0 <__adddf3>
 80089d8:	ec41 0b10 	vmov	d0, r0, r1
 80089dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089e0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80089e4:	f04f 33ff 	mov.w	r3, #4294967295
 80089e8:	fa23 f707 	lsr.w	r7, r3, r7
 80089ec:	4207      	tst	r7, r0
 80089ee:	d0f3      	beq.n	80089d8 <floor+0x98>
 80089f0:	a30f      	add	r3, pc, #60	; (adr r3, 8008a30 <floor+0xf0>)
 80089f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f6:	f7f7 fd6b 	bl	80004d0 <__adddf3>
 80089fa:	2200      	movs	r2, #0
 80089fc:	2300      	movs	r3, #0
 80089fe:	f7f7 ff9b 	bl	8000938 <__aeabi_dcmpgt>
 8008a02:	2800      	cmp	r0, #0
 8008a04:	d0bf      	beq.n	8008986 <floor+0x46>
 8008a06:	2c00      	cmp	r4, #0
 8008a08:	da02      	bge.n	8008a10 <floor+0xd0>
 8008a0a:	2e14      	cmp	r6, #20
 8008a0c:	d103      	bne.n	8008a16 <floor+0xd6>
 8008a0e:	3401      	adds	r4, #1
 8008a10:	ea25 0507 	bic.w	r5, r5, r7
 8008a14:	e7b7      	b.n	8008986 <floor+0x46>
 8008a16:	2301      	movs	r3, #1
 8008a18:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008a1c:	fa03 f606 	lsl.w	r6, r3, r6
 8008a20:	4435      	add	r5, r6
 8008a22:	4545      	cmp	r5, r8
 8008a24:	bf38      	it	cc
 8008a26:	18e4      	addcc	r4, r4, r3
 8008a28:	e7f2      	b.n	8008a10 <floor+0xd0>
 8008a2a:	2500      	movs	r5, #0
 8008a2c:	462c      	mov	r4, r5
 8008a2e:	e7aa      	b.n	8008986 <floor+0x46>
 8008a30:	8800759c 	.word	0x8800759c
 8008a34:	7e37e43c 	.word	0x7e37e43c
 8008a38:	bff00000 	.word	0xbff00000
 8008a3c:	000fffff 	.word	0x000fffff

08008a40 <fmodf>:
 8008a40:	b508      	push	{r3, lr}
 8008a42:	ed2d 8b02 	vpush	{d8}
 8008a46:	eef0 8a40 	vmov.f32	s17, s0
 8008a4a:	eeb0 8a60 	vmov.f32	s16, s1
 8008a4e:	f000 f823 	bl	8008a98 <__ieee754_fmodf>
 8008a52:	4b0f      	ldr	r3, [pc, #60]	; (8008a90 <fmodf+0x50>)
 8008a54:	f993 3000 	ldrsb.w	r3, [r3]
 8008a58:	3301      	adds	r3, #1
 8008a5a:	d016      	beq.n	8008a8a <fmodf+0x4a>
 8008a5c:	eeb4 8a48 	vcmp.f32	s16, s16
 8008a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a64:	d611      	bvs.n	8008a8a <fmodf+0x4a>
 8008a66:	eef4 8a68 	vcmp.f32	s17, s17
 8008a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a6e:	d60c      	bvs.n	8008a8a <fmodf+0x4a>
 8008a70:	eddf 8a08 	vldr	s17, [pc, #32]	; 8008a94 <fmodf+0x54>
 8008a74:	eeb4 8a68 	vcmp.f32	s16, s17
 8008a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a7c:	d105      	bne.n	8008a8a <fmodf+0x4a>
 8008a7e:	f7fe ff61 	bl	8007944 <__errno>
 8008a82:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008a86:	2321      	movs	r3, #33	; 0x21
 8008a88:	6003      	str	r3, [r0, #0]
 8008a8a:	ecbd 8b02 	vpop	{d8}
 8008a8e:	bd08      	pop	{r3, pc}
 8008a90:	20000070 	.word	0x20000070
 8008a94:	00000000 	.word	0x00000000

08008a98 <__ieee754_fmodf>:
 8008a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a9a:	ee10 6a90 	vmov	r6, s1
 8008a9e:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 8008aa2:	d009      	beq.n	8008ab8 <__ieee754_fmodf+0x20>
 8008aa4:	ee10 2a10 	vmov	r2, s0
 8008aa8:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8008aac:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008ab0:	da02      	bge.n	8008ab8 <__ieee754_fmodf+0x20>
 8008ab2:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8008ab6:	dd04      	ble.n	8008ac2 <__ieee754_fmodf+0x2a>
 8008ab8:	ee60 0a20 	vmul.f32	s1, s0, s1
 8008abc:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8008ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ac2:	42ab      	cmp	r3, r5
 8008ac4:	dbfc      	blt.n	8008ac0 <__ieee754_fmodf+0x28>
 8008ac6:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 8008aca:	d106      	bne.n	8008ada <__ieee754_fmodf+0x42>
 8008acc:	4a32      	ldr	r2, [pc, #200]	; (8008b98 <__ieee754_fmodf+0x100>)
 8008ace:	0fe3      	lsrs	r3, r4, #31
 8008ad0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008ad4:	ed93 0a00 	vldr	s0, [r3]
 8008ad8:	e7f2      	b.n	8008ac0 <__ieee754_fmodf+0x28>
 8008ada:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8008ade:	d13f      	bne.n	8008b60 <__ieee754_fmodf+0xc8>
 8008ae0:	0219      	lsls	r1, r3, #8
 8008ae2:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8008ae6:	2900      	cmp	r1, #0
 8008ae8:	dc37      	bgt.n	8008b5a <__ieee754_fmodf+0xc2>
 8008aea:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8008aee:	d13d      	bne.n	8008b6c <__ieee754_fmodf+0xd4>
 8008af0:	022f      	lsls	r7, r5, #8
 8008af2:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8008af6:	2f00      	cmp	r7, #0
 8008af8:	da35      	bge.n	8008b66 <__ieee754_fmodf+0xce>
 8008afa:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8008afe:	bfbb      	ittet	lt
 8008b00:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8008b04:	1a12      	sublt	r2, r2, r0
 8008b06:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8008b0a:	4093      	lsllt	r3, r2
 8008b0c:	bfa8      	it	ge
 8008b0e:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8008b12:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8008b16:	bfb5      	itete	lt
 8008b18:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8008b1c:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8008b20:	1a52      	sublt	r2, r2, r1
 8008b22:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 8008b26:	bfb8      	it	lt
 8008b28:	4095      	lsllt	r5, r2
 8008b2a:	1a40      	subs	r0, r0, r1
 8008b2c:	1b5a      	subs	r2, r3, r5
 8008b2e:	bb00      	cbnz	r0, 8008b72 <__ieee754_fmodf+0xda>
 8008b30:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8008b34:	bf38      	it	cc
 8008b36:	4613      	movcc	r3, r2
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d0c7      	beq.n	8008acc <__ieee754_fmodf+0x34>
 8008b3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008b40:	db1f      	blt.n	8008b82 <__ieee754_fmodf+0xea>
 8008b42:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8008b46:	db1f      	blt.n	8008b88 <__ieee754_fmodf+0xf0>
 8008b48:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8008b4c:	317f      	adds	r1, #127	; 0x7f
 8008b4e:	4323      	orrs	r3, r4
 8008b50:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8008b54:	ee00 3a10 	vmov	s0, r3
 8008b58:	e7b2      	b.n	8008ac0 <__ieee754_fmodf+0x28>
 8008b5a:	3801      	subs	r0, #1
 8008b5c:	0049      	lsls	r1, r1, #1
 8008b5e:	e7c2      	b.n	8008ae6 <__ieee754_fmodf+0x4e>
 8008b60:	15d8      	asrs	r0, r3, #23
 8008b62:	387f      	subs	r0, #127	; 0x7f
 8008b64:	e7c1      	b.n	8008aea <__ieee754_fmodf+0x52>
 8008b66:	3901      	subs	r1, #1
 8008b68:	007f      	lsls	r7, r7, #1
 8008b6a:	e7c4      	b.n	8008af6 <__ieee754_fmodf+0x5e>
 8008b6c:	15e9      	asrs	r1, r5, #23
 8008b6e:	397f      	subs	r1, #127	; 0x7f
 8008b70:	e7c3      	b.n	8008afa <__ieee754_fmodf+0x62>
 8008b72:	2a00      	cmp	r2, #0
 8008b74:	da02      	bge.n	8008b7c <__ieee754_fmodf+0xe4>
 8008b76:	005b      	lsls	r3, r3, #1
 8008b78:	3801      	subs	r0, #1
 8008b7a:	e7d7      	b.n	8008b2c <__ieee754_fmodf+0x94>
 8008b7c:	d0a6      	beq.n	8008acc <__ieee754_fmodf+0x34>
 8008b7e:	0053      	lsls	r3, r2, #1
 8008b80:	e7fa      	b.n	8008b78 <__ieee754_fmodf+0xe0>
 8008b82:	005b      	lsls	r3, r3, #1
 8008b84:	3901      	subs	r1, #1
 8008b86:	e7d9      	b.n	8008b3c <__ieee754_fmodf+0xa4>
 8008b88:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8008b8c:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8008b90:	3182      	adds	r1, #130	; 0x82
 8008b92:	410b      	asrs	r3, r1
 8008b94:	4323      	orrs	r3, r4
 8008b96:	e7dd      	b.n	8008b54 <__ieee754_fmodf+0xbc>
 8008b98:	080092d4 	.word	0x080092d4

08008b9c <_init>:
 8008b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b9e:	bf00      	nop
 8008ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ba2:	bc08      	pop	{r3}
 8008ba4:	469e      	mov	lr, r3
 8008ba6:	4770      	bx	lr

08008ba8 <_fini>:
 8008ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008baa:	bf00      	nop
 8008bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bae:	bc08      	pop	{r3}
 8008bb0:	469e      	mov	lr, r3
 8008bb2:	4770      	bx	lr
