# Reading pref.tcl
# do UART_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/rajneshj/Documents/Customized-UART-Protocol-FPGA/Transmitter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:43 on Apr 16,2023
# vcom -reportprogress 300 -93 -work work C:/Users/rajneshj/Documents/Customized-UART-Protocol-FPGA/Transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity TRANSMITTER
# -- Compiling architecture RTL of TRANSMITTER
# End time: 13:32:43 on Apr 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/rajneshj/Documents/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:51 on Apr 16,2023
# vcom -reportprogress 300 -work work C:/Users/rajneshj/Documents/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity tb_Transmitter
# -- Compiling architecture test of tb_Transmitter
# ** Warning: C:/Users/rajneshj/Documents/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd(23): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/rajneshj/Documents/Customized-UART-Protocol-FPGA/tb_Transmitter.vhd(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 13:32:51 on Apr 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work C:/Users/rajneshj/Documents/Customized-UART-Protocol-FPGA/Transmitter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:52 on Apr 16,2023
# vcom -reportprogress 300 -work work C:/Users/rajneshj/Documents/Customized-UART-Protocol-FPGA/Transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity TRANSMITTER
# -- Compiling architecture RTL of TRANSMITTER
# End time: 13:32:52 on Apr 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_transmitter -t ns
# vsim -gui -l msim_transcript work.tb_transmitter -t ns 
# Start time: 13:33:03 on Apr 16,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_transmitter(test)
# Loading work.transmitter(rtl)
vsim -gui -l msim_transcript -t ns work.tb_transmitter work.transmitter
# End time: 13:33:23 on Apr 16,2023, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript -t ns work.tb_transmitter work.transmitter 
# Start time: 13:33:23 on Apr 16,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_transmitter(test)
# Loading work.transmitter(rtl)
add wave -position end  sim:/transmitter/CLOCK_50
add wave -position end  sim:/transmitter/KEY
add wave -position end  sim:/transmitter/UART_TXD
run
add wave -position end  sim:/tb_transmitter/clksig
restart
add wave -position end  sim:/tb_transmitter/clksig
add wave -position end  sim:/tb_transmitter/UARTTXDSIG
add wave -position end  sim:/tb_transmitter/KEYsig
add wave -position end  sim:/tb_transmitter/period
run
# End time: 13:38:51 on Apr 16,2023, Elapsed time: 0:05:28
# Errors: 0, Warnings: 0
