// Seed: 2139570595
module module_0;
  initial id_1 = #1 id_1 - id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output wand  id_2,
    output logic id_3,
    input  logic id_4,
    input  uwire id_5,
    output wire  id_6,
    output tri   id_7
);
  wand id_9 = 1;
  assign id_2 = 1;
  initial if (1) id_3 <= id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  supply0 id_0,
    output supply0 id_1
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
