INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sources_1/new/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sources_1/new/bram_random_walk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_random_walk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lixiang/zcu102_bram4/zcu102_bram4.srcs/sim_1/new/bram_random_walk_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_random_walk_testbench
