@ARTICLE{nasa_fault_tolerance,  
    author={Avizienis, A. and Laprie, J.-C. and Randell, B. and Landwehr, C.},  
    journal={IEEE Transactions on Dependable and Secure Computing},   
    title={Basic concepts and taxonomy of dependable and secure computing},
    year={2004},  
    volume={1},  
    number={1},  
    pages={11-33},
    doi={10.1109/TDSC.2004.2}
}

@ARTICLE{ida_fault_tolerance_framework,  
    author={Dörflinger A., Kleinbeck B., Albers M. and Michalik H.},  
    title={A Frameowkr for Fault Tolerance in RISC-V},
    year={2021}
}

@ARTICLE{abft_huang,
  author={Kuang-Hua Huang and Abraham, Jacob A.},
  journal={IEEE Transactions on Computers},
  title={Algorithm-Based Fault Tolerance for Matrix Operations},
  year={1984},
  volume={C-33},
  number={6},
  pages={518-528},
  doi={10.1109/TC.1984.1676475}
}

@ARTICLE{heta_paper,
  author={Kuang-Hua Huang and Abraham, Jacob A.},
  journal={IEEE Transactions on Computers}, 
  title={Algorithm-Based Fault Tolerance for Matrix Operations}, 
  year={1984},
  volume={C-33},
  number={6},
  pages={518-528},
  doi={10.1109/TC.1984.1676475}
}

@ARTICLE{sseta_paper,  
    author={Chielle, Eduardo and Rodrigues, Gennaro S. and Kastensmidt, Fernanda L. and Cuenca-Asensi, Sergio and Tambara, Lucas A. and Rech, Paolo and Quinn, Heather},  
    journal={IEEE Transactions on Nuclear Science},   
    title={S-SETA: Selective Software-Only Error-Detection Technique Using Assertions},   
    year={2015},  
    volume={62},  
    number={6},  
    pages={3088-3095},  
    doi={10.1109/TNS.2015.2484842}
}

@INPROCEEDINGS{swift_paper,  
    author={Reis, G.A. and Chang, J. and Vachharajani, N. and Rangan, R. and August, D.I.},  
    booktitle={International Symposium on Code Generation and Optimization},   
    title={SWIFT: software implemented fault tolerance},   
    year={2005},  
    volume={},  
    number={},  
    pages={243-254},  
    doi={10.1109/CGO.2005.34}
}

@INPROCEEDINGS{swiftr_paper,  
    author={Chang, J. and Reis, G.A. and August, D.I.},  
    booktitle={International Conference on Dependable Systems and Networks (DSN'06)},   
    title={Automatic Instruction-Level Software-Only Recovery},   
    year={2006},  
    volume={},  
    number={},  
    pages={83-92},  
    doi={10.1109/DSN.2006.15}
}

@article{sswiftr_paper,
    author = {Restrepo-Calle, Felipe and Martínez-Álvarez, Antonio and Cuenca-Asensi, Sergio and Jimeno-Morenilla, Antonio},
    year = {2013},
    month = {12},
    pages = {825-838},
    title = {Selective SWIFT-R},
    volume = {29},
    journal = {Journal of Electronic Testing},
    doi = {10.1007/s10836-013-5416-6}
}

@article{nasa_fault_tolerance,
    author = {Torres-pomales, Wilfredo},
    year = {2000},
    month = {12},
    pages = {},
    title = {Software Fault Tolerance: A Tutorial}
}

@INPROCEEDINGS{tmr_paper,  
    author={Zhang, Zhe and Liu, Daxin and Wei, Zhengxian and Sun, Changsong},  
    booktitle={First International Multi-Symposiums on Computer and Computational Sciences (IMSCCS'06)},   
    title={Research on Triple Modular Redundancy Dynamic Fault-Tolerant System Model},   
    year={2006},  
    volume={1},  
    number={},  
    pages={572-576},  
    doi={10.1109/IMSCCS.2006.119}
}

@MISC{riscv_paper,
    author = {Andrew Waterman and Yunsup Lee and David A. Patterson and Krste Asanovic and Volume I User-level Isa and Andrew Waterman and Yunsup Lee and David Patterson},
    title = {The RISC-V Instruction Set Manual},
    year = {2014}
}

@ARTICLE{soft_core_riscv_sram_radiation,  
    author={de Oliveira, Ádria B. and Tambara, Lucas A. and Benevenuti, Fabio and Benites, Luis A. C. and Added, Nemitala and Aguiar, Vitor A. P. and Medina, Nilberto H. and Silveira, Marcilei A. G. and Kastensmidt, Fernanda L.},  
    journal={IEEE Transactions on Nuclear Science},   
    title={Evaluating Soft Core RISC-V Processor in SRAM-Based FPGA Under Radiation Effects},   
    year={2020},  
    volume={67},  
    number={7},  
    pages={1503-1510},  
    doi={10.1109/TNS.2020.2995729}
}

@INPROCEEDINGS{heterogeneus_fault_tolerance_riscv,  
    author={Rodrigues, Cristiano and Marques, Ivo and Pinto, Sandro and Gomes, Tiago and Tavares, Adriano},  
    booktitle={IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society},   
    title={Towards a Heterogeneous Fault-Tolerance Architecture based on Arm and RISC-V Processors},   
    year={2019},  
    volume={1},  
    number={},  
    pages={3112-3117},  
    doi={10.1109/IECON.2019.8926844}
}

@INPROCEEDINGS{low_cost_fault_tolerant_riscv,  
    author={Santos, Douglas Almeida and Luza, Lucas Matana and Zeferino, Cesar Albenes and Dilillo, Luigi and Melo, Douglas Rossi},    booktitle={2020 15th Design   Technology of Integrated Systems in Nanoscale Era (DTIS)},   
    title={A Low-Cost Fault-Tolerant RISC-V Processor for Space Systems},   
    year={2020},  
    volume={},  
    number={},  
    pages={1-5},  
    doi={10.1109/DTIS48698.2020.9081185}
}

@UNPUBLISHED{fault_tolerance_framework,
    author = {Alexander Dörflinger, Benedikt Kleinbeck, Mark Albers and Harald
              Michalik},
    title = {A Framework for Fault Tolerance in RISC-V},
    year = {2021},
}

@inproceedings{rocket_chip_paper,
  title={The Rocket Chip Generator},
  author={Krste Asanovi{\'c} and Rimas Avizienis and Jonathan Bachrach and Scott Beamer and David Biancolin and Christopher Celio and Henry Cook and Palmer Dabbelt and John R. Hauser and Adam M. Izraelevitz and Sagar Karandikar and Ben Keller and Donggyu Kim and Jack Koenig and Yunsup Lee and Eric Love and Martin Maas and Albert Magyar and Howard Mao and Miquel Moret{\'o} and Albert J. Ou and David A. Patterson and Brian C. Richards and Colin Schmidt and Stephen Twigg and Huy D. Vo and Andrew Waterman},
  year={2016}
}

@INPROCEEDINGS{chisel_paper,  
    author={Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avižienis, Rimas and Wawrzynek, John and Asanović, Krste},  
    booktitle={DAC Design Automation Conference 2012},   
    title={Chisel: Constructing hardware in a Scala embedded language},   
    year={2012},  
    volume={},  
    number={},  
    pages={1212-1221},  
    doi={10.1145/2228360.2228584}
}

@misc{noelv_page,
    title = {NOEL-V Processor},
    howpublished =
    {\url{https://www.gaisler.com/index.php/products/processors/noel-v}}
}

@misc{catapult_page,
    title = {Catapult, The RISC-V CPU Designed for heterogeneous compute},
    howpublished = {https://imaginationtech.com/products/cpu/}
}

@misc{lockstep_patent, 
    title={Error self-checking and recovery using lock-step processor pair architecture }, 
    author={Klecka, Jammes Stevens and Jardine, Robert L. and Bruckert, William F.}, 
    year={2002}, 
    month={May}
}
    
