# Reading E:/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/CE213_HDL/ThucHanh/Lab1/SourceCode {E:/CE213_HDL/ThucHanh/Lab1/SourceCode/CLA_3b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:22 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/CE213_HDL/ThucHanh/Lab1/SourceCode" E:/CE213_HDL/ThucHanh/Lab1/SourceCode/CLA_3b.v 
# -- Compiling module CLA_3b
# 
# Top level modules:
# 	CLA_3b
# End time: 01:26:23 on Mar 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/CE213_HDL/ThucHanh/Lab1/SourceCode {E:/CE213_HDL/ThucHanh/Lab1/SourceCode/CLA_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:23 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/CE213_HDL/ThucHanh/Lab1/SourceCode" E:/CE213_HDL/ThucHanh/Lab1/SourceCode/CLA_testbench.v 
# -- Compiling module Cla_M
# -- Compiling module CLA_testbench
# 
# Top level modules:
# 	CLA_testbench
# End time: 01:26:23 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  CLA_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" CLA_testbench 
# Start time: 01:26:23 on Mar 23,2025
# Loading work.CLA_testbench
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.Cla_M
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# PASS: S = 0000, mS = 0000
# PASS: S = 0001, mS = 0001
# PASS: S = 0010, mS = 0010
# PASS: S = 0011, mS = 0011
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 0001, mS = 0001
# PASS: S = 0010, mS = 0010
# PASS: S = 0011, mS = 0011
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 0010, mS = 0010
# PASS: S = 0011, mS = 0011
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 0011, mS = 0011
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 1100, mS = 1100
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 1100, mS = 1100
# PASS: S = 1101, mS = 1101
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 1100, mS = 1100
# PASS: S = 1101, mS = 1101
# PASS: S = 1110, mS = 1110
# PASS: S = 0001, mS = 0001
# PASS: S = 0010, mS = 0010
# PASS: S = 0011, mS = 0011
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 0010, mS = 0010
# PASS: S = 0011, mS = 0011
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 0011, mS = 0011
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 0100, mS = 0100
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 0101, mS = 0101
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 1100, mS = 1100
# PASS: S = 0110, mS = 0110
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 1100, mS = 1100
# PASS: S = 1101, mS = 1101
# PASS: S = 0111, mS = 0111
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 1100, mS = 1100
# PASS: S = 1101, mS = 1101
# PASS: S = 1110, mS = 1110
# PASS: S = 1000, mS = 1000
# PASS: S = 1001, mS = 1001
# PASS: S = 1010, mS = 1010
# PASS: S = 1011, mS = 1011
# PASS: S = 1100, mS = 1100
# PASS: S = 1101, mS = 1101
# PASS: S = 1110, mS = 1110
# ** Note: $stop    : E:/CE213_HDL/ThucHanh/Lab1/SourceCode/CLA_testbench.v(17)
#    Time: 640 ns  Iteration: 0  Instance: /CLA_testbench
# Break in Module CLA_testbench at E:/CE213_HDL/ThucHanh/Lab1/SourceCode/CLA_testbench.v line 17
# End time: 01:28:08 on Mar 23,2025, Elapsed time: 0:01:45
# Errors: 2, Warnings: 0
