INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/imports/new/8to4Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux10to5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/HV_coords.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HV_coords
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/imports/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/imports/new/Ring Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/imports/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/Syncs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syncs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/borderHCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module borderHCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/bug_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slug_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/bugfest_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bugfest_statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/imports/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/imports/new/counterUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/imports/CSE100/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/moddedLFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddedLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/slug_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bug_mod
INFO: [VRFC 10-2458] undeclared symbol load, assumed default net type wire [C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/slug_mod.v:35]
WARNING: [VRFC 10-2938] 'load' is already implicitly declared on line 35 [C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/slug_mod.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/topL6s23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topL6S23
WARNING: [VRFC 10-3380] identifier 'bugFLASH' is used before its declaration [C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/topL6s23.v:90]
WARNING: [VRFC 10-3380] identifier 'slugFLASH' is used before its declaration [C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sources_1/new/topL6s23.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/narehman/Desktop/cse100/Lab_6/project_6/project_6.srcs/sim_1/imports/CSE100/test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
