

================================================================
== Vitis HLS Report for 'decoder_bit'
================================================================
* Date:           Mon Dec  5 17:43:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.812 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |      556|      620|  11.120 us|  12.400 us|  522|  586|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp_trellis_survivor_V = alloca i64 1"   --->   Operation 5 'alloca' 'temp_trellis_survivor_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%best_branch_loc_channel = call i32 @decoder_bit_Block_.split148_proc3, i33 %temp_trellis_survivor_V, i1 %y0300, i1 %y1301, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63"   --->   Operation 6 'call' 'best_branch_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%best_branch_loc_channel = call i32 @decoder_bit_Block_.split148_proc3, i33 %temp_trellis_survivor_V, i1 %y0300, i1 %y1301, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63"   --->   Operation 7 'call' 'best_branch_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 8 [2/2] (1.66ns)   --->   "%best_branch_3_cast_loc_channel = call i1 @decoder_bit_Loop_VITIS_LOOP_227_6_proc, i32 %best_branch_loc_channel, i33 %temp_trellis_survivor_V"   --->   Operation 8 'call' 'best_branch_3_cast_loc_channel' <Predicate = true> <Delay = 1.66> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_7"   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output302, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y1301, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y0300, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.42ns)   --->   "%best_branch_3_cast_loc_channel = call i1 @decoder_bit_Loop_VITIS_LOOP_227_6_proc, i32 %best_branch_loc_channel, i33 %temp_trellis_survivor_V"   --->   Operation 13 'call' 'best_branch_3_cast_loc_channel' <Predicate = true> <Delay = 0.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 14 [1/1] (1.83ns)   --->   "%call_ln0 = call void @decoder_bit_Block_.split223_proc, i1 %best_branch_3_cast_loc_channel, i1 %output302"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [ecc_decoder_src/src/decoder.cpp:248]   --->   Operation 15 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.66ns
The critical path consists of the following:
	'call' operation ('best_branch_3_cast_loc_channel') to 'decoder_bit_Loop_VITIS_LOOP_227_6_proc' [80]  (1.66 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'call' operation ('best_branch_3_cast_loc_channel') to 'decoder_bit_Loop_VITIS_LOOP_227_6_proc' [80]  (0.427 ns)
	'call' operation ('call_ln0') to 'decoder_bit_Block_.split223_proc' [81]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
