var pipelineJSON={"499830144":{"nodes":[{"name":"Exit", "id":518968304, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":521767760, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "500152496":{"nodes":[{"name":"Entry", "id":508392960, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":517805152, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"+", "id":518352384, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Exit", "id":521321808, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Global variable", "id":522430992, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"*", "id":524830736, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"30 (0x1E)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}], "links":[{"from":508392960, "to":517805152, "details":[{"type":"table", "Width":"16"}]}, {"from":508392960, "to":522430992, "details":[{"type":"table", "Width":"16"}]}, {"from":508392960, "to":521321808, "details":[{"type":"table", "Width":"16"}]}, {"from":508392960, "to":522430992, "details":[{"type":"table", "Width":"16"}]}, {"from":517805152, "to":521321808, "details":[{"type":"table", "Width":"1"}]}, {"from":518352384, "to":522430992, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}]}, {"from":522430992, "to":518352384, "details":[{"type":"table", "Width":"32"}]}, {"from":522430992, "to":521321808, "details":[{"type":"table", "Width":"32"}]}, {"from":522430992, "to":524830736, "details":[{"type":"table", "Width":"32"}]}, {"from":524830736, "to":521321808, "details":[{"type":"table", "Width":"32"}]}]}, "500595312":{"nodes":[{"name":"Global variable", "id":503125376, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Exit", "id":515498784, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":517790720, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Global variable", "id":521273168, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"+", "id":521275600, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"Global variable", "id":523735072, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Loop Orch", "id":528065280, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}], "links":[{"from":503125376, "to":515498784, "details":[{"type":"table", "Width":"32"}]}, {"from":503125376, "to":503125376, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":517790720, "to":523735072, "details":[{"type":"table", "Width":"128"}]}, {"from":517790720, "to":503125376, "details":[{"type":"table", "Width":"128"}]}, {"from":517790720, "to":515498784, "details":[{"type":"table", "Width":"128"}]}, {"from":517790720, "to":521273168, "details":[{"type":"table", "Width":"128"}]}, {"from":517790720, "to":521273168, "details":[{"type":"table", "Width":"128"}]}, {"from":517790720, "to":503125376, "details":[{"type":"table", "Width":"128"}]}, {"from":517790720, "to":523735072, "details":[{"type":"table", "Width":"128"}]}, {"from":517790720, "to":528065280, "details":[{"type":"table", "Width":"128"}]}, {"from":521273168, "to":515498784, "details":[{"type":"table", "Width":"32"}]}, {"from":521273168, "to":521275600, "details":[{"type":"table", "Width":"32"}]}, {"from":521275600, "to":521273168, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":523735072, "to":523735072, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":523735072, "to":515498784, "details":[{"type":"table", "Width":"32"}]}, {"from":528065280, "to":515498784, "details":[{"type":"table", "Width":"1"}]}]}, "501345040":{"nodes":[{"name":"+", "id":500721520, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":500721872, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"*", "id":500724304, "subtype":"default", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"30 (0x1E)", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":500805680, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"<<", "id":500808112, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"?", "id":501474448, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"+", "id":502844016, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"Global variable", "id":502844368, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"+", "id":503494448, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":504152336, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Exit", "id":505519952, "subtype":"exit", "start":"4.00", "end":"7.00", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"576", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Loop Orch", "id":509307904, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"Global variable", "id":514336336, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Global variable", "id":517836560, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Entry", "id":521324576, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":521749264, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"Loop Orch", "id":522711648, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}], "links":[{"from":500721520, "to":500724304, "details":[{"type":"table", "Width":"32"}]}, {"from":500721872, "to":500721872, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"4", "Latency":"0"}]}, {"from":500721872, "to":503494448, "details":[{"type":"table", "Width":"32"}]}, {"from":500721872, "to":505519952, "details":[{"type":"table", "Width":"32"}]}, {"from":500724304, "to":503494448, "details":[{"type":"table", "Width":"32"}]}, {"from":500805680, "to":500721520, "details":[{"type":"table", "Width":"32"}]}, {"from":500805680, "to":500808112, "details":[{"type":"table", "Width":"32"}]}, {"from":500805680, "to":502844016, "details":[{"type":"table", "Width":"32"}]}, {"from":500805680, "to":521749264, "details":[{"type":"table", "Width":"32"}]}, {"from":500808112, "to":502844016, "details":[{"type":"table", "Width":"32"}]}, {"from":501474448, "to":505519952, "details":[{"type":"table", "Width":"1"}]}, {"from":501474448, "to":501474448, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":502844016, "to":505519952, "details":[{"type":"table", "Width":"32"}]}, {"from":502844368, "to":500721520, "details":[{"type":"table", "Width":"32"}]}, {"from":502844368, "to":502844368, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":502844368, "to":505519952, "details":[{"type":"table", "Width":"32"}]}, {"from":503494448, "to":505519952, "details":[{"type":"table", "Width":"32"}]}, {"from":504152336, "to":504152336, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":504152336, "to":505519952, "details":[{"type":"table", "Width":"1"}]}, {"from":509307904, "to":505519952, "details":[{"type":"table", "Width":"1"}]}, {"from":514336336, "to":505519952, "details":[{"type":"table", "Width":"32"}]}, {"from":514336336, "to":514336336, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"4", "Latency":"0"}]}, {"from":517836560, "to":505519952, "details":[{"type":"table", "Width":"1"}]}, {"from":517836560, "to":517836560, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"4", "Latency":"0"}]}, {"from":521324576, "to":504152336, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":500721872, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":500805680, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":500721872, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":502844368, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":501474448, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":502844368, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":504152336, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":505519952, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":509307904, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":514336336, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":514336336, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":501474448, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":517836560, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":517836560, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":500805680, "details":[{"type":"table", "Width":"288"}]}, {"from":521324576, "to":522711648, "details":[{"type":"table", "Width":"288"}]}, {"from":521749264, "to":500805680, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}]}, {"from":522711648, "to":505519952, "details":[{"type":"table", "Width":"1"}]}]}, "502576080":{"nodes":[{"name":"Exit", "id":504035072, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"704", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Loop Orch", "id":505520880, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"inst"}, {"name":"+", "id":516787184, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"FFwd Dest", "id":516787888, "subtype":"ffwdDest", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":516790112, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":517749328, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"?", "id":517826912, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":517842816, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"?", "id":521313520, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Global variable", "id":521358848, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"FFwd Dest", "id":521625040, "subtype":"ffwdDest", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Global variable", "id":522492528, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Xor", "id":522498048, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"inst"}, {"name":"+", "id":522536160, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"inst"}, {"name":"Global variable", "id":522832352, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Or", "id":522851008, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Entry", "id":524021120, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Global variable", "id":524034224, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"inst"}, {"name":"Global variable", "id":524843936, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"+", "id":524846896, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":524878944, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Global variable", "id":529540528, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"?", "id":529871632, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}], "links":[{"from":505520880, "to":504035072, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":517826912, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":521313520, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":521358848, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":524843936, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":522498048, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":524034224, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":517749328, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":529871632, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":522492528, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":522832352, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":524878944, "details":[{"type":"table", "Width":"1"}]}, {"from":505520880, "to":529540528, "details":[{"type":"table", "Width":"1"}]}, {"from":516787184, "to":516790112, "details":[{"type":"table", "Width":"32"}]}, {"from":516787888, "to":516790112, "details":[{"type":"table", "Width":"64"}]}, {"from":516790112, "to":504035072, "details":[{"type":"table", "Width":"64"}]}, {"from":517749328, "to":504035072, "details":[{"type":"table", "Width":"32"}]}, {"from":517749328, "to":517749328, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":517826912, "to":504035072, "details":[{"type":"table", "Width":"1"}]}, {"from":517826912, "to":517826912, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":517842816, "to":504035072, "details":[{"type":"table", "Width":"64"}]}, {"from":521313520, "to":504035072, "details":[{"type":"table", "Width":"1"}]}, {"from":521313520, "to":521313520, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":521358848, "to":504035072, "details":[{"type":"table", "Width":"1"}]}, {"from":521358848, "to":521358848, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":521625040, "to":517842816, "details":[{"type":"table", "Width":"64"}]}, {"from":522492528, "to":522492528, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":522492528, "to":522851008, "details":[{"type":"table", "Width":"1"}]}, {"from":522498048, "to":504035072, "details":[{"type":"table", "Width":"1"}]}, {"from":522498048, "to":505520880, "details":[{"type":"table", "Width":"1"}]}, {"from":522536160, "to":524034224, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":522832352, "to":504035072, "details":[{"type":"table", "Width":"32"}]}, {"from":522832352, "to":522832352, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":522851008, "to":504035072, "details":[{"type":"table", "Width":"1"}]}, {"from":524021120, "to":504035072, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":505520880, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":517826912, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":517749328, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":517826912, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":521313520, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":521313520, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":521358848, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":521358848, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":524843936, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":522492528, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":524034224, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":517749328, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":529871632, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":522832352, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":522492528, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":522851008, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":522832352, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":524034224, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":524843936, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":524878944, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":524878944, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":529540528, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":529540528, "details":[{"type":"table", "Width":"576"}]}, {"from":524021120, "to":529871632, "details":[{"type":"table", "Width":"576"}]}, {"from":524034224, "to":516787184, "details":[{"type":"table", "Width":"32"}]}, {"from":524034224, "to":522536160, "details":[{"type":"table", "Width":"32"}]}, {"from":524034224, "to":524846896, "details":[{"type":"table", "Width":"32"}]}, {"from":524843936, "to":524843936, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":524843936, "to":524846896, "details":[{"type":"table", "Width":"32"}]}, {"from":524846896, "to":517842816, "details":[{"type":"table", "Width":"32"}]}, {"from":524878944, "to":504035072, "details":[{"type":"table", "Width":"1"}]}, {"from":524878944, "to":524878944, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":529540528, "to":516787184, "details":[{"type":"table", "Width":"32"}]}, {"from":529540528, "to":529540528, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":529871632, "to":529871632, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}]}, "503824400":{"nodes":[{"name":"FFwd Src", "id":501337568, "subtype":"ffwdSource", "start":"42.00", "end":"42.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"42", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":22}]], "type":"inst"}, {"name":"Exit", "id":508445248, "subtype":"exit", "start":"42.00", "end":"42.00", "details":[{"type":"table", "Start Cycle":"42", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":517853040, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"38", "Latency":"0"}], "type":"inst"}, {"name":"*", "id":524253152, "subtype":"default", "start":"38.00", "end":"41.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"38", "Latency":"3"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":524253504, "subtype":"pop", "start":"42.00", "end":"42.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"42", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":9}]], "type":"inst"}, {"name":"+", "id":524255856, "subtype":"default", "start":"42.00", "end":"42.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"42", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":22}]], "type":"inst"}], "links":[{"from":517853040, "to":501337568, "details":[{"type":"table", "Width":"128"}]}, {"from":517853040, "to":524253152, "details":[{"type":"table", "Width":"128"}]}, {"from":517853040, "to":524253504, "details":[{"type":"table", "Width":"128"}]}, {"from":517853040, "to":524253504, "details":[{"type":"table", "Width":"128"}]}, {"from":524253152, "to":524255856, "details":[{"type":"table", "Width":"32"}]}, {"from":524253504, "to":524255856, "details":[{"type":"table", "Width":"32"}]}, {"from":524255856, "to":501337568, "details":[{"type":"table", "Width":"32"}]}, {"from":524255856, "to":508445248, "details":[{"type":"table", "Width":"32"}]}, {"from":524255856, "to":524253504, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"42", "Latency":"0"}]}]}};
var treeJSON={"nodes":[{"name":"stencil_2d", "id":496016312, "type":"component", "children":[{"name":"stencil_2d.B6", "id":496040800, "type":"bb", "children":[{"name":"Cluster 3", "id":501345040, "type":"cluster"}]}, {"name":"stencil_2d.B8", "id":496090976, "type":"bb"}, {"name":"stencil_2d.B9", "id":496091056, "type":"bb", "children":[{"name":"Cluster 4", "id":502576080, "type":"cluster"}, {"name":"Cluster 5", "id":503824400, "type":"cluster"}]}, {"name":"stencil_2d.B7", "id":496040880, "type":"bb"}, {"name":"stencil_2d.B4", "id":496040640, "type":"bb", "children":[{"name":"Cluster 2", "id":500595312, "type":"cluster"}]}, {"name":"stencil_2d.B5", "id":496040720, "type":"bb"}, {"name":"stencil_2d.B1.start", "id":496039968, "type":"bb", "children":[{"name":"Cluster 0", "id":499830144, "type":"cluster"}]}, {"name":"stencil_2d.B0.runOnce", "id":496039888, "type":"bb"}, {"name":"stencil_2d.B2", "id":496040048, "type":"bb", "children":[{"name":"Cluster 1", "id":500152496, "type":"cluster"}]}, {"name":"stencil_2d.B3", "id":496040560, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={"nodes":[{"name":"stencil_2d", "id":496016312, "type":"component", "children":[{"name":"Stream Read", "id":496081456, "details":[{"type":"table", "Basic Block":"stencil_2d.B1.start", "Width":"192 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}, {"name":"Stream Write", "id":496128704, "details":[{"type":"table", "Basic Block":"stencil_2d.B3", "Width":"32 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":30}]], "type":"inst"}]}, {"name":"call.stencil_2d", "id":495566192, "details":[{"type":"table", "Width":"192 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"192 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.stencil_2d", "id":495706816, "details":[{"type":"table", "Width":"32 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":495566192, "to":496081456}, {"from":496128704, "to":495706816}, {"from":496081456, "to":496128704}]};
var blockJSON={"496039888":{"nodes":[{"name":"Feedback", "id":504881648, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}, {"name":"?", "id":505021984, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}], "links":[{"from":504881648, "to":505021984, "details":[{"type":"table", "Width":"1"}]}]}, "496039968":{"nodes":[{"name":"Cluster 0", "id":499830144, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":499837056, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":504873440, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}, {"name":"FFwd Src", "id":505583888, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":505585744, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":507833664, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"RD", "id":524279056, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"192 bits", "Depth":"0", "Stream Name":"call.stencil_2d", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}], "links":[{"from":504873440, "to":524279056, "details":[{"type":"table", "Width":"1"}]}, {"from":524279056, "to":505583888, "details":[{"type":"table", "Width":"192"}]}, {"from":524279056, "to":505585744, "details":[{"type":"table", "Width":"192"}]}, {"from":524279056, "to":507833664, "details":[{"type":"table", "Width":"192"}]}]}, "496040048":{"nodes":[{"name":"Cluster 1", "id":500152496, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":500159232, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":500318992, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Global variable", "id":522642672, "start":"6.00", "end":"7.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Loop Input", "id":524705648, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"stencil_2d.B5, stencil_2d.B1.start"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}], "links":[{"from":500159232, "to":500318992}, {"from":500318992, "to":522642672, "details":[{"type":"table", "Width":"128"}]}, {"from":524705648, "to":500159232, "details":[{"type":"table", "Width":"1"}]}]}, "496040560":{"nodes":[{"name":"Feedback", "id":517769760, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":522744352, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":22}]], "type":"inst"}, {"name":"WR", "id":522746208, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"0", "Stream Name":"return.stencil_2d", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":30}]], "type":"inst"}], "links":[{"from":522744352, "to":522746208, "details":[{"type":"table", "Width":"32"}]}, {"from":522746208, "to":517769760, "details":[{"type":"table", "Width":"1"}]}]}, "496040640":{"nodes":[{"name":"Cluster 2", "id":500595312, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":500601840, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":500988448, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":500025536, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"stencil_2d.B7, stencil_2d.B2"}], "type":"inst"}, {"name":"Global variable", "id":501072544, "start":"5.00", "end":"6.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}], "links":[{"from":500601840, "to":500988448}, {"from":500025536, "to":500601840, "details":[{"type":"table", "Width":"1"}]}, {"from":500988448, "to":501072544, "details":[{"type":"table", "Width":"256"}]}, {"from":500025536, "to":500601840, "details":[{"type":"table", "Width":"1"}]}, {"from":500025536, "to":500601840, "details":[{"type":"table", "Width":"1"}]}, {"from":500025536, "to":500601840, "details":[{"type":"table", "Width":"32"}]}, {"from":500025536, "to":500601840, "details":[{"type":"table", "Width":"1"}]}, {"from":500025536, "to":500601840, "details":[{"type":"table", "Width":"32"}]}]}, "496040720":{"nodes":[{"name":"Input", "id":500022944, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"stencil_2d.B7"}], "type":"inst"}, {"name":"Feedback", "id":507702496, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}], "links":[{"from":500022944, "to":507702496, "details":[{"type":"table", "Width":"1"}]}]}, "496040800":{"nodes":[{"name":"Cluster 3", "id":501345040, "start":"1.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":501353104, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":501948384, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"576", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":500030768, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"stencil_2d.B8, stencil_2d.B4"}], "type":"inst"}], "links":[{"from":501353104, "to":501948384}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"32"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"32"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"32"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"32"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"1"}]}, {"from":500030768, "to":501353104, "details":[{"type":"table", "Width":"32"}]}]}, "496040880":{"nodes":[{"name":"Input", "id":502134128, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"stencil_2d.B8"}], "type":"inst"}, {"name":"FFwd Dest", "id":505588880, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":505590656, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"+", "id":514865648, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"ST", "id":517830768, "start":"1.00", "end":"32.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"31"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":529874848, "start":"32.00", "end":"33.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"32", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}], "links":[{"from":505588880, "to":505590656, "details":[{"type":"table", "Width":"64"}]}, {"from":505590656, "to":517830768, "details":[{"type":"table", "Width":"64"}]}, {"from":502134128, "to":529874848, "details":[{"type":"table", "Width":"1"}]}, {"from":514865648, "to":505590656, "details":[{"type":"table", "Width":"32"}]}, {"from":502134128, "to":514865648, "details":[{"type":"table", "Width":"32"}]}, {"from":517830768, "to":529874848, "details":[{"type":"table", "Width":"1"}]}, {"from":502134128, "to":517830768, "details":[{"type":"table", "Width":"32"}]}, {"from":502134128, "to":514865648, "details":[{"type":"table", "Width":"32"}]}]}, "496090976":{"nodes":[{"name":"Input", "id":502145120, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"stencil_2d.B9"}], "type":"inst"}], "links":[]}, "496091056":{"nodes":[{"name":"Cluster 4", "id":502576080, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":502583952, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":503595088, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"704", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 5", "id":503824400, "start":"38.00", "end":"42.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"38", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":503831024, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"38", "Cluster Logic Latency":"4"}], "type":"inst"}]}, {"name":"Loop Input", "id":500146240, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"stencil_2d.B9, stencil_2d.B6"}], "type":"inst"}, {"name":"LD", "id":508925408, "start":"6.00", "end":"38.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"6", "Latency":"32"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"LD", "id":521768816, "start":"6.00", "end":"38.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"6", "Latency":"32"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}], "links":[{"from":502583952, "to":503595088}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":503831024, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":508925408, "to":503831024, "details":[{"type":"table", "Width":"32"}]}, {"from":503595088, "to":508925408, "details":[{"type":"table", "Width":"704"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":521768816, "to":503831024, "details":[{"type":"table", "Width":"32"}]}, {"from":503595088, "to":521768816, "details":[{"type":"table", "Width":"704"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"32"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}, {"from":500146240, "to":502583952, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"496016312":{"nodes":[{"name":"stencil_2d.B0.runOnce", "id":496039888, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":505021984, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}]}, {"name":"stencil_2d.B1.start", "id":496039968, "start":"2", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":499830144, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":518968304, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":504873440, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}, {"name":"RD", "id":524279056, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"192 bits", "Depth":"0", "Stream Name":"call.stencil_2d", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}, {"name":"FFwd Src", "id":507833664, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":505585744, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":505583888, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}]}, {"name":"stencil_2d.B2", "id":496040048, "start":"4", "end":"11", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":500152496, "start":"5", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Global variable", "id":522430992, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"*", "id":524830736, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"30 (0x1E)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"+", "id":518352384, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Exit", "id":521321808, "start":"7", "end":"10", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Global variable", "id":522642672, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}]}, {"name":"stencil_2d.B4", "id":496040640, "start":"11", "end":"17", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":500595312, "start":"12", "end":"16", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":523735072, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Global variable", "id":521273168, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"+", "id":521275600, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"Global variable", "id":503125376, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Exit", "id":515498784, "start":"13", "end":"16", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Global variable", "id":501072544, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}]}, {"name":"stencil_2d.B6", "id":496040800, "start":"17", "end":"24", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":501345040, "start":"18", "end":"24", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Global variable", "id":517836560, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Global variable", "id":514336336, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Global variable", "id":504152336, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Global variable", "id":502844368, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"?", "id":501474448, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Global variable", "id":500805680, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"+", "id":521749264, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"<<", "id":500808112, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"+", "id":502844016, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"+", "id":500721520, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"*", "id":500724304, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"30 (0x1E)", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":500721872, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"+", "id":503494448, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Exit", "id":505519952, "start":"21", "end":"24", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"576", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"stencil_2d.B9", "id":496091056, "start":"24", "end":"66", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":502576080, "start":"25", "end":"30", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"?", "id":529871632, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Global variable", "id":529540528, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":524878944, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"Global variable", "id":524843936, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"inst"}, {"name":"Global variable", "id":524034224, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"inst"}, {"name":"+", "id":524846896, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"+", "id":522536160, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"inst"}, {"name":"+", "id":516787184, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Global variable", "id":522832352, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Global variable", "id":522492528, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Global variable", "id":521358848, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"?", "id":521313520, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"inst"}, {"name":"?", "id":517826912, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"Global variable", "id":517749328, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"inst"}, {"name":"FFwd Dest", "id":516787888, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":516790112, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"FFwd Dest", "id":521625040, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":517842816, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Xor", "id":522498048, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"inst"}, {"name":"Or", "id":522851008, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"Exit", "id":504035072, "start":"27", "end":"30", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"704", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":521768816, "start":"30", "end":"62", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"6", "Latency":"32"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"LD", "id":508925408, "start":"30", "end":"62", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"6", "Latency":"32"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"Cluster 5", "id":503824400, "start":"62", "end":"66", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"38", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":524253504, "start":"66", "end":"66", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"42", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":9}]], "type":"inst"}, {"name":"*", "id":524253152, "start":"62", "end":"65", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"38", "Latency":"3"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"+", "id":524255856, "start":"66", "end":"66", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"42", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":22}]], "type":"inst"}, {"name":"FFwd Src", "id":501337568, "start":"66", "end":"66", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"42", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":22}]], "type":"inst"}, {"name":"Exit", "id":508445248, "start":"66", "end":"66", "details":[{"type":"table", "Start Cycle":"42", "Latency":"0"}], "type":"inst"}]}]}, {"name":"stencil_2d.B8", "id":496090976, "start":"66", "end":"66", "details":[{"type":"table"}], "type":"bb"}, {"name":"stencil_2d.B7", "id":496040880, "start":"66", "end":"99", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":514865648, "start":"66", "end":"66", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"FFwd Dest", "id":505588880, "start":"66", "end":"67", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":505590656, "start":"67", "end":"67", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"ST", "id":517830768, "start":"67", "end":"98", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"31"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}]}, {"name":"stencil_2d.B5", "id":496040720, "start":"99", "end":"100", "details":[{"type":"table"}], "type":"bb"}, {"name":"stencil_2d.B3", "id":496040560, "start":"100", "end":"102", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":522744352, "start":"100", "end":"101", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":22}]], "type":"inst"}, {"name":"WR", "id":522746208, "start":"101", "end":"101", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"0", "Stream Name":"return.stencil_2d", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":30}]], "type":"inst"}]}], "links":[{"from":522744352, "to":522746208}, {"from":500805680, "to":500721520}, {"from":500805680, "to":500808112}, {"from":500805680, "to":502844016}, {"from":500805680, "to":521749264}, {"from":501474448, "to":505519952}, {"from":514336336, "to":505519952}, {"from":521273168, "to":515498784}, {"from":521273168, "to":521275600}, {"from":496039888, "to":496039968}, {"from":522430992, "to":518352384}, {"from":522430992, "to":521321808}, {"from":522430992, "to":524830736}, {"from":517836560, "to":505519952}, {"from":496040800, "to":496091056}, {"from":503125376, "to":515498784}, {"from":496040560, "to":496039968}, {"from":500595312, "to":501072544}, {"from":521313520, "to":504035072}, {"from":500152496, "to":522642672}, {"from":522492528, "to":522851008}, {"from":524830736, "to":521321808}, {"from":522832352, "to":504035072}, {"from":517826912, "to":504035072}, {"from":500808112, "to":502844016}, {"from":522851008, "to":504035072}, {"from":523735072, "to":515498784}, {"from":502844368, "to":500721520}, {"from":502844368, "to":505519952}, {"from":496039968, "to":496040048}, {"from":502844016, "to":505519952}, {"from":502576080, "to":508925408}, {"from":502576080, "to":503824400}, {"from":502576080, "to":521768816}, {"from":504152336, "to":505519952}, {"from":522498048, "to":504035072}, {"from":496091056, "to":496090976}, {"from":496040048, "to":496040640}, {"from":524279056, "to":505583888}, {"from":524279056, "to":505585744}, {"from":524279056, "to":507833664}, {"from":500721872, "to":503494448}, {"from":500721872, "to":505519952}, {"from":500721520, "to":500724304}, {"from":521358848, "to":504035072}, {"from":500724304, "to":503494448}, {"from":503494448, "to":505519952}, {"from":524253152, "to":524255856}, {"from":496040640, "to":496040800}, {"from":529540528, "to":516787184}, {"from":524878944, "to":504035072}, {"from":524034224, "to":516787184}, {"from":524034224, "to":522536160}, {"from":524034224, "to":524846896}, {"from":521625040, "to":517842816}, {"from":524846896, "to":517842816}, {"from":508925408, "to":503824400}, {"from":516787184, "to":516790112}, {"from":517749328, "to":504035072}, {"from":504873440, "to":524279056}, {"from":516787888, "to":516790112}, {"from":516790112, "to":504035072}, {"from":517842816, "to":504035072}, {"from":521768816, "to":503824400}, {"from":496040720, "to":496040048}, {"from":496040720, "to":496040560}, {"from":524255856, "to":501337568}, {"from":524255856, "to":508445248}, {"from":524253504, "to":524255856}, {"from":496090976, "to":496040800}, {"from":496090976, "to":496040880}, {"from":524843936, "to":524846896}, {"from":496040880, "to":496040640}, {"from":496040880, "to":496040720}, {"from":514865648, "to":505590656}, {"from":505588880, "to":505590656}, {"from":505590656, "to":517830768}]}};
var bottleneckJSON={"bottlenecks":[{"name":"Global variable", "id":4294967295, "src":"501072544", "dst":"529874848", "concurrency":"1", "type":"Occupancy limiter", "brief":"Memory dependency", "loop":"stencil_2d.B4", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: stencil_2d.B6(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"17"}]}, {"type":"text", "text":"Loop: stencil_2d.B9(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"19"}]}, {"type":"text", "text":"Basic block: stencil_2d.B8(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"17"}]}]}], "nodes":[{"name":"Global variable", "id":501072544, "start":"5.00", "parent":"stencil_2d.B4", "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"stencil_2d.B6", "id":500022080, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"loop"}, {"name":"stencil_2d.B9", "id":500024672, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"loop"}, {"name":"stencil_2d.B8", "id":500023808, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"bb"}, {"name":"Feedback", "id":529874848, "end":"33.00", "parent":"stencil_2d.B7", "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}], "links":[{"from":500022080, "to":500024672}, {"from":500024672, "to":500024672}, {"from":500024672, "to":500023808}, {"from":501072544, "to":500022080}, {"from":500023808, "to":529874848}, {"from":501072544, "to":529874848, "reverse":1}]}, {"name":"Global variable", "id":4294967295, "src":"522642672", "dst":"507702496", "concurrency":"1", "type":"Occupancy limiter", "brief":"Memory dependency", "loop":"stencil_2d.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: stencil_2d.B4(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"14"}]}, {"type":"text", "text":"Loop: stencil_2d.B6(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"17"}]}, {"type":"text", "text":"Loop: stencil_2d.B9(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"19"}]}, {"type":"text", "text":"Basic block: stencil_2d.B8(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"17"}]}, {"type":"text", "text":"Basic block: stencil_2d.B7(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"14"}]}]}], "nodes":[{"name":"Global variable", "id":522642672, "start":"6.00", "parent":"stencil_2d.B2", "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}, {"name":"stencil_2d.B4", "id":515445728, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"loop"}, {"name":"stencil_2d.B6", "id":500022080, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"loop"}, {"name":"stencil_2d.B9", "id":500024672, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"loop"}, {"name":"stencil_2d.B8", "id":500023808, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"bb"}, {"name":"stencil_2d.B7", "id":500026400, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"bb"}, {"name":"Feedback", "id":507702496, "end":"1.00", "parent":"stencil_2d.B5", "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}], "links":[{"from":515445728, "to":500022080}, {"from":500022080, "to":500024672}, {"from":500024672, "to":500024672}, {"from":500024672, "to":500023808}, {"from":500023808, "to":500026400}, {"from":522642672, "to":515445728}, {"from":500026400, "to":507702496}, {"from":522642672, "to":507702496, "reverse":1}]}, {"name":"?", "id":4294967295, "src":"504873440", "dst":"517769760", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"stencil_2d.B1.start", "details":[{"type":"table", "Loop: ":"stencil_2d.B1.start", "Declared at: ":"Component invocation", "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: stencil_2d.B2(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"12"}]}, {"type":"text", "text":"Loop: stencil_2d.B4(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"14"}]}, {"type":"text", "text":"Loop: stencil_2d.B6(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"17"}]}, {"type":"text", "text":"Loop: stencil_2d.B9(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"19"}]}, {"type":"text", "text":"Basic block: stencil_2d.B8(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"17"}]}, {"type":"text", "text":"Basic block: stencil_2d.B7(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"14"}]}, {"type":"text", "text":"Basic block: stencil_2d.B5(%L)", "links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":"12"}]}]}], "nodes":[{"name":"?", "id":504873440, "start":"1.00", "parent":"stencil_2d.B1.start", "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":7}]], "type":"inst"}, {"name":"stencil_2d.B2", "id":524573904, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"loop"}, {"name":"stencil_2d.B4", "id":515445728, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"loop"}, {"name":"stencil_2d.B6", "id":500022080, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"loop"}, {"name":"stencil_2d.B9", "id":500024672, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":19}]], "type":"loop"}, {"name":"stencil_2d.B8", "id":500023808, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":17}]], "type":"bb"}, {"name":"stencil_2d.B7", "id":500026400, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":14}]], "type":"bb"}, {"name":"stencil_2d.B5", "id":520591568, "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":12}]], "type":"bb"}, {"name":"Feedback", "id":517769760, "end":"2.00", "parent":"stencil_2d.B3", "type":"inst"}], "links":[{"from":524573904, "to":515445728}, {"from":515445728, "to":500022080}, {"from":500022080, "to":500024672}, {"from":500024672, "to":500024672}, {"from":500024672, "to":500023808}, {"from":500023808, "to":500026400}, {"from":500026400, "to":520591568}, {"from":504873440, "to":524573904}, {"from":520591568, "to":517769760}, {"from":504873440, "to":517769760, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Write Interconnect", "id":8, "details":[{"type":"table", "Name":"0", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":6, "details":[{"type":"table", "Name":"0", "Interconnect Style":"tree", "Reads":"2"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":7, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":14, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":11, "parent":"1", "type":"bb", "children":[{"name":"LD", "id":12, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"6", "Latency":"31 cycles", "Width":"32 bits", "0_Width":"64 bits", "Uses Caching":"No", "LSU Style":"PIPELINED"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}, {"name":"LD", "id":13, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"6", "Latency":"31 cycles", "Width":"32 bits", "0_Width":"64 bits", "Uses Caching":"No", "LSU Style":"PIPELINED"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":21}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":9, "parent":"1", "type":"bb", "children":[{"name":"ST", "id":10, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"1", "Latency":"31 cycles", "Width":"32 bits", "0_Width":"64 bits", "Uses Write Ack":"Yes", "LSU Style":"PIPELINED"}], "debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp", "line":25}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":8, "to":5}, {"from":5, "to":2}, {"from":10, "to":8}, {"from":12, "to":6}, {"from":13, "to":6}, {"from":2, "to":14}, {"from":14, "to":12, "reverse":1}, {"from":14, "to":13, "reverse":1}]};
