//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_80
.address_size 64

	// .globl	_Z17warp_mma_16x16x16P6__halfS0_Pf

.visible .entry _Z17warp_mma_16x16x16P6__halfS0_Pf(
	.param .u64 _Z17warp_mma_16x16x16P6__halfS0_Pf_param_0,
	.param .u64 _Z17warp_mma_16x16x16P6__halfS0_Pf_param_1,
	.param .u64 _Z17warp_mma_16x16x16P6__halfS0_Pf_param_2
)
{
	.reg .f32 	%f<10>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_Z17warp_mma_16x16x16P6__halfS0_Pf_param_0];
	ld.param.u64 	%rd2, [_Z17warp_mma_16x16x16P6__halfS0_Pf_param_1];
	ld.param.u64 	%rd3, [_Z17warp_mma_16x16x16P6__halfS0_Pf_param_2];
	cvta.to.global.u64 	%rd4, %rd2;
	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, 16;
	wmma.load.a.sync.aligned.row.m16n16k16.global.f16 	{%r2, %r3, %r4, %r5, %r6, %r7, %r8, %r9}, [%rd6], %r1;
	wmma.load.b.sync.aligned.col.m16n16k16.global.f16 	{%r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17}, [%rd4], %r1;
	mov.f32 	%f1, 0f00000000;
	wmma.mma.sync.aligned.row.col.m16n16k16.f32.f32 {%f2, %f3, %f4, %f5, %f6, %f7, %f8, %f9}, {%r2, %r3, %r4, %r5, %r6, %r7, %r8, %r9}, {%r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17}, {%f1, %f1, %f1, %f1, %f1, %f1, %f1, %f1};
	wmma.store.d.sync.aligned.row.m16n16k16.global.f32 	[%rd5], {%f2, %f3, %f4, %f5, %f6, %f7, %f8, %f9}, %r1;
	ret;

}

