<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.8.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution v3.8.0(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#TCL" name="7"/>
  <lib desc="#Base" name="8"/>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="#Input/Output-Extra" name="10"/>
  <lib desc="#Soc" name="11"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Poke Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Wiring Tool"/>
    <tool lib="8" name="Text Tool"/>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <sep/>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
    <tool lib="1" name="XOR Gate"/>
    <tool lib="1" name="NAND Gate"/>
    <tool lib="1" name="NOR Gate"/>
    <sep/>
    <tool lib="4" name="D Flip-Flop"/>
    <tool lib="4" name="Register"/>
  </toolbar>
  <circuit name="main">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="main"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp loc="(590,350)" name="motor">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
  </circuit>
  <vhdl name="motor">--------------------------------------------------------------------------------&#13;
-- Project :&#13; Motor de paso 
-- File    :&#13;
-- Autor   :&#13; Gustavo A. Castrillón 
-- Date    :&#13; 03-08-2023
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13; Creación de un motor de paso por medio de compuertas logicas 
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;
ENTITY motor IS&#13;
  PORT (&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert input ports below&#13;
    clock      : IN  std_logic;                    -- input bit example&#13;
    enable 	: IN std_logic; 

    reset 	: in std_logic; 
    selector 	: in std_logic_vector(2 downto 0); 
    salida 	: out std_logic_vector(3 downto 0)
    );&#13;
END motor;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;


-- "000" -&gt; S0 -&gt; S1 -&gt; S2 -&gt; S3 -&gt; S4 -&gt; S5 -&gt; S6 -&gt; S7 
-- "001" -&gt; S0 -&gt; S2 -&gt; S4 -&gt; S6
-- "010" -&gt; S1 -&gt; S3 -&gt; S5 -&gt; S7 
&#13;
ARCHITECTURE TypeArchitecture OF motor IS&#13;
&#13;	type estados_motor is (s0, s1, s2, s3, s4, s5, s6, s7);
	signal estado_actual : estados_motor;
	
BEGIN&#13;
&#13;	motor1: process(clock,reset)
	begin 
		if reset = '0' then
			estado_actual &lt;= s0; 
			salida &lt;= "0000"; 
		elsif rising_edge(clock) and clock = '1' then
			case estado_actual is: 
			 	when s0 =&gt; 
			 		if enable = '1' then
			 			salida &lt;= "0001";
			 			when "000" =&gt; estado_actual &lt;= s1; 
			 			when "001" =&gt; estado_actual &lt;= s2; 
			 			when "010" =&gt; estado_actual &lt;= s1; 
			 			when "100" =&gt; estado_actual &lt;= s7; 
			 			when "101" =&gt; estado_actual &lt;= s6; 
			 			when "110" =&gt; estado_actual &lt;= s7; 
			 			when others =&gt; null; 
			 			end case; 
					else 
						salida &lt;= "0000";
						estado_actual &lt;= estado_actual;  
					end if; 

				when s1 =&gt; 
			 		if enable = '1' then
			 			salida &lt;= "0011";
			 			when "000" =&gt; estado_actual &lt;= s2; 
			 			when "001" =&gt; estado_actual &lt;= s2; 
			 			when "010" =&gt; estado_actual &lt;= s3; 
			 			when "100" =&gt; estado_actual &lt;= s0; 
			 			when "101" =&gt; estado_actual &lt;= s6; 
			 			when "110" =&gt; estado_actual &lt;= s7; 
			 			when others =&gt; null; 
			 			end case; 
					else 
						salida &lt;= "0000";
						estado_actual &lt;= s0;  
					end if; 
				
				when s2 =&gt; 
			 		if enable = '1' then
			 			salida &lt;= "0011";
			 			when "000" =&gt; estado_actual &lt;= s3; 
			 			when "001" =&gt; estado_actual &lt;= s4; 
			 			when "010" =&gt; estado_actual &lt;= s3; 
			 			when "100" =&gt; estado_actual &lt;= s1; 
			 			when "101" =&gt; estado_actual &lt;= s0; 
			 			when "110" =&gt; estado_actual &lt;= s1; 
			 			when others =&gt; null; 
			 			end case; 
					else 
						salida &lt;= "0000";
						estado_actual &lt;= s0;  
					end if;
				
				when s3 =&gt; 
			 		if enable = '1' then
			 			salida &lt;= "0011";
			 			when "000" =&gt; estado_actual &lt;= s4; 
			 			when "001" =&gt; estado_actual &lt;= s4; 
			 			when "010" =&gt; estado_actual &lt;= s5; 
			 			when "100" =&gt; estado_actual &lt;= s2; 
			 			when "101" =&gt; estado_actual &lt;= s2; 
			 			when "110" =&gt; estado_actual &lt;= s1; 
			 			when others =&gt; null; 
			 			end case; 
					else 
						salida &lt;= "0000";
						estado_actual &lt;= s0;  
					end if;
				
				when s4 =&gt; 
			 		if enable = '1' then
			 			salida &lt;= "0011";
			 			when "000" =&gt; estado_actual &lt;= s5; 
			 			when "001" =&gt; estado_actual &lt;= s6; 
			 			when "010" =&gt; estado_actual &lt;= s5; 
			 			when "100" =&gt; estado_actual &lt;= s3; 
			 			when "101" =&gt; estado_actual &lt;= s2; 
			 			when "110" =&gt; estado_actual &lt;= s3; 
			 			when others =&gt; null; 
			 			end case; 
					else 
						salida &lt;= "0000";
						estado_actual &lt;= s0;  
					end if;
				
				when s5 =&gt; 
			 		if enable = '1' then
			 			salida &lt;= "0011";
			 			when "000" =&gt; estado_actual &lt;= s6; 
			 			when "001" =&gt; estado_actual &lt;= s6; 
			 			when "010" =&gt; estado_actual &lt;= s7; 
			 			when "100" =&gt; estado_actual &lt;= s4; 
			 			when "101" =&gt; estado_actual &lt;= s4; 
			 			when "110" =&gt; estado_actual &lt;= s3; 
			 			when others =&gt; null; 
			 			end case; 
					else 
						salida &lt;= "0000";
						estado_actual &lt;= s0;  
					end if;
				
				when s6 =&gt; 
			 		if enable = '1' then
			 			salida &lt;= "0011";
			 			when "000" =&gt; estado_actual &lt;= s7; 
			 			when "001" =&gt; estado_actual &lt;= s0; 
			 			when "010" =&gt; estado_actual &lt;= s7; 
			 			when "100" =&gt; estado_actual &lt;= s5; 
			 			when "101" =&gt; estado_actual &lt;= s4; 
			 			when "110" =&gt; estado_actual &lt;= s5; 
			 			when others =&gt; null; 
			 			end case; 
					else 
						salida &lt;= "0000";
						estado_actual &lt;= s0;  
					end if;
				
				when s7 =&gt; 
			 		if enable = '1' then
			 			salida &lt;= "0011";
			 			when "000" =&gt; estado_actual &lt;= s0; 
			 			when "001" =&gt; estado_actual &lt;= s0; 
			 			when "010" =&gt; estado_actual &lt;= s1; 
			 			when "100" =&gt; estado_actual &lt;= s6; 
			 			when "101" =&gt; estado_actual &lt;= s6; 
			 			when "110" =&gt; estado_actual &lt;= s5; 
			 			when others =&gt; null; 
			 			end case; 
					else 
						salida &lt;= "0000";
						estado_actual &lt;= s0;  
					end if;

				when other =&gt; 
					salida &lt;= "0000"; 
					estado_actual &lt;= s0; 
			end case; 
		end if; 
			 			
	end process;
&#13;
END TypeArchitecture;&#13;
</vhdl>
</project>
