--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml txrx.twx txrx.ncd -o txrx.twr txrx.pcf -ucf txrx.ucf

Design file:              txrx.ncd
Physical constraint file: txrx.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2018 paths analyzed, 684 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.457ns.
--------------------------------------------------------------------------------

Paths for end point rx1/counter_5 (SLICE_X14Y42.C1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/counter_1 (FF)
  Destination:          rx1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/counter_1 to rx1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.BQ      Tcko                  0.430   rx1/counter<3>
                                                       rx1/counter_1
    SLICE_X12Y40.B4      net (fanout=13)       1.187   rx1/counter<1>
    SLICE_X12Y40.B       Tilo                  0.254   rx1/n00271
                                                       rx1/n002711
    SLICE_X12Y40.A5      net (fanout=8)        0.252   rx1/n00271
    SLICE_X12Y40.A       Tilo                  0.254   rx1/n00271
                                                       rx1/n002712
    SLICE_X14Y42.A4      net (fanout=15)       0.905   rx1/n0027
    SLICE_X14Y42.A       Tilo                  0.235   rx1/counter<6>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT411
    SLICE_X14Y42.C1      net (fanout=2)        0.545   rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT41
    SLICE_X14Y42.CLK     Tas                   0.349   rx1/counter<6>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT6
                                                       rx1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (1.522ns logic, 2.889ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/counter_2 (FF)
  Destination:          rx1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/counter_2 to rx1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.CQ      Tcko                  0.430   rx1/counter<3>
                                                       rx1/counter_2
    SLICE_X12Y40.B1      net (fanout=12)       1.000   rx1/counter<2>
    SLICE_X12Y40.B       Tilo                  0.254   rx1/n00271
                                                       rx1/n002711
    SLICE_X12Y40.A5      net (fanout=8)        0.252   rx1/n00271
    SLICE_X12Y40.A       Tilo                  0.254   rx1/n00271
                                                       rx1/n002712
    SLICE_X14Y42.A4      net (fanout=15)       0.905   rx1/n0027
    SLICE_X14Y42.A       Tilo                  0.235   rx1/counter<6>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT411
    SLICE_X14Y42.C1      net (fanout=2)        0.545   rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT41
    SLICE_X14Y42.CLK     Tas                   0.349   rx1/counter<6>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT6
                                                       rx1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.522ns logic, 2.702ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/counter_3 (FF)
  Destination:          rx1/counter_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/counter_3 to rx1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.DQ      Tcko                  0.430   rx1/counter<3>
                                                       rx1/counter_3
    SLICE_X12Y40.B2      net (fanout=8)        0.957   rx1/counter<3>
    SLICE_X12Y40.B       Tilo                  0.254   rx1/n00271
                                                       rx1/n002711
    SLICE_X12Y40.A5      net (fanout=8)        0.252   rx1/n00271
    SLICE_X12Y40.A       Tilo                  0.254   rx1/n00271
                                                       rx1/n002712
    SLICE_X14Y42.A4      net (fanout=15)       0.905   rx1/n0027
    SLICE_X14Y42.A       Tilo                  0.235   rx1/counter<6>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT411
    SLICE_X14Y42.C1      net (fanout=2)        0.545   rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT41
    SLICE_X14Y42.CLK     Tas                   0.349   rx1/counter<6>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT6
                                                       rx1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.522ns logic, 2.659ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point rx1/counter_8 (SLICE_X14Y41.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/counter_1 (FF)
  Destination:          rx1/counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/counter_1 to rx1/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.BQ      Tcko                  0.430   rx1/counter<3>
                                                       rx1/counter_1
    SLICE_X12Y41.A1      net (fanout=13)       1.627   rx1/counter<1>
    SLICE_X12Y41.A       Tilo                  0.254   N42
                                                       rx1/Madd_counter[9]_GND_7_o_add_47_OUT_xor<6>111
    SLICE_X14Y41.CX      net (fanout=6)        0.478   rx1/Madd_counter[9]_GND_7_o_add_47_OUT_xor<6>11
    SLICE_X14Y41.CMUX    Tcxc                  0.192   rx1/counter<8>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT411_SW1
    SLICE_X14Y41.B1      net (fanout=1)        1.070   N41
    SLICE_X14Y41.CLK     Tas                   0.349   rx1/counter<8>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT91
                                                       rx1/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.225ns logic, 3.175ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/counter_2 (FF)
  Destination:          rx1/counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/counter_2 to rx1/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.CQ      Tcko                  0.430   rx1/counter<3>
                                                       rx1/counter_2
    SLICE_X12Y41.A2      net (fanout=12)       1.153   rx1/counter<2>
    SLICE_X12Y41.A       Tilo                  0.254   N42
                                                       rx1/Madd_counter[9]_GND_7_o_add_47_OUT_xor<6>111
    SLICE_X14Y41.CX      net (fanout=6)        0.478   rx1/Madd_counter[9]_GND_7_o_add_47_OUT_xor<6>11
    SLICE_X14Y41.CMUX    Tcxc                  0.192   rx1/counter<8>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT411_SW1
    SLICE_X14Y41.B1      net (fanout=1)        1.070   N41
    SLICE_X14Y41.CLK     Tas                   0.349   rx1/counter<8>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT91
                                                       rx1/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.225ns logic, 2.701ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/state_FSM_FFd1 (FF)
  Destination:          rx1/counter_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/state_FSM_FFd1 to rx1/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.AQ      Tcko                  0.476   rx1/state_FSM_FFd3
                                                       rx1/state_FSM_FFd1
    SLICE_X14Y41.D3      net (fanout=29)       1.132   rx1/state_FSM_FFd1
    SLICE_X14Y41.CMUX    Topdc                 0.402   rx1/counter<8>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT411_SW1_F
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT411_SW1
    SLICE_X14Y41.B1      net (fanout=1)        1.070   N41
    SLICE_X14Y41.CLK     Tas                   0.349   rx1/counter<8>
                                                       rx1/Mmux_state[3]_counter[9]_wide_mux_52_OUT91
                                                       rx1/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.227ns logic, 2.202ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point wr_bus_data_1/dataRead_5 (SLICE_X12Y39.C3), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/da_4 (FF)
  Destination:          wr_bus_data_1/dataRead_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/da_4 to wr_bus_data_1/dataRead_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.AQ      Tcko                  0.430   rx1/da_5
                                                       rx1/da_4
    SLICE_X10Y38.D3      net (fanout=24)       1.622   rx1/da_4
    SLICE_X10Y38.DMUX    Tilo                  0.298   wr_bus_data_1/dataRead<7>
                                                       wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT11111_SW1
    SLICE_X10Y38.A3      net (fanout=1)        0.579   N38
    SLICE_X10Y38.A       Tilo                  0.235   wr_bus_data_1/dataRead<7>
                                                       wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT1112
    SLICE_X12Y39.C3      net (fanout=4)        0.876   wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT111
    SLICE_X12Y39.CLK     Tas                   0.339   wr_bus_data_1/dataRead<5>
                                                       wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT141
                                                       wr_bus_data_1/dataRead_5
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.302ns logic, 3.077ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/da_6 (FF)
  Destination:          wr_bus_data_1/dataRead_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.283 - 0.303)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/da_6 to wr_bus_data_1/dataRead_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.525   rx1/da_7
                                                       rx1/da_6
    SLICE_X9Y38.A4       net (fanout=12)       1.325   rx1/da_6
    SLICE_X9Y38.A        Tilo                  0.259   wr_bus_data_1/Mmux_da[7]_opcode[7]_mux_24_OUT111
                                                       wr_bus_data_1/Mmux_da[7]_opcode[7]_mux_24_OUT1111
    SLICE_X10Y38.A5      net (fanout=3)        0.405   wr_bus_data_1/Mmux_da[7]_opcode[7]_mux_24_OUT111
    SLICE_X10Y38.A       Tilo                  0.235   wr_bus_data_1/dataRead<7>
                                                       wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT1112
    SLICE_X12Y39.C3      net (fanout=4)        0.876   wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT111
    SLICE_X12Y39.CLK     Tas                   0.339   wr_bus_data_1/dataRead<5>
                                                       wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT141
                                                       wr_bus_data_1/dataRead_5
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.358ns logic, 2.606ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx1/da_7 (FF)
  Destination:          wr_bus_data_1/dataRead_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.283 - 0.303)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx1/da_7 to wr_bus_data_1/dataRead_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.CQ      Tcko                  0.525   rx1/da_7
                                                       rx1/da_7
    SLICE_X9Y38.A5       net (fanout=14)       1.212   rx1/da_7
    SLICE_X9Y38.A        Tilo                  0.259   wr_bus_data_1/Mmux_da[7]_opcode[7]_mux_24_OUT111
                                                       wr_bus_data_1/Mmux_da[7]_opcode[7]_mux_24_OUT1111
    SLICE_X10Y38.A5      net (fanout=3)        0.405   wr_bus_data_1/Mmux_da[7]_opcode[7]_mux_24_OUT111
    SLICE_X10Y38.A       Tilo                  0.235   wr_bus_data_1/dataRead<7>
                                                       wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT1112
    SLICE_X12Y39.C3      net (fanout=4)        0.876   wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT111
    SLICE_X12Y39.CLK     Tas                   0.339   wr_bus_data_1/dataRead<5>
                                                       wr_bus_data_1/Mmux_state[3]_dataRead[7]_select_43_OUT141
                                                       wr_bus_data_1/dataRead_5
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.358ns logic, 2.493ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bushub1/wdata1_2 (FF)
  Destination:          bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bushub1/wdata1_2 to bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.CQ      Tcko                  0.198   bushub1/wdata1<3>
                                                       bushub1/wdata1_2
    RAMB16_X1Y20.DIA2    net (fanout=1)        0.159   bushub1/wdata1<2>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.145ns logic, 0.159ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bushub1/addr1_10 (FF)
  Destination:          bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bushub1/addr1_10 to bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.CMUX    Tshcko                0.244   bushub1/addr1<7>
                                                       bushub1/addr1_10
    RAMB16_X1Y20.ADDRA13 net (fanout=1)        0.148   bushub1/addr1<10>
    RAMB16_X1Y20.CLKA    Trckc_ADDRA (-Th)     0.066   bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.178ns logic, 0.148ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y20.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bushub1/addr1_4 (FF)
  Destination:          bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bushub1/addr1_4 to bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.AQ      Tcko                  0.198   bushub1/addr1<7>
                                                       bushub1/addr1_4
    RAMB16_X1Y20.ADDRA7  net (fanout=1)        0.222   bushub1/addr1<4>
    RAMB16_X1Y20.CLKA    Trckc_ADDRA (-Th)     0.066   bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.132ns logic, 0.222ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: bus1/RAM1/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: bushub1/_n0144_inv/CLK
  Logical resource: bushub1/cmd1/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.457|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2018 paths, 0 nets, and 986 connections

Design statistics:
   Minimum period:   4.457ns{1}   (Maximum frequency: 224.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 21 11:24:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



