ARM GAS  /tmp/ccvP5lTB.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"fmc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	HAL_FMC_MspInit:
  25              	.LFB145:
  26              		.file 1 "Core/Src/fmc.c"
   1:Core/Src/fmc.c **** /**
   2:Core/Src/fmc.c ****   ******************************************************************************
   3:Core/Src/fmc.c ****   * File Name          : FMC.c
   4:Core/Src/fmc.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/fmc.c ****   *                      of the FMC peripheral.
   6:Core/Src/fmc.c ****   ******************************************************************************
   7:Core/Src/fmc.c ****   * @attention
   8:Core/Src/fmc.c ****   *
   9:Core/Src/fmc.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/fmc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/fmc.c ****   *
  12:Core/Src/fmc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/fmc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/fmc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/fmc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/fmc.c ****   *
  17:Core/Src/fmc.c ****   ******************************************************************************
  18:Core/Src/fmc.c ****   */
  19:Core/Src/fmc.c **** 
  20:Core/Src/fmc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fmc.c **** #include "fmc.h"
  22:Core/Src/fmc.c **** 
  23:Core/Src/fmc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fmc.c **** 
  25:Core/Src/fmc.c **** /* USER CODE END 0 */
  26:Core/Src/fmc.c **** 
  27:Core/Src/fmc.c **** SRAM_HandleTypeDef hsram1;
  28:Core/Src/fmc.c **** 
  29:Core/Src/fmc.c **** /* FMC initialization function */
  30:Core/Src/fmc.c **** void MX_FMC_Init(void)
  31:Core/Src/fmc.c **** {
  32:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
ARM GAS  /tmp/ccvP5lTB.s 			page 2


  33:Core/Src/fmc.c **** 
  34:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 0 */
  35:Core/Src/fmc.c **** 
  36:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef Timing = {0};
  37:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
  38:Core/Src/fmc.c **** 
  39:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 1 */
  40:Core/Src/fmc.c **** 
  41:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 1 */
  42:Core/Src/fmc.c **** 
  43:Core/Src/fmc.c ****   /** Perform the SRAM1 memory initialization sequence
  44:Core/Src/fmc.c ****   */
  45:Core/Src/fmc.c ****   hsram1.Instance = FMC_NORSRAM_DEVICE;
  46:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
  47:Core/Src/fmc.c ****   /* hsram1.Init */
  48:Core/Src/fmc.c ****   hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
  49:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
  50:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
  51:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
  52:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
  53:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
  54:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
  55:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
  56:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
  57:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
  58:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
  59:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
  60:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
  61:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
  62:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
  63:Core/Src/fmc.c ****   /* Timing */
  64:Core/Src/fmc.c ****   Timing.AddressSetupTime = 15;
  65:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
  66:Core/Src/fmc.c ****   Timing.DataSetupTime = 85;
  67:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 10;
  68:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
  69:Core/Src/fmc.c ****   Timing.DataLatency = 17;
  70:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
  71:Core/Src/fmc.c ****   /* ExtTiming */
  72:Core/Src/fmc.c ****   ExtTiming.AddressSetupTime = 15;
  73:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
  74:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 15;
  75:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
  76:Core/Src/fmc.c ****   ExtTiming.CLKDivision = 16;
  77:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
  78:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
  79:Core/Src/fmc.c **** 
  80:Core/Src/fmc.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
  81:Core/Src/fmc.c ****   {
  82:Core/Src/fmc.c ****     Error_Handler( );
  83:Core/Src/fmc.c ****   }
  84:Core/Src/fmc.c **** 
  85:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 2 */
  86:Core/Src/fmc.c **** 
  87:Core/Src/fmc.c ****   /* USER CODE END FMC_Init 2 */
  88:Core/Src/fmc.c **** }
  89:Core/Src/fmc.c **** 
ARM GAS  /tmp/ccvP5lTB.s 			page 3


  90:Core/Src/fmc.c **** static uint32_t FMC_Initialized = 0;
  91:Core/Src/fmc.c **** 
  92:Core/Src/fmc.c **** static void HAL_FMC_MspInit(void){
  27              		.loc 1 92 34 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 216
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 B7B0     		sub	sp, sp, #220
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 240
  93:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
  94:Core/Src/fmc.c **** 
  95:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 0 */
  96:Core/Src/fmc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 96 3 view .LVU1
  43              		.loc 1 96 20 is_stmt 0 view .LVU2
  44 0004 0023     		movs	r3, #0
  45 0006 3193     		str	r3, [sp, #196]
  46 0008 3293     		str	r3, [sp, #200]
  47 000a 3393     		str	r3, [sp, #204]
  48 000c 3493     		str	r3, [sp, #208]
  49 000e 3593     		str	r3, [sp, #212]
  97:Core/Src/fmc.c ****   if (FMC_Initialized) {
  50              		.loc 1 97 3 is_stmt 1 view .LVU3
  51              		.loc 1 97 7 is_stmt 0 view .LVU4
  52 0010 264B     		ldr	r3, .L8
  53 0012 1B68     		ldr	r3, [r3]
  54              		.loc 1 97 6 view .LVU5
  55 0014 0BB1     		cbz	r3, .L6
  56              	.L1:
  98:Core/Src/fmc.c ****     return;
  99:Core/Src/fmc.c ****   }
 100:Core/Src/fmc.c ****   FMC_Initialized = 1;
 101:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 102:Core/Src/fmc.c **** 
 103:Core/Src/fmc.c ****   /** Initializes the peripherals clock
 104:Core/Src/fmc.c ****   */
 105:Core/Src/fmc.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 106:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 107:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 108:Core/Src/fmc.c ****     {
 109:Core/Src/fmc.c ****       Error_Handler();
 110:Core/Src/fmc.c ****     }
 111:Core/Src/fmc.c **** 
 112:Core/Src/fmc.c ****   /* Peripheral clock enable */
 113:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_ENABLE();
 114:Core/Src/fmc.c **** 
 115:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 116:Core/Src/fmc.c ****   PE7   ------> FMC_D4
ARM GAS  /tmp/ccvP5lTB.s 			page 4


 117:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 118:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 119:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 120:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 121:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 122:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 123:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 124:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 125:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 126:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 127:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 128:Core/Src/fmc.c ****   PD13   ------> FMC_A18
 129:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 130:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 131:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 132:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 133:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 134:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 135:Core/Src/fmc.c ****   PD7   ------> FMC_NE1
 136:Core/Src/fmc.c ****   */
 137:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 138:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 139:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 140:Core/Src/fmc.c ****                           |GPIO_PIN_15;
 141:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 142:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 143:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 144:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 145:Core/Src/fmc.c **** 
 146:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 147:Core/Src/fmc.c **** 
 148:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 149:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 150:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 151:Core/Src/fmc.c ****                           |GPIO_PIN_5;
 152:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 153:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 154:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 155:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 156:Core/Src/fmc.c **** 
 157:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 158:Core/Src/fmc.c **** 
 159:Core/Src/fmc.c ****   /* GPIO_InitStruct */
 160:Core/Src/fmc.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_7;
 161:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 163:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 165:Core/Src/fmc.c **** 
 166:Core/Src/fmc.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 167:Core/Src/fmc.c **** 
 168:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
 169:Core/Src/fmc.c **** 
 170:Core/Src/fmc.c ****   /* USER CODE END FMC_MspInit 1 */
 171:Core/Src/fmc.c **** }
  57              		.loc 1 171 1 view .LVU6
  58 0016 37B0     		add	sp, sp, #220
ARM GAS  /tmp/ccvP5lTB.s 			page 5


  59              	.LCFI2:
  60              		.cfi_remember_state
  61              		.cfi_def_cfa_offset 20
  62              		@ sp needed
  63 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  64              	.L6:
  65              	.LCFI3:
  66              		.cfi_restore_state
 100:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  67              		.loc 1 100 3 is_stmt 1 view .LVU7
 100:Core/Src/fmc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  68              		.loc 1 100 19 is_stmt 0 view .LVU8
  69 001a 244B     		ldr	r3, .L8
  70 001c 0122     		movs	r2, #1
  71 001e 1A60     		str	r2, [r3]
 101:Core/Src/fmc.c **** 
  72              		.loc 1 101 3 is_stmt 1 view .LVU9
 101:Core/Src/fmc.c **** 
  73              		.loc 1 101 28 is_stmt 0 view .LVU10
  74 0020 BC22     		movs	r2, #188
  75 0022 0021     		movs	r1, #0
  76 0024 02A8     		add	r0, sp, #8
  77 0026 FFF7FEFF 		bl	memset
  78              	.LVL0:
 105:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  79              		.loc 1 105 5 is_stmt 1 view .LVU11
 105:Core/Src/fmc.c ****     PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
  80              		.loc 1 105 46 is_stmt 0 view .LVU12
  81 002a 4FF08073 		mov	r3, #16777216
  82 002e 0293     		str	r3, [sp, #8]
 106:Core/Src/fmc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  83              		.loc 1 106 5 is_stmt 1 view .LVU13
 107:Core/Src/fmc.c ****     {
  84              		.loc 1 107 5 view .LVU14
 107:Core/Src/fmc.c ****     {
  85              		.loc 1 107 9 is_stmt 0 view .LVU15
  86 0030 02A8     		add	r0, sp, #8
  87 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
  88              	.LVL1:
 107:Core/Src/fmc.c ****     {
  89              		.loc 1 107 8 view .LVU16
  90 0036 0028     		cmp	r0, #0
  91 0038 34D1     		bne	.L7
  92              	.L4:
 113:Core/Src/fmc.c **** 
  93              		.loc 1 113 3 is_stmt 1 view .LVU17
  94              	.LBB2:
 113:Core/Src/fmc.c **** 
  95              		.loc 1 113 3 view .LVU18
 113:Core/Src/fmc.c **** 
  96              		.loc 1 113 3 view .LVU19
  97 003a 1D4B     		ldr	r3, .L8+4
  98 003c D3F8D420 		ldr	r2, [r3, #212]
  99 0040 42F48052 		orr	r2, r2, #4096
 100 0044 C3F8D420 		str	r2, [r3, #212]
 113:Core/Src/fmc.c **** 
 101              		.loc 1 113 3 view .LVU20
ARM GAS  /tmp/ccvP5lTB.s 			page 6


 102 0048 D3F8D430 		ldr	r3, [r3, #212]
 103 004c 03F48053 		and	r3, r3, #4096
 104 0050 0193     		str	r3, [sp, #4]
 113:Core/Src/fmc.c **** 
 105              		.loc 1 113 3 view .LVU21
 106 0052 019B     		ldr	r3, [sp, #4]
 107              	.LBE2:
 113:Core/Src/fmc.c **** 
 108              		.loc 1 113 3 view .LVU22
 138:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 109              		.loc 1 138 3 view .LVU23
 138:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 110              		.loc 1 138 23 is_stmt 0 view .LVU24
 111 0054 4FF68073 		movw	r3, #65408
 112 0058 3193     		str	r3, [sp, #196]
 141:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 113              		.loc 1 141 3 is_stmt 1 view .LVU25
 141:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 114              		.loc 1 141 24 is_stmt 0 view .LVU26
 115 005a 0226     		movs	r6, #2
 116 005c 3296     		str	r6, [sp, #200]
 142:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 117              		.loc 1 142 3 is_stmt 1 view .LVU27
 142:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 142 24 is_stmt 0 view .LVU28
 119 005e 0127     		movs	r7, #1
 120 0060 3397     		str	r7, [sp, #204]
 143:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 121              		.loc 1 143 3 is_stmt 1 view .LVU29
 143:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 143 25 is_stmt 0 view .LVU30
 123 0062 0325     		movs	r5, #3
 124 0064 3495     		str	r5, [sp, #208]
 144:Core/Src/fmc.c **** 
 125              		.loc 1 144 3 is_stmt 1 view .LVU31
 144:Core/Src/fmc.c **** 
 126              		.loc 1 144 29 is_stmt 0 view .LVU32
 127 0066 0C24     		movs	r4, #12
 128 0068 3594     		str	r4, [sp, #212]
 146:Core/Src/fmc.c **** 
 129              		.loc 1 146 3 is_stmt 1 view .LVU33
 130 006a 31A9     		add	r1, sp, #196
 131 006c 1148     		ldr	r0, .L8+8
 132 006e FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL2:
 149:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 134              		.loc 1 149 3 view .LVU34
 149:Core/Src/fmc.c ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
 135              		.loc 1 149 23 is_stmt 0 view .LVU35
 136 0072 4CF23373 		movw	r3, #50995
 137 0076 3193     		str	r3, [sp, #196]
 152:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 138              		.loc 1 152 3 is_stmt 1 view .LVU36
 152:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 139              		.loc 1 152 24 is_stmt 0 view .LVU37
 140 0078 3296     		str	r6, [sp, #200]
 153:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccvP5lTB.s 			page 7


 141              		.loc 1 153 3 is_stmt 1 view .LVU38
 153:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142              		.loc 1 153 24 is_stmt 0 view .LVU39
 143 007a 3397     		str	r7, [sp, #204]
 154:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 144              		.loc 1 154 3 is_stmt 1 view .LVU40
 154:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 145              		.loc 1 154 25 is_stmt 0 view .LVU41
 146 007c 3495     		str	r5, [sp, #208]
 155:Core/Src/fmc.c **** 
 147              		.loc 1 155 3 is_stmt 1 view .LVU42
 155:Core/Src/fmc.c **** 
 148              		.loc 1 155 29 is_stmt 0 view .LVU43
 149 007e 3594     		str	r4, [sp, #212]
 157:Core/Src/fmc.c **** 
 150              		.loc 1 157 3 is_stmt 1 view .LVU44
 151 0080 0D4F     		ldr	r7, .L8+12
 152 0082 31A9     		add	r1, sp, #196
 153 0084 3846     		mov	r0, r7
 154 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL3:
 160:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156              		.loc 1 160 3 view .LVU45
 160:Core/Src/fmc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157              		.loc 1 160 23 is_stmt 0 view .LVU46
 158 008a 4FF40253 		mov	r3, #8320
 159 008e 3193     		str	r3, [sp, #196]
 161:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 161 3 is_stmt 1 view .LVU47
 161:Core/Src/fmc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 161 24 is_stmt 0 view .LVU48
 162 0090 3296     		str	r6, [sp, #200]
 162:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163              		.loc 1 162 3 is_stmt 1 view .LVU49
 162:Core/Src/fmc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 164              		.loc 1 162 24 is_stmt 0 view .LVU50
 165 0092 0023     		movs	r3, #0
 166 0094 3393     		str	r3, [sp, #204]
 163:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 167              		.loc 1 163 3 is_stmt 1 view .LVU51
 163:Core/Src/fmc.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 168              		.loc 1 163 25 is_stmt 0 view .LVU52
 169 0096 3495     		str	r5, [sp, #208]
 164:Core/Src/fmc.c **** 
 170              		.loc 1 164 3 is_stmt 1 view .LVU53
 164:Core/Src/fmc.c **** 
 171              		.loc 1 164 29 is_stmt 0 view .LVU54
 172 0098 3594     		str	r4, [sp, #212]
 166:Core/Src/fmc.c **** 
 173              		.loc 1 166 3 is_stmt 1 view .LVU55
 174 009a 31A9     		add	r1, sp, #196
 175 009c 3846     		mov	r0, r7
 176 009e FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL4:
 178 00a2 B8E7     		b	.L1
 179              	.L7:
 109:Core/Src/fmc.c ****     }
ARM GAS  /tmp/ccvP5lTB.s 			page 8


 180              		.loc 1 109 7 view .LVU56
 181 00a4 FFF7FEFF 		bl	Error_Handler
 182              	.LVL5:
 183 00a8 C7E7     		b	.L4
 184              	.L9:
 185 00aa 00BF     		.align	2
 186              	.L8:
 187 00ac 00000000 		.word	.LANCHOR0
 188 00b0 00440258 		.word	1476543488
 189 00b4 00100258 		.word	1476530176
 190 00b8 000C0258 		.word	1476529152
 191              		.cfi_endproc
 192              	.LFE145:
 194              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 195              		.align	1
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu fpv5-d16
 201              	HAL_FMC_MspDeInit:
 202              	.LFB147:
 172:Core/Src/fmc.c **** 
 173:Core/Src/fmc.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 174:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 175:Core/Src/fmc.c **** 
 176:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 0 */
 177:Core/Src/fmc.c ****   HAL_FMC_MspInit();
 178:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 179:Core/Src/fmc.c **** 
 180:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspInit 1 */
 181:Core/Src/fmc.c **** }
 182:Core/Src/fmc.c **** 
 183:Core/Src/fmc.c **** static uint32_t FMC_DeInitialized = 0;
 184:Core/Src/fmc.c **** 
 185:Core/Src/fmc.c **** static void HAL_FMC_MspDeInit(void){
 203              		.loc 1 185 36 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 08B5     		push	{r3, lr}
 208              	.LCFI4:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 3, -8
 211              		.cfi_offset 14, -4
 186:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
 187:Core/Src/fmc.c **** 
 188:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 0 */
 189:Core/Src/fmc.c ****   if (FMC_DeInitialized) {
 212              		.loc 1 189 3 view .LVU58
 213              		.loc 1 189 7 is_stmt 0 view .LVU59
 214 0002 0C4B     		ldr	r3, .L14
 215 0004 1B68     		ldr	r3, [r3]
 216              		.loc 1 189 6 view .LVU60
 217 0006 03B1     		cbz	r3, .L13
 218              	.L10:
 190:Core/Src/fmc.c ****     return;
 191:Core/Src/fmc.c ****   }
ARM GAS  /tmp/ccvP5lTB.s 			page 9


 192:Core/Src/fmc.c ****   FMC_DeInitialized = 1;
 193:Core/Src/fmc.c ****   /* Peripheral clock enable */
 194:Core/Src/fmc.c ****   __HAL_RCC_FMC_CLK_DISABLE();
 195:Core/Src/fmc.c **** 
 196:Core/Src/fmc.c ****   /** FMC GPIO Configuration
 197:Core/Src/fmc.c ****   PE7   ------> FMC_D4
 198:Core/Src/fmc.c ****   PE8   ------> FMC_D5
 199:Core/Src/fmc.c ****   PE9   ------> FMC_D6
 200:Core/Src/fmc.c ****   PE10   ------> FMC_D7
 201:Core/Src/fmc.c ****   PE11   ------> FMC_D8
 202:Core/Src/fmc.c ****   PE12   ------> FMC_D9
 203:Core/Src/fmc.c ****   PE13   ------> FMC_D10
 204:Core/Src/fmc.c ****   PE14   ------> FMC_D11
 205:Core/Src/fmc.c ****   PE15   ------> FMC_D12
 206:Core/Src/fmc.c ****   PD8   ------> FMC_D13
 207:Core/Src/fmc.c ****   PD9   ------> FMC_D14
 208:Core/Src/fmc.c ****   PD10   ------> FMC_D15
 209:Core/Src/fmc.c ****   PD13   ------> FMC_A18
 210:Core/Src/fmc.c ****   PD14   ------> FMC_D0
 211:Core/Src/fmc.c ****   PD15   ------> FMC_D1
 212:Core/Src/fmc.c ****   PD0   ------> FMC_D2
 213:Core/Src/fmc.c ****   PD1   ------> FMC_D3
 214:Core/Src/fmc.c ****   PD4   ------> FMC_NOE
 215:Core/Src/fmc.c ****   PD5   ------> FMC_NWE
 216:Core/Src/fmc.c ****   PD7   ------> FMC_NE1
 217:Core/Src/fmc.c ****   */
 218:Core/Src/fmc.c **** 
 219:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 220:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 221:Core/Src/fmc.c ****                           |GPIO_PIN_15);
 222:Core/Src/fmc.c **** 
 223:Core/Src/fmc.c ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 224:Core/Src/fmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 225:Core/Src/fmc.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 226:Core/Src/fmc.c **** 
 227:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
 228:Core/Src/fmc.c **** 
 229:Core/Src/fmc.c ****   /* USER CODE END FMC_MspDeInit 1 */
 230:Core/Src/fmc.c **** }
 219              		.loc 1 230 1 view .LVU61
 220 0008 08BD     		pop	{r3, pc}
 221              	.L13:
 192:Core/Src/fmc.c ****   /* Peripheral clock enable */
 222              		.loc 1 192 3 is_stmt 1 view .LVU62
 192:Core/Src/fmc.c ****   /* Peripheral clock enable */
 223              		.loc 1 192 21 is_stmt 0 view .LVU63
 224 000a 0A4B     		ldr	r3, .L14
 225 000c 0122     		movs	r2, #1
 226 000e 1A60     		str	r2, [r3]
 194:Core/Src/fmc.c **** 
 227              		.loc 1 194 3 is_stmt 1 view .LVU64
 228 0010 094A     		ldr	r2, .L14+4
 229 0012 D2F8D430 		ldr	r3, [r2, #212]
 230 0016 23F48053 		bic	r3, r3, #4096
 231 001a C2F8D430 		str	r3, [r2, #212]
 219:Core/Src/fmc.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 232              		.loc 1 219 3 view .LVU65
ARM GAS  /tmp/ccvP5lTB.s 			page 10


 233 001e 4FF68071 		movw	r1, #65408
 234 0022 0648     		ldr	r0, .L14+8
 235 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 236              	.LVL6:
 223:Core/Src/fmc.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 237              		.loc 1 223 3 view .LVU66
 238 0028 4EF2B371 		movw	r1, #59315
 239 002c 0448     		ldr	r0, .L14+12
 240 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 241              	.LVL7:
 242 0032 E9E7     		b	.L10
 243              	.L15:
 244              		.align	2
 245              	.L14:
 246 0034 00000000 		.word	.LANCHOR1
 247 0038 00440258 		.word	1476543488
 248 003c 00100258 		.word	1476530176
 249 0040 000C0258 		.word	1476529152
 250              		.cfi_endproc
 251              	.LFE147:
 253              		.section	.text.MX_FMC_Init,"ax",%progbits
 254              		.align	1
 255              		.global	MX_FMC_Init
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv5-d16
 261              	MX_FMC_Init:
 262              	.LFB144:
  31:Core/Src/fmc.c ****   /* USER CODE BEGIN FMC_Init 0 */
 263              		.loc 1 31 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 56
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 00B5     		push	{lr}
 268              	.LCFI5:
 269              		.cfi_def_cfa_offset 4
 270              		.cfi_offset 14, -4
 271 0002 8FB0     		sub	sp, sp, #60
 272              	.LCFI6:
 273              		.cfi_def_cfa_offset 64
  36:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 274              		.loc 1 36 3 view .LVU68
  36:Core/Src/fmc.c ****   FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 275              		.loc 1 36 29 is_stmt 0 view .LVU69
 276 0004 0023     		movs	r3, #0
 277 0006 0793     		str	r3, [sp, #28]
 278 0008 0893     		str	r3, [sp, #32]
 279 000a 0993     		str	r3, [sp, #36]
 280 000c 0A93     		str	r3, [sp, #40]
 281 000e 0B93     		str	r3, [sp, #44]
 282 0010 0C93     		str	r3, [sp, #48]
 283 0012 0D93     		str	r3, [sp, #52]
  37:Core/Src/fmc.c **** 
 284              		.loc 1 37 3 is_stmt 1 view .LVU70
  37:Core/Src/fmc.c **** 
 285              		.loc 1 37 29 is_stmt 0 view .LVU71
ARM GAS  /tmp/ccvP5lTB.s 			page 11


 286 0014 0093     		str	r3, [sp]
 287 0016 0193     		str	r3, [sp, #4]
 288 0018 0293     		str	r3, [sp, #8]
 289 001a 0393     		str	r3, [sp, #12]
 290 001c 0493     		str	r3, [sp, #16]
 291 001e 0593     		str	r3, [sp, #20]
 292 0020 0693     		str	r3, [sp, #24]
  45:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 293              		.loc 1 45 3 is_stmt 1 view .LVU72
  45:Core/Src/fmc.c ****   hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 294              		.loc 1 45 19 is_stmt 0 view .LVU73
 295 0022 1A48     		ldr	r0, .L20
 296 0024 1A4A     		ldr	r2, .L20+4
 297 0026 0260     		str	r2, [r0]
  46:Core/Src/fmc.c ****   /* hsram1.Init */
 298              		.loc 1 46 3 is_stmt 1 view .LVU74
  46:Core/Src/fmc.c ****   /* hsram1.Init */
 299              		.loc 1 46 19 is_stmt 0 view .LVU75
 300 0028 02F58272 		add	r2, r2, #260
 301 002c 4260     		str	r2, [r0, #4]
  48:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 302              		.loc 1 48 3 is_stmt 1 view .LVU76
  48:Core/Src/fmc.c ****   hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 303              		.loc 1 48 22 is_stmt 0 view .LVU77
 304 002e 8360     		str	r3, [r0, #8]
  49:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 305              		.loc 1 49 3 is_stmt 1 view .LVU78
  49:Core/Src/fmc.c ****   hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 306              		.loc 1 49 30 is_stmt 0 view .LVU79
 307 0030 C360     		str	r3, [r0, #12]
  50:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 308              		.loc 1 50 3 is_stmt 1 view .LVU80
  50:Core/Src/fmc.c ****   hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 309              		.loc 1 50 26 is_stmt 0 view .LVU81
 310 0032 0361     		str	r3, [r0, #16]
  51:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 311              		.loc 1 51 3 is_stmt 1 view .LVU82
  51:Core/Src/fmc.c ****   hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 312              		.loc 1 51 31 is_stmt 0 view .LVU83
 313 0034 1022     		movs	r2, #16
 314 0036 4261     		str	r2, [r0, #20]
  52:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 315              		.loc 1 52 3 is_stmt 1 view .LVU84
  52:Core/Src/fmc.c ****   hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 316              		.loc 1 52 31 is_stmt 0 view .LVU85
 317 0038 8361     		str	r3, [r0, #24]
  53:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 318              		.loc 1 53 3 is_stmt 1 view .LVU86
  53:Core/Src/fmc.c ****   hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 319              		.loc 1 53 34 is_stmt 0 view .LVU87
 320 003a C361     		str	r3, [r0, #28]
  54:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 321              		.loc 1 54 3 is_stmt 1 view .LVU88
  54:Core/Src/fmc.c ****   hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 322              		.loc 1 54 32 is_stmt 0 view .LVU89
 323 003c 0362     		str	r3, [r0, #32]
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
ARM GAS  /tmp/ccvP5lTB.s 			page 12


 324              		.loc 1 55 3 is_stmt 1 view .LVU90
  55:Core/Src/fmc.c ****   hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 325              		.loc 1 55 30 is_stmt 0 view .LVU91
 326 003e 4FF48051 		mov	r1, #4096
 327 0042 4162     		str	r1, [r0, #36]
  56:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
 328              		.loc 1 56 3 is_stmt 1 view .LVU92
  56:Core/Src/fmc.c ****   hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
 329              		.loc 1 56 26 is_stmt 0 view .LVU93
 330 0044 8362     		str	r3, [r0, #40]
  57:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 331              		.loc 1 57 3 is_stmt 1 view .LVU94
  57:Core/Src/fmc.c ****   hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 332              		.loc 1 57 28 is_stmt 0 view .LVU95
 333 0046 4FF48041 		mov	r1, #16384
 334 004a C162     		str	r1, [r0, #44]
  58:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 335              		.loc 1 58 3 is_stmt 1 view .LVU96
  58:Core/Src/fmc.c ****   hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 336              		.loc 1 58 32 is_stmt 0 view .LVU97
 337 004c 0363     		str	r3, [r0, #48]
  59:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 338              		.loc 1 59 3 is_stmt 1 view .LVU98
  59:Core/Src/fmc.c ****   hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 339              		.loc 1 59 26 is_stmt 0 view .LVU99
 340 004e 4363     		str	r3, [r0, #52]
  60:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 341              		.loc 1 60 3 is_stmt 1 view .LVU100
  60:Core/Src/fmc.c ****   hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 342              		.loc 1 60 31 is_stmt 0 view .LVU101
 343 0050 8363     		str	r3, [r0, #56]
  61:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 344              		.loc 1 61 3 is_stmt 1 view .LVU102
  61:Core/Src/fmc.c ****   hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 345              		.loc 1 61 25 is_stmt 0 view .LVU103
 346 0052 C363     		str	r3, [r0, #60]
  62:Core/Src/fmc.c ****   /* Timing */
 347              		.loc 1 62 3 is_stmt 1 view .LVU104
  62:Core/Src/fmc.c ****   /* Timing */
 348              		.loc 1 62 24 is_stmt 0 view .LVU105
 349 0054 0364     		str	r3, [r0, #64]
  64:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 350              		.loc 1 64 3 is_stmt 1 view .LVU106
  64:Core/Src/fmc.c ****   Timing.AddressHoldTime = 15;
 351              		.loc 1 64 27 is_stmt 0 view .LVU107
 352 0056 0F23     		movs	r3, #15
 353 0058 0793     		str	r3, [sp, #28]
  65:Core/Src/fmc.c ****   Timing.DataSetupTime = 85;
 354              		.loc 1 65 3 is_stmt 1 view .LVU108
  65:Core/Src/fmc.c ****   Timing.DataSetupTime = 85;
 355              		.loc 1 65 26 is_stmt 0 view .LVU109
 356 005a 0893     		str	r3, [sp, #32]
  66:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 10;
 357              		.loc 1 66 3 is_stmt 1 view .LVU110
  66:Core/Src/fmc.c ****   Timing.BusTurnAroundDuration = 10;
 358              		.loc 1 66 24 is_stmt 0 view .LVU111
 359 005c 5521     		movs	r1, #85
ARM GAS  /tmp/ccvP5lTB.s 			page 13


 360 005e 0991     		str	r1, [sp, #36]
  67:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 361              		.loc 1 67 3 is_stmt 1 view .LVU112
  67:Core/Src/fmc.c ****   Timing.CLKDivision = 16;
 362              		.loc 1 67 32 is_stmt 0 view .LVU113
 363 0060 0A21     		movs	r1, #10
 364 0062 0A91     		str	r1, [sp, #40]
  68:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 365              		.loc 1 68 3 is_stmt 1 view .LVU114
  68:Core/Src/fmc.c ****   Timing.DataLatency = 17;
 366              		.loc 1 68 22 is_stmt 0 view .LVU115
 367 0064 0B92     		str	r2, [sp, #44]
  69:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 368              		.loc 1 69 3 is_stmt 1 view .LVU116
  69:Core/Src/fmc.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 369              		.loc 1 69 22 is_stmt 0 view .LVU117
 370 0066 1121     		movs	r1, #17
 371 0068 0C91     		str	r1, [sp, #48]
  70:Core/Src/fmc.c ****   /* ExtTiming */
 372              		.loc 1 70 3 is_stmt 1 view .LVU118
  72:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
 373              		.loc 1 72 3 view .LVU119
  72:Core/Src/fmc.c ****   ExtTiming.AddressHoldTime = 15;
 374              		.loc 1 72 30 is_stmt 0 view .LVU120
 375 006a 0093     		str	r3, [sp]
  73:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 15;
 376              		.loc 1 73 3 is_stmt 1 view .LVU121
  73:Core/Src/fmc.c ****   ExtTiming.DataSetupTime = 15;
 377              		.loc 1 73 29 is_stmt 0 view .LVU122
 378 006c 0193     		str	r3, [sp, #4]
  74:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
 379              		.loc 1 74 3 is_stmt 1 view .LVU123
  74:Core/Src/fmc.c ****   ExtTiming.BusTurnAroundDuration = 0;
 380              		.loc 1 74 27 is_stmt 0 view .LVU124
 381 006e 0293     		str	r3, [sp, #8]
  75:Core/Src/fmc.c ****   ExtTiming.CLKDivision = 16;
 382              		.loc 1 75 3 is_stmt 1 view .LVU125
  76:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
 383              		.loc 1 76 3 view .LVU126
  76:Core/Src/fmc.c ****   ExtTiming.DataLatency = 17;
 384              		.loc 1 76 25 is_stmt 0 view .LVU127
 385 0070 0492     		str	r2, [sp, #16]
  77:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 386              		.loc 1 77 3 is_stmt 1 view .LVU128
  77:Core/Src/fmc.c ****   ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 387              		.loc 1 77 25 is_stmt 0 view .LVU129
 388 0072 0591     		str	r1, [sp, #20]
  78:Core/Src/fmc.c **** 
 389              		.loc 1 78 3 is_stmt 1 view .LVU130
  80:Core/Src/fmc.c ****   {
 390              		.loc 1 80 3 view .LVU131
  80:Core/Src/fmc.c ****   {
 391              		.loc 1 80 7 is_stmt 0 view .LVU132
 392 0074 6A46     		mov	r2, sp
 393 0076 07A9     		add	r1, sp, #28
 394 0078 FFF7FEFF 		bl	HAL_SRAM_Init
 395              	.LVL8:
ARM GAS  /tmp/ccvP5lTB.s 			page 14


  80:Core/Src/fmc.c ****   {
 396              		.loc 1 80 6 view .LVU133
 397 007c 10B9     		cbnz	r0, .L19
 398              	.L16:
  88:Core/Src/fmc.c **** 
 399              		.loc 1 88 1 view .LVU134
 400 007e 0FB0     		add	sp, sp, #60
 401              	.LCFI7:
 402              		.cfi_remember_state
 403              		.cfi_def_cfa_offset 4
 404              		@ sp needed
 405 0080 5DF804FB 		ldr	pc, [sp], #4
 406              	.L19:
 407              	.LCFI8:
 408              		.cfi_restore_state
  82:Core/Src/fmc.c ****   }
 409              		.loc 1 82 5 is_stmt 1 view .LVU135
 410 0084 FFF7FEFF 		bl	Error_Handler
 411              	.LVL9:
  88:Core/Src/fmc.c **** 
 412              		.loc 1 88 1 is_stmt 0 view .LVU136
 413 0088 F9E7     		b	.L16
 414              	.L21:
 415 008a 00BF     		.align	2
 416              	.L20:
 417 008c 00000000 		.word	.LANCHOR2
 418 0090 00400052 		.word	1375748096
 419              		.cfi_endproc
 420              	.LFE144:
 422              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 423              		.align	1
 424              		.global	HAL_SRAM_MspInit
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 428              		.fpu fpv5-d16
 430              	HAL_SRAM_MspInit:
 431              	.LVL10:
 432              	.LFB146:
 173:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 433              		.loc 1 173 54 is_stmt 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 173:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 437              		.loc 1 173 54 is_stmt 0 view .LVU138
 438 0000 08B5     		push	{r3, lr}
 439              	.LCFI9:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 3, -8
 442              		.cfi_offset 14, -4
 177:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 443              		.loc 1 177 3 is_stmt 1 view .LVU139
 444 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 445              	.LVL11:
 181:Core/Src/fmc.c **** 
 446              		.loc 1 181 1 is_stmt 0 view .LVU140
ARM GAS  /tmp/ccvP5lTB.s 			page 15


 447 0006 08BD     		pop	{r3, pc}
 448              		.cfi_endproc
 449              	.LFE146:
 451              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 452              		.align	1
 453              		.global	HAL_SRAM_MspDeInit
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 457              		.fpu fpv5-d16
 459              	HAL_SRAM_MspDeInit:
 460              	.LVL12:
 461              	.LFB148:
 231:Core/Src/fmc.c **** 
 232:Core/Src/fmc.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 462              		.loc 1 232 56 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466              		.loc 1 232 56 is_stmt 0 view .LVU142
 467 0000 08B5     		push	{r3, lr}
 468              	.LCFI10:
 469              		.cfi_def_cfa_offset 8
 470              		.cfi_offset 3, -8
 471              		.cfi_offset 14, -4
 233:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 234:Core/Src/fmc.c **** 
 235:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 0 */
 236:Core/Src/fmc.c ****   HAL_FMC_MspDeInit();
 472              		.loc 1 236 3 is_stmt 1 view .LVU143
 473 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 474              	.LVL13:
 237:Core/Src/fmc.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 238:Core/Src/fmc.c **** 
 239:Core/Src/fmc.c ****   /* USER CODE END SRAM_MspDeInit 1 */
 240:Core/Src/fmc.c **** }
 475              		.loc 1 240 1 is_stmt 0 view .LVU144
 476 0006 08BD     		pop	{r3, pc}
 477              		.cfi_endproc
 478              	.LFE148:
 480              		.global	hsram1
 481              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 482              		.align	2
 483              		.set	.LANCHOR1,. + 0
 486              	FMC_DeInitialized:
 487 0000 00000000 		.space	4
 488              		.section	.bss.FMC_Initialized,"aw",%nobits
 489              		.align	2
 490              		.set	.LANCHOR0,. + 0
 493              	FMC_Initialized:
 494 0000 00000000 		.space	4
 495              		.section	.bss.hsram1,"aw",%nobits
 496              		.align	2
 497              		.set	.LANCHOR2,. + 0
 500              	hsram1:
 501 0000 00000000 		.space	76
 501      00000000 
ARM GAS  /tmp/ccvP5lTB.s 			page 16


 501      00000000 
 501      00000000 
 501      00000000 
 502              		.text
 503              	.Letext0:
 504              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 505              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 506              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 507              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 508              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 509              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 510              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 511              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 512              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h"
 513              		.file 11 "Core/Inc/main.h"
 514              		.file 12 "Core/Inc/fmc.h"
 515              		.file 13 "<built-in>"
ARM GAS  /tmp/ccvP5lTB.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 fmc.c
     /tmp/ccvP5lTB.s:17     .text.HAL_FMC_MspInit:0000000000000000 $t
     /tmp/ccvP5lTB.s:24     .text.HAL_FMC_MspInit:0000000000000000 HAL_FMC_MspInit
     /tmp/ccvP5lTB.s:187    .text.HAL_FMC_MspInit:00000000000000ac $d
     /tmp/ccvP5lTB.s:195    .text.HAL_FMC_MspDeInit:0000000000000000 $t
     /tmp/ccvP5lTB.s:201    .text.HAL_FMC_MspDeInit:0000000000000000 HAL_FMC_MspDeInit
     /tmp/ccvP5lTB.s:246    .text.HAL_FMC_MspDeInit:0000000000000034 $d
     /tmp/ccvP5lTB.s:254    .text.MX_FMC_Init:0000000000000000 $t
     /tmp/ccvP5lTB.s:261    .text.MX_FMC_Init:0000000000000000 MX_FMC_Init
     /tmp/ccvP5lTB.s:417    .text.MX_FMC_Init:000000000000008c $d
     /tmp/ccvP5lTB.s:423    .text.HAL_SRAM_MspInit:0000000000000000 $t
     /tmp/ccvP5lTB.s:430    .text.HAL_SRAM_MspInit:0000000000000000 HAL_SRAM_MspInit
     /tmp/ccvP5lTB.s:452    .text.HAL_SRAM_MspDeInit:0000000000000000 $t
     /tmp/ccvP5lTB.s:459    .text.HAL_SRAM_MspDeInit:0000000000000000 HAL_SRAM_MspDeInit
     /tmp/ccvP5lTB.s:500    .bss.hsram1:0000000000000000 hsram1
     /tmp/ccvP5lTB.s:482    .bss.FMC_DeInitialized:0000000000000000 $d
     /tmp/ccvP5lTB.s:486    .bss.FMC_DeInitialized:0000000000000000 FMC_DeInitialized
     /tmp/ccvP5lTB.s:489    .bss.FMC_Initialized:0000000000000000 $d
     /tmp/ccvP5lTB.s:493    .bss.FMC_Initialized:0000000000000000 FMC_Initialized
     /tmp/ccvP5lTB.s:496    .bss.hsram1:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_SRAM_Init
