// Seed: 3894703471
module module_0 ();
  always $clog2(26);
  ;
  wire id_1;
  logic id_2;
  wire [1 : -1] id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_2 (
    input supply0 id_0[1 : 1 'd0 ?  -1 'b0 : -1],
    input supply0 id_1,
    input wand id_2,
    output wire id_3,
    input tri id_4,
    output uwire id_5,
    input wor id_6,
    input wand id_7
);
  bit id_9, id_10, id_11;
  final id_10 <= -1;
  wire id_12, id_13 = id_13, id_14;
  wire id_15, id_16;
  module_0 modCall_1 ();
endmodule
