{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 23:54:11 2019 " "Info: Processing started: Tue Jul 02 23:54:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[2\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[2\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[0\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[0\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[3\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[3\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[7\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[7\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[1\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[1\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[6\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[6\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD_Display:u1\|LCD_display_string:u1\|dec\[4\] " "Warning: Node \"LCD_Display:u1\|LCD_display_string:u1\|dec\[4\]\" is a latch" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY0 " "Info: Assuming node \"KEY0\" is an undefined clock" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[3\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[3\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[2\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[2\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[1\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[1\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[0\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[0\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:u1\|CLK_400HZ\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25 " "Info: Detected gated clock \"LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:u1\|CHAR_COUNT\[4\] " "Info: Detected ripple clock \"LCD_Display:u1\|CHAR_COUNT\[4\]\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|CHAR_COUNT\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26 " "Info: Detected gated clock \"LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26\" as buffer" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] memory LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 24.06 MHz 41.568 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 24.06 MHz between source register \"LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]\" and destination memory \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0\" (period= 41.568 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.437 ns + Longest register memory " "Info: + Longest register to memory delay is 16.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] 1 REG LCCOMB_X52_Y23_N22 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X52_Y23_N22; Fanout = 11; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.393 ns) 0.663 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~11 2 COMB LCCOMB_X52_Y23_N24 2 " "Info: 2: + IC(0.270 ns) + CELL(0.393 ns) = 0.663 ns; Loc. = LCCOMB_X52_Y23_N24; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.734 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~13 3 COMB LCCOMB_X52_Y23_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.734 ns; Loc. = LCCOMB_X52_Y23_N26; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.805 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~15 4 COMB LCCOMB_X52_Y23_N28 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.805 ns; Loc. = LCCOMB_X52_Y23_N28; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.215 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~16 5 COMB LCCOMB_X52_Y23_N30 10 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.215 ns; Loc. = LCCOMB_X52_Y23_N30; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 1.817 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~48 6 COMB LCCOMB_X51_Y23_N20 2 " "Info: 6: + IC(0.452 ns) + CELL(0.150 ns) = 1.817 ns; Loc. = LCCOMB_X51_Y23_N20; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[16\]~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.414 ns) 2.675 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~15 7 COMB LCCOMB_X52_Y23_N12 2 " "Info: 7: + IC(0.444 ns) + CELL(0.414 ns) = 2.675 ns; Loc. = LCCOMB_X52_Y23_N12; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.834 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~17 8 COMB LCCOMB_X52_Y23_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.834 ns; Loc. = LCCOMB_X52_Y23_N14; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.905 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~19 9 COMB LCCOMB_X52_Y23_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.905 ns; Loc. = LCCOMB_X52_Y23_N16; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.315 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~20 10 COMB LCCOMB_X52_Y23_N18 10 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.315 ns; Loc. = LCCOMB_X52_Y23_N18; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_4_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 4.177 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~39 11 COMB LCCOMB_X50_Y23_N4 2 " "Info: 11: + IC(0.712 ns) + CELL(0.150 ns) = 4.177 ns; Loc. = LCCOMB_X50_Y23_N4; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[20\]~39'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.414 ns) 5.054 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~13 12 COMB LCCOMB_X50_Y23_N18 2 " "Info: 12: + IC(0.463 ns) + CELL(0.414 ns) = 5.054 ns; Loc. = LCCOMB_X50_Y23_N18; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.125 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~15 13 COMB LCCOMB_X50_Y23_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.125 ns; Loc. = LCCOMB_X50_Y23_N20; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.196 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~17 14 COMB LCCOMB_X50_Y23_N22 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.196 ns; Loc. = LCCOMB_X50_Y23_N22; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.267 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~19 15 COMB LCCOMB_X50_Y23_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.267 ns; Loc. = LCCOMB_X50_Y23_N24; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.677 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~20 16 COMB LCCOMB_X50_Y23_N26 10 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 5.677 ns; Loc. = LCCOMB_X50_Y23_N26; Fanout = 10; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_5_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.271 ns) 6.694 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24 17 COMB LCCOMB_X51_Y21_N10 2 " "Info: 17: + IC(0.746 ns) + CELL(0.271 ns) = 6.694 ns; Loc. = LCCOMB_X51_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[25\]~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.393 ns) 7.817 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~13 18 COMB LCCOMB_X50_Y23_N6 2 " "Info: 18: + IC(0.730 ns) + CELL(0.393 ns) = 7.817 ns; Loc. = LCCOMB_X50_Y23_N6; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[1\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.888 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~15 19 COMB LCCOMB_X50_Y23_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.888 ns; Loc. = LCCOMB_X50_Y23_N8; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.959 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~17 20 COMB LCCOMB_X50_Y23_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.959 ns; Loc. = LCCOMB_X50_Y23_N10; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.030 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~19 21 COMB LCCOMB_X50_Y23_N12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.030 ns; Loc. = LCCOMB_X50_Y23_N12; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.440 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~20 22 COMB LCCOMB_X50_Y23_N14 8 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 8.440 ns; Loc. = LCCOMB_X50_Y23_N14; Fanout = 8; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_6_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.150 ns) 9.567 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[31\]~13 23 COMB LCCOMB_X53_Y22_N10 3 " "Info: 23: + IC(0.977 ns) + CELL(0.150 ns) = 9.567 ns; Loc. = LCCOMB_X53_Y22_N10; Fanout = 3; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|StageOut\[31\]~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.393 ns) 10.620 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~15 24 COMB LCCOMB_X51_Y22_N10 2 " "Info: 24: + IC(0.660 ns) + CELL(0.393 ns) = 10.620 ns; Loc. = LCCOMB_X51_Y22_N10; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[2\]~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.691 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~17 25 COMB LCCOMB_X51_Y22_N12 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 10.691 ns; Loc. = LCCOMB_X51_Y22_N12; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[3\]~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.850 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~19 26 COMB LCCOMB_X51_Y22_N14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 10.850 ns; Loc. = LCCOMB_X51_Y22_N14; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[4\]~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.260 ns LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~20 27 COMB LCCOMB_X51_Y22_N16 4 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 11.260 ns; Loc. = LCCOMB_X51_Y22_N16; Fanout = 4; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|lpm_divide:Mod2\|lpm_divide_45m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_ove:divider\|add_sub_7_result_int\[5\]~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/alt_u_div_ove.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.275 ns) 11.815 ns LCD_Display:u1\|LCD_display_string:u1\|Mux4~185 28 COMB LCCOMB_X51_Y22_N22 1 " "Info: 28: + IC(0.280 ns) + CELL(0.275 ns) = 11.815 ns; Loc. = LCCOMB_X51_Y22_N22; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux4~185'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|Mux4~185 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.271 ns) 12.804 ns LCD_Display:u1\|LCD_display_string:u1\|Mux4~186 29 COMB LCCOMB_X52_Y21_N26 1 " "Info: 29: + IC(0.718 ns) + CELL(0.271 ns) = 12.804 ns; Loc. = LCCOMB_X52_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux4~186'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { LCD_Display:u1|LCD_display_string:u1|Mux4~185 LCD_Display:u1|LCD_display_string:u1|Mux4~186 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 13.201 ns LCD_Display:u1\|LCD_display_string:u1\|Mux4~187 30 COMB LCCOMB_X52_Y21_N20 1 " "Info: 30: + IC(0.247 ns) + CELL(0.150 ns) = 13.201 ns; Loc. = LCCOMB_X52_Y21_N20; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux4~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { LCD_Display:u1|LCD_display_string:u1|Mux4~186 LCD_Display:u1|LCD_display_string:u1|Mux4~187 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 13.733 ns LCD_Display:u1\|LCD_display_string:u1\|Mux4~188 31 COMB LCCOMB_X52_Y21_N14 4 " "Info: 31: + IC(0.257 ns) + CELL(0.275 ns) = 13.733 ns; Loc. = LCCOMB_X52_Y21_N14; Fanout = 4; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux4~188'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { LCD_Display:u1|LCD_display_string:u1|Mux4~187 LCD_Display:u1|LCD_display_string:u1|Mux4~188 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 14.270 ns LCD_Display:u1\|Equal1~69 32 COMB LCCOMB_X52_Y21_N0 1 " "Info: 32: + IC(0.262 ns) + CELL(0.275 ns) = 14.270 ns; Loc. = LCCOMB_X52_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1\|Equal1~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { LCD_Display:u1|LCD_display_string:u1|Mux4~188 LCD_Display:u1|Equal1~69 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 14.667 ns LCD_Display:u1\|Equal1~70 33 COMB LCCOMB_X52_Y21_N10 2 " "Info: 33: + IC(0.247 ns) + CELL(0.150 ns) = 14.667 ns; Loc. = LCCOMB_X52_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1\|Equal1~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 15.082 ns LCD_Display:u1\|Add2~127 34 COMB LCCOMB_X52_Y21_N12 6 " "Info: 34: + IC(0.265 ns) + CELL(0.150 ns) = 15.082 ns; Loc. = LCCOMB_X52_Y21_N12; Fanout = 6; COMB Node = 'LCD_Display:u1\|Add2~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 257 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 15.510 ns LCD_Display:u1\|Selector24~10 35 COMB LCCOMB_X52_Y21_N6 2 " "Info: 35: + IC(0.278 ns) + CELL(0.150 ns) = 15.510 ns; Loc. = LCCOMB_X52_Y21_N6; Fanout = 2; COMB Node = 'LCD_Display:u1\|Selector24~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.142 ns) 16.437 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 36 MEM M4K_X55_Y21 8 " "Info: 36: + IC(0.785 ns) + CELL(0.142 ns) = 16.437 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.644 ns ( 46.50 % ) " "Info: Total cell delay = 7.644 ns ( 46.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.793 ns ( 53.50 % ) " "Info: Total interconnect delay = 8.793 ns ( 53.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.437 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|Mux4~185 LCD_Display:u1|LCD_display_string:u1|Mux4~186 LCD_Display:u1|LCD_display_string:u1|Mux4~187 LCD_Display:u1|LCD_display_string:u1|Mux4~188 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.437 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|Mux4~185 {} LCD_Display:u1|LCD_display_string:u1|Mux4~186 {} LCD_Display:u1|LCD_display_string:u1|Mux4~187 {} LCD_Display:u1|LCD_display_string:u1|Mux4~188 {} LCD_Display:u1|Equal1~69 {} LCD_Display:u1|Equal1~70 {} LCD_Display:u1|Add2~127 {} LCD_Display:u1|Selector24~10 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.270ns 0.000ns 0.000ns 0.000ns 0.452ns 0.444ns 0.000ns 0.000ns 0.000ns 0.712ns 0.463ns 0.000ns 0.000ns 0.000ns 0.000ns 0.746ns 0.730ns 0.000ns 0.000ns 0.000ns 0.000ns 0.977ns 0.660ns 0.000ns 0.000ns 0.000ns 0.280ns 0.718ns 0.247ns 0.257ns 0.262ns 0.247ns 0.265ns 0.278ns 0.785ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.410ns 0.275ns 0.271ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.312 ns - Smallest " "Info: - Smallest clock skew is -4.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.568 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 5.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 3.746 ns LCD_Display:u1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G13 37 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.689 ns) 5.568 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 4 MEM M4K_X55_Y21 8 " "Info: 4: + IC(1.133 ns) + CELL(0.689 ns) = 5.568 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 43.73 % ) " "Info: Total cell delay = 2.435 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.133 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.133 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.880 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.787 ns) 4.920 ns LCD_Display:u1\|CHAR_COUNT\[2\] 3 REG LCFF_X52_Y21_N5 21 " "Info: 3: + IC(1.540 ns) + CELL(0.787 ns) = 4.920 ns; Loc. = LCFF_X52_Y21_N5; Fanout = 21; REG Node = 'LCD_Display:u1\|CHAR_COUNT\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 5.972 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25 4 COMB LCCOMB_X51_Y21_N26 1 " "Info: 4: + IC(0.777 ns) + CELL(0.275 ns) = 5.972 ns; Loc. = LCCOMB_X51_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.366 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26 5 COMB LCCOMB_X51_Y21_N12 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.366 ns; Loc. = LCCOMB_X51_Y21_N12; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 8.183 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26clkctrl 6 COMB CLKCTRL_G15 8 " "Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.183 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.150 ns) 9.880 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[5\] 7 REG LCCOMB_X52_Y23_N22 11 " "Info: 7: + IC(1.547 ns) + CELL(0.150 ns) = 9.880 ns; Loc. = LCCOMB_X52_Y23_N22; Fanout = 11; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.108 ns ( 31.46 % ) " "Info: Total cell delay = 3.108 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.772 ns ( 68.54 % ) " "Info: Total interconnect delay = 6.772 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.880 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.880 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[5] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.547ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.880 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.880 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[5] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.547ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.437 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 LCD_Display:u1|LCD_display_string:u1|Mux4~185 LCD_Display:u1|LCD_display_string:u1|Mux4~186 LCD_Display:u1|LCD_display_string:u1|Mux4~187 LCD_Display:u1|LCD_display_string:u1|Mux4~188 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.437 ns" { LCD_Display:u1|LCD_display_string:u1|dec[5] {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~11 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~16 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[31]~13 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~15 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~17 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~19 {} LCD_Display:u1|LCD_display_string:u1|lpm_divide:Mod2|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~20 {} LCD_Display:u1|LCD_display_string:u1|Mux4~185 {} LCD_Display:u1|LCD_display_string:u1|Mux4~186 {} LCD_Display:u1|LCD_display_string:u1|Mux4~187 {} LCD_Display:u1|LCD_display_string:u1|Mux4~188 {} LCD_Display:u1|Equal1~69 {} LCD_Display:u1|Equal1~70 {} LCD_Display:u1|Add2~127 {} LCD_Display:u1|Selector24~10 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.270ns 0.000ns 0.000ns 0.000ns 0.452ns 0.444ns 0.000ns 0.000ns 0.000ns 0.712ns 0.463ns 0.000ns 0.000ns 0.000ns 0.000ns 0.746ns 0.730ns 0.000ns 0.000ns 0.000ns 0.000ns 0.977ns 0.660ns 0.000ns 0.000ns 0.000ns 0.280ns 0.718ns 0.247ns 0.257ns 0.262ns 0.247ns 0.265ns 0.278ns 0.785ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.410ns 0.275ns 0.271ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.880 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.880 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[5] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.547ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY0 memory memory LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0 LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0 210.08 MHz Internal " "Info: Clock \"KEY0\" Internal fmax is restricted to 210.08 MHz between source memory \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.38 ns 2.38 ns 4.76 ns " "Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X55_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y21; Fanout = 1; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X55_Y21 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X55_Y21; Fanout = 0; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY0 destination 2.901 ns + Shortest memory " "Info: + Shortest clock path from clock \"KEY0\" to destination memory is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns KEY0 1 CLK PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 1; CLK Node = 'KEY0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns KEY0~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'KEY0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { KEY0 KEY0~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.635 ns) 2.901 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X55_Y21 0 " "Info: 3: + IC(1.163 ns) + CELL(0.635 ns) = 2.901 ns; Loc. = M4K_X55_Y21; Fanout = 0; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 55.98 % ) " "Info: Total cell delay = 1.624 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 44.02 % ) " "Info: Total interconnect delay = 1.277 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY0 source 2.926 ns - Longest memory " "Info: - Longest clock path from clock \"KEY0\" to source memory is 2.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns KEY0 1 CLK PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 1; CLK Node = 'KEY0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns KEY0~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'KEY0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { KEY0 KEY0~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.660 ns) 2.926 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X55_Y21 1 " "Info: 3: + IC(1.163 ns) + CELL(0.660 ns) = 2.926 ns; Loc. = M4K_X55_Y21; Fanout = 1; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 56.36 % ) " "Info: Total cell delay = 1.649 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 43.64 % ) " "Info: Total interconnect delay = 1.277 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.926 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.926 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { KEY0 KEY0~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.926 ns" { KEY0 {} KEY0~combout {} KEY0~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.163ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Reset_Delay:r0\|oRESET LCD_Display:u1\|LCD_E CLOCK_50 704 ps " "Info: Found hold time violation between source  pin or register \"Reset_Delay:r0\|oRESET\" and destination pin or register \"LCD_Display:u1\|LCD_E\" for clock \"CLOCK_50\" (Hold time is 704 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.667 ns + Largest " "Info: + Largest clock skew is 2.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.470 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 5.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 3.746 ns LCD_Display:u1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G13 37 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.537 ns) 5.470 ns LCD_Display:u1\|LCD_E 4 REG LCFF_X50_Y20_N17 2 " "Info: 4: + IC(1.187 ns) + CELL(0.537 ns) = 5.470 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 2; REG Node = 'LCD_Display:u1\|LCD_E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_E } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 41.74 % ) " "Info: Total cell delay = 2.283 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns ( 58.26 % ) " "Info: Total interconnect delay = 3.187 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_E {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.803 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G14 41 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.537 ns) 2.803 ns Reset_Delay:r0\|oRESET 3 REG LCFF_X49_Y9_N29 29 " "Info: 3: + IC(1.195 ns) + CELL(0.537 ns) = 2.803 ns; Loc. = LCFF_X49_Y9_N29; Fanout = 29; REG Node = 'Reset_Delay:r0\|oRESET'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { CLOCK_50~clkctrl Reset_Delay:r0|oRESET } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.37 % ) " "Info: Total cell delay = 1.496 ns ( 53.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.63 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.112ns 1.195ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_E {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.112ns 1.195ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 413 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.979 ns - Shortest register register " "Info: - Shortest register to register delay is 1.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:r0\|oRESET 1 REG LCFF_X49_Y9_N29 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y9_N29; Fanout = 29; REG Node = 'Reset_Delay:r0\|oRESET'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:r0|oRESET } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.416 ns) 1.895 ns LCD_Display:u1\|LCD_E~71 2 COMB LCCOMB_X50_Y20_N16 1 " "Info: 2: + IC(1.479 ns) + CELL(0.416 ns) = 1.895 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_E~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { Reset_Delay:r0|oRESET LCD_Display:u1|LCD_E~71 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.979 ns LCD_Display:u1\|LCD_E 3 REG LCFF_X50_Y20_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.979 ns; Loc. = LCFF_X50_Y20_N17; Fanout = 2; REG Node = 'LCD_Display:u1\|LCD_E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:u1|LCD_E~71 LCD_Display:u1|LCD_E } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 25.27 % ) " "Info: Total cell delay = 0.500 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.479 ns ( 74.73 % ) " "Info: Total interconnect delay = 1.479 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.979 ns" { Reset_Delay:r0|oRESET LCD_Display:u1|LCD_E~71 LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.979 ns" { Reset_Delay:r0|oRESET {} LCD_Display:u1|LCD_E~71 {} LCD_Display:u1|LCD_E {} } { 0.000ns 1.479ns 0.000ns } { 0.000ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 69 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_E {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.187ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|oRESET } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|oRESET {} } { 0.000ns 0.000ns 0.112ns 1.195ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.979 ns" { Reset_Delay:r0|oRESET LCD_Display:u1|LCD_E~71 LCD_Display:u1|LCD_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.979 ns" { Reset_Delay:r0|oRESET {} LCD_Display:u1|LCD_E~71 {} LCD_Display:u1|LCD_E {} } { 0.000ns 1.479ns 0.000ns } { 0.000ns 0.416ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 SW\[4\] CLOCK_50 7.692 ns memory " "Info: tsu for memory \"LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0\" (data pin = \"SW\[4\]\", clock pin = \"CLOCK_50\") is 7.692 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.225 ns + Longest pin memory " "Info: + Longest pin to memory delay is 13.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[4\] 1 PIN PIN_AC26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 3; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.178 ns) + CELL(0.438 ns) 7.448 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~857 2 COMB LCCOMB_X52_Y20_N26 1 " "Info: 2: + IC(6.178 ns) + CELL(0.438 ns) = 7.448 ns; Loc. = LCCOMB_X52_Y20_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~857'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { SW[4] LCD_Display:u1|LCD_display_string:u1|Mux7~857 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 7.840 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~858 3 COMB LCCOMB_X52_Y20_N28 2 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 7.840 ns; Loc. = LCCOMB_X52_Y20_N28; Fanout = 2; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~858'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~857 LCD_Display:u1|LCD_display_string:u1|Mux7~858 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.436 ns) 9.020 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~859 4 COMB LCCOMB_X53_Y21_N22 1 " "Info: 4: + IC(0.744 ns) + CELL(0.436 ns) = 9.020 ns; Loc. = LCCOMB_X53_Y21_N22; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~859'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~858 LCD_Display:u1|LCD_display_string:u1|Mux7~859 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.420 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~860 5 COMB LCCOMB_X53_Y21_N0 1 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 9.420 ns; Loc. = LCCOMB_X53_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~860'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~859 LCD_Display:u1|LCD_display_string:u1|Mux7~860 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.820 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~861 6 COMB LCCOMB_X53_Y21_N26 1 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 9.820 ns; Loc. = LCCOMB_X53_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~861'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~860 LCD_Display:u1|LCD_display_string:u1|Mux7~861 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 10.212 ns LCD_Display:u1\|LCD_display_string:u1\|Mux7~862 7 COMB LCCOMB_X53_Y21_N28 6 " "Info: 7: + IC(0.242 ns) + CELL(0.150 ns) = 10.212 ns; Loc. = LCCOMB_X53_Y21_N28; Fanout = 6; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|Mux7~862'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~861 LCD_Display:u1|LCD_display_string:u1|Mux7~862 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.371 ns) 11.058 ns LCD_Display:u1\|Equal1~69 8 COMB LCCOMB_X52_Y21_N0 1 " "Info: 8: + IC(0.475 ns) + CELL(0.371 ns) = 11.058 ns; Loc. = LCCOMB_X52_Y21_N0; Fanout = 1; COMB Node = 'LCD_Display:u1\|Equal1~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { LCD_Display:u1|LCD_display_string:u1|Mux7~862 LCD_Display:u1|Equal1~69 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 11.455 ns LCD_Display:u1\|Equal1~70 9 COMB LCCOMB_X52_Y21_N10 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 11.455 ns; Loc. = LCCOMB_X52_Y21_N10; Fanout = 2; COMB Node = 'LCD_Display:u1\|Equal1~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 11.870 ns LCD_Display:u1\|Add2~127 10 COMB LCCOMB_X52_Y21_N12 6 " "Info: 10: + IC(0.265 ns) + CELL(0.150 ns) = 11.870 ns; Loc. = LCCOMB_X52_Y21_N12; Fanout = 6; COMB Node = 'LCD_Display:u1\|Add2~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 257 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 12.298 ns LCD_Display:u1\|Selector24~10 11 COMB LCCOMB_X52_Y21_N6 2 " "Info: 11: + IC(0.278 ns) + CELL(0.150 ns) = 12.298 ns; Loc. = LCCOMB_X52_Y21_N6; Fanout = 2; COMB Node = 'LCD_Display:u1\|Selector24~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.142 ns) 13.225 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 12 MEM M4K_X55_Y21 8 " "Info: 12: + IC(0.785 ns) + CELL(0.142 ns) = 13.225 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.269 ns ( 24.72 % ) " "Info: Total cell delay = 3.269 ns ( 24.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.956 ns ( 75.28 % ) " "Info: Total interconnect delay = 9.956 ns ( 75.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { SW[4] LCD_Display:u1|LCD_display_string:u1|Mux7~857 LCD_Display:u1|LCD_display_string:u1|Mux7~858 LCD_Display:u1|LCD_display_string:u1|Mux7~859 LCD_Display:u1|LCD_display_string:u1|Mux7~860 LCD_Display:u1|LCD_display_string:u1|Mux7~861 LCD_Display:u1|LCD_display_string:u1|Mux7~862 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { SW[4] {} SW[4]~combout {} LCD_Display:u1|LCD_display_string:u1|Mux7~857 {} LCD_Display:u1|LCD_display_string:u1|Mux7~858 {} LCD_Display:u1|LCD_display_string:u1|Mux7~859 {} LCD_Display:u1|LCD_display_string:u1|Mux7~860 {} LCD_Display:u1|LCD_display_string:u1|Mux7~861 {} LCD_Display:u1|LCD_display_string:u1|Mux7~862 {} LCD_Display:u1|Equal1~69 {} LCD_Display:u1|Equal1~70 {} LCD_Display:u1|Add2~127 {} LCD_Display:u1|Selector24~10 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 6.178ns 0.242ns 0.744ns 0.250ns 0.250ns 0.242ns 0.475ns 0.247ns 0.265ns 0.278ns 0.785ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.436ns 0.150ns 0.150ns 0.150ns 0.371ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.568 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination memory is 5.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 3.746 ns LCD_Display:u1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G13 37 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.689 ns) 5.568 ns LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0 4 MEM M4K_X55_Y21 8 " "Info: 4: + IC(1.133 ns) + CELL(0.689 ns) = 5.568 ns; Loc. = M4K_X55_Y21; Fanout = 8; MEM Node = 'LCD_Display:u1\|LCD_display_string:u1\|altsyncram:regs_rtl_0\|altsyncram_m8g1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m8g1.tdf" "" { Text "C:/Users/黎/Desktop/康老师/src/db/altsyncram_m8g1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 43.73 % ) " "Info: Total cell delay = 2.435 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.133 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.133 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.225 ns" { SW[4] LCD_Display:u1|LCD_display_string:u1|Mux7~857 LCD_Display:u1|LCD_display_string:u1|Mux7~858 LCD_Display:u1|LCD_display_string:u1|Mux7~859 LCD_Display:u1|LCD_display_string:u1|Mux7~860 LCD_Display:u1|LCD_display_string:u1|Mux7~861 LCD_Display:u1|LCD_display_string:u1|Mux7~862 LCD_Display:u1|Equal1~69 LCD_Display:u1|Equal1~70 LCD_Display:u1|Add2~127 LCD_Display:u1|Selector24~10 LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.225 ns" { SW[4] {} SW[4]~combout {} LCD_Display:u1|LCD_display_string:u1|Mux7~857 {} LCD_Display:u1|LCD_display_string:u1|Mux7~858 {} LCD_Display:u1|LCD_display_string:u1|Mux7~859 {} LCD_Display:u1|LCD_display_string:u1|Mux7~860 {} LCD_Display:u1|LCD_display_string:u1|Mux7~861 {} LCD_Display:u1|LCD_display_string:u1|Mux7~862 {} LCD_Display:u1|Equal1~69 {} LCD_Display:u1|Equal1~70 {} LCD_Display:u1|Add2~127 {} LCD_Display:u1|Selector24~10 {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 6.178ns 0.242ns 0.744ns 0.250ns 0.250ns 0.242ns 0.475ns 0.247ns 0.265ns 0.278ns 0.785ns } { 0.000ns 0.832ns 0.438ns 0.150ns 0.436ns 0.150ns 0.150ns 0.150ns 0.371ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|LCD_display_string:u1|altsyncram:regs_rtl_0|altsyncram_m8g1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.133ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.689ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_DATA\[2\] LCD_Display:u1\|DATA_BUS_VALUE\[2\] 13.953 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_DATA\[2\]\" through register \"LCD_Display:u1\|DATA_BUS_VALUE\[2\]\" is 13.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.475 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.000 ns) 3.746 ns LCD_Display:u1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G13 37 " "Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 3.746 ns; Loc. = CLKCTRL_G13; Fanout = 37; COMB Node = 'LCD_Display:u1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.537 ns) 5.475 ns LCD_Display:u1\|DATA_BUS_VALUE\[2\] 4 REG LCFF_X50_Y21_N15 2 " "Info: 4: + IC(1.192 ns) + CELL(0.537 ns) = 5.475 ns; Loc. = LCFF_X50_Y21_N15; Fanout = 2; REG Node = 'LCD_Display:u1\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 41.70 % ) " "Info: Total cell delay = 2.283 ns ( 41.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.192 ns ( 58.30 % ) " "Info: Total interconnect delay = 3.192 ns ( 58.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.475 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.475 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.192ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.228 ns + Longest register pin " "Info: + Longest register to pin delay is 8.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:u1\|DATA_BUS_VALUE\[2\] 1 REG LCFF_X50_Y21_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y21_N15; Fanout = 2; REG Node = 'LCD_Display:u1\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:u1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.566 ns) + CELL(2.662 ns) 8.228 ns LCD_DATA\[2\] 2 PIN PIN_D2 0 " "Info: 2: + IC(5.566 ns) + CELL(2.662 ns) = 8.228 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'LCD_DATA\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] LCD_DATA[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 32.35 % ) " "Info: Total cell delay = 2.662 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.566 ns ( 67.65 % ) " "Info: Total interconnect delay = 5.566 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] LCD_DATA[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] {} LCD_DATA[2] {} } { 0.000ns 5.566ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.475 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CLK_400HZ~clkctrl LCD_Display:u1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.475 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CLK_400HZ~clkctrl {} LCD_Display:u1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.847ns 1.153ns 1.192ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] LCD_DATA[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { LCD_Display:u1|DATA_BUS_VALUE[2] {} LCD_DATA[2] {} } { 0.000ns 5.566ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "LCD_Display:u1\|LCD_display_string:u1\|dec\[0\] SW\[0\] CLOCK_50 2.679 ns register " "Info: th for register \"LCD_Display:u1\|LCD_display_string:u1\|dec\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 2.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.994 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 9.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.787 ns) 2.593 ns LCD_Display:u1\|CLK_400HZ 2 REG LCFF_X52_Y3_N29 7 " "Info: 2: + IC(0.847 ns) + CELL(0.787 ns) = 2.593 ns; Loc. = LCFF_X52_Y3_N29; Fanout = 7; REG Node = 'LCD_Display:u1\|CLK_400HZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.787 ns) 4.920 ns LCD_Display:u1\|CHAR_COUNT\[2\] 3 REG LCFF_X52_Y21_N5 21 " "Info: 3: + IC(1.540 ns) + CELL(0.787 ns) = 4.920 ns; Loc. = LCFF_X52_Y21_N5; Fanout = 21; REG Node = 'LCD_Display:u1\|CHAR_COUNT\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 5.972 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25 4 COMB LCCOMB_X51_Y21_N26 1 " "Info: 4: + IC(0.777 ns) + CELL(0.275 ns) = 5.972 ns; Loc. = LCCOMB_X51_Y21_N26; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.366 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26 5 COMB LCCOMB_X51_Y21_N12 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.366 ns; Loc. = LCCOMB_X51_Y21_N12; Fanout = 1; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.000 ns) 8.183 ns LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26clkctrl 6 COMB CLKCTRL_G15 8 " "Info: 6: + IC(1.817 ns) + CELL(0.000 ns) = 8.183 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'LCD_Display:u1\|LCD_display_string:u1\|WideOr0~26clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.275 ns) 9.994 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[0\] 7 REG LCCOMB_X57_Y21_N24 1 " "Info: 7: + IC(1.536 ns) + CELL(0.275 ns) = 9.994 ns; Loc. = LCCOMB_X57_Y21_N24; Fanout = 1; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.233 ns ( 32.35 % ) " "Info: Total cell delay = 3.233 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.761 ns ( 67.65 % ) " "Info: Total interconnect delay = 6.761 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.994 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.994 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[0] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.536ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.315 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SW\[0\] 1 PIN PIN_AA23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.074 ns) + CELL(0.419 ns) 7.315 ns LCD_Display:u1\|LCD_display_string:u1\|dec\[0\] 2 REG LCCOMB_X57_Y21_N24 1 " "Info: 2: + IC(6.074 ns) + CELL(0.419 ns) = 7.315 ns; Loc. = LCCOMB_X57_Y21_N24; Fanout = 1; REG Node = 'LCD_Display:u1\|LCD_display_string:u1\|dec\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { SW[0] LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "lcd_driver.v" "" { Text "C:/Users/黎/Desktop/康老师/src/lcd_driver.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.241 ns ( 16.97 % ) " "Info: Total cell delay = 1.241 ns ( 16.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.074 ns ( 83.03 % ) " "Info: Total interconnect delay = 6.074 ns ( 83.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.315 ns" { SW[0] LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.315 ns" { SW[0] {} SW[0]~combout {} LCD_Display:u1|LCD_display_string:u1|dec[0] {} } { 0.000ns 0.000ns 6.074ns } { 0.000ns 0.822ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.994 ns" { CLOCK_50 LCD_Display:u1|CLK_400HZ LCD_Display:u1|CHAR_COUNT[2] LCD_Display:u1|LCD_display_string:u1|WideOr0~25 LCD_Display:u1|LCD_display_string:u1|WideOr0~26 LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.994 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:u1|CLK_400HZ {} LCD_Display:u1|CHAR_COUNT[2] {} LCD_Display:u1|LCD_display_string:u1|WideOr0~25 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26 {} LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl {} LCD_Display:u1|LCD_display_string:u1|dec[0] {} } { 0.000ns 0.000ns 0.847ns 1.540ns 0.777ns 0.244ns 1.817ns 1.536ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.275ns 0.150ns 0.000ns 0.275ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.315 ns" { SW[0] LCD_Display:u1|LCD_display_string:u1|dec[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.315 ns" { SW[0] {} SW[0]~combout {} LCD_Display:u1|LCD_display_string:u1|dec[0] {} } { 0.000ns 0.000ns 6.074ns } { 0.000ns 0.822ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 23:54:13 2019 " "Info: Processing ended: Tue Jul 02 23:54:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
