#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jul 18 21:28:24 2018
# Process ID: 18236
# Current directory: C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.runs/synth_1
# Command line: vivado.exe -log toptest.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toptest.tcl
# Log file: C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.runs/synth_1/toptest.vds
# Journal file: C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toptest.tcl -notrace
Command: synth_design -top toptest -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 359.047 ; gain = 99.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toptest' [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/sources_1/new/toptest.v:60]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/sources_1/new/seven_seg.v:32]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/sources_1/new/seven_seg.v:86]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (1#1) [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/sources_1/new/seven_seg.v:32]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/sources_1/new/top.v:17]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/sources_1/new/top.v:17]
INFO: [Synth 8-6155] done synthesizing module 'toptest' (3#1) [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/sources_1/new/toptest.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 413.078 ; gain = 153.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 413.078 ; gain = 153.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 413.078 ; gain = 153.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/constrs_1/imports/Projects/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toptest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toptest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 743.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 743.402 ; gain = 484.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 743.402 ; gain = 484.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 743.402 ; gain = 484.246
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sseg_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outcnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'sseg_temp_reg' [C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.srcs/sources_1/new/seven_seg.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 743.402 ; gain = 484.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Utop/outcnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[6]) is unused and will be removed from module toptest.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[5]) is unused and will be removed from module toptest.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[4]) is unused and will be removed from module toptest.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[3]) is unused and will be removed from module toptest.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[2]) is unused and will be removed from module toptest.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[1]) is unused and will be removed from module toptest.
WARNING: [Synth 8-3332] Sequential element (Useven_seg/sseg_temp_reg[0]) is unused and will be removed from module toptest.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 743.402 ; gain = 484.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 743.402 ; gain = 484.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 763.508 ; gain = 504.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 765.043 ; gain = 505.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 765.043 ; gain = 505.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 765.043 ; gain = 505.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 765.043 ; gain = 505.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 765.043 ; gain = 505.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 765.043 ; gain = 505.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 765.043 ; gain = 505.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     3|
|6     |LUT4   |    19|
|7     |LUT5   |     7|
|8     |LUT6   |    16|
|9     |FDRE   |    94|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |   180|
|2     |  Useven_seg |seven_seg |    28|
|3     |  Utop       |top       |   137|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 765.043 ; gain = 505.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 765.043 ; gain = 175.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 765.043 ; gain = 505.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 40 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 765.043 ; gain = 519.031
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/Projects/UltraSonic/UltraSonic.runs/synth_1/toptest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toptest_utilization_synth.rpt -pb toptest_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 765.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 21:29:17 2018...
