// Seed: 1294758940
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
  logic id_3;
  ;
  assign id_3 = 1 == id_0;
  logic id_4;
  ;
  wire id_5;
  wire id_6;
  assign module_1.id_0 = 0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0#(
        .id_12(1 - 1),
        .id_13(1),
        .id_14(-1 & 1 & 1),
        .id_15(1),
        .id_16(1),
        .id_17(1),
        .id_18((1 - 1))
    ),
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    input wire id_6,
    output wand id_7,
    output logic id_8,
    input tri id_9,
    output tri id_10
);
  initial id_8 <= -1'b0;
  module_0 modCall_1 (
      id_4,
      id_9
  );
endmodule
