#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec  9 23:00:51 2019
# Process ID: 1205
# Current directory: /home/brad/vivado-projects/verilog_fir_8tap/verilog_fir_8tap.runs/synth_1
# Command line: vivado -log fir_8tap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_8tap.tcl
# Log file: /home/brad/vivado-projects/verilog_fir_8tap/verilog_fir_8tap.runs/synth_1/fir_8tap.vds
# Journal file: /home/brad/vivado-projects/verilog_fir_8tap/verilog_fir_8tap.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fir_8tap.tcl -notrace
Command: synth_design -top fir_8tap -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1222 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.922 ; gain = 64.996 ; free physical = 998 ; free virtual = 2666
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_8tap' [/home/brad/ChiselProjects/chisel-kernel/comparison_kernels/fir_8tap/fir_8tap.v:1]
INFO: [Synth 8-638] synthesizing module 'DFF' [/home/brad/ChiselProjects/chisel-kernel/comparison_kernels/fir_8tap/DFF.v:1]
INFO: [Synth 8-256] done synthesizing module 'DFF' (1#1) [/home/brad/ChiselProjects/chisel-kernel/comparison_kernels/fir_8tap/DFF.v:1]
INFO: [Synth 8-256] done synthesizing module 'fir_8tap' (2#1) [/home/brad/ChiselProjects/chisel-kernel/comparison_kernels/fir_8tap/fir_8tap.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.422 ; gain = 105.496 ; free physical = 1008 ; free virtual = 2676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.422 ; gain = 105.496 ; free physical = 1008 ; free virtual = 2676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.426 ; gain = 113.500 ; free physical = 1008 ; free virtual = 2676
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Yout_reg was removed.  [/home/brad/ChiselProjects/chisel-kernel/comparison_kernels/fir_8tap/fir_8tap.v:53]
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.434 ; gain = 121.508 ; free physical = 1007 ; free virtual = 2675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
       2 Input     16 Bit       Adders := 3     
+---Registers : 
                   16 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_8tap 
Detailed RTL Component Info : 
+---Adders : 
       2 Input     16 Bit       Adders := 3     
+---Registers : 
                   16 Bit    Registers := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
                   16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'dff1/Q_reg[7]' (FD) to 'dff1/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff1/Q_reg[8]' (FD) to 'dff1/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff1/Q_reg[9]' (FD) to 'dff1/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff1/Q_reg[10]' (FD) to 'dff1/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff1/Q_reg[11]' (FD) to 'dff1/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff1/Q_reg[12]' (FD) to 'dff1/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff1/Q_reg[13]' (FD) to 'dff1/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff1/Q_reg[14]' (FD) to 'dff1/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff2/Q_reg[9]' (FD) to 'dff2/Q_reg[10]'
INFO: [Synth 8-3886] merging instance 'dff2/Q_reg[10]' (FD) to 'dff2/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'dff2/Q_reg[11]' (FD) to 'dff2/Q_reg[12]'
INFO: [Synth 8-3886] merging instance 'dff2/Q_reg[12]' (FD) to 'dff2/Q_reg[13]'
INFO: [Synth 8-3886] merging instance 'dff2/Q_reg[13]' (FD) to 'dff2/Q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dff2/Q_reg[14]' (FD) to 'dff2/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff3/Q_reg[10]' (FD) to 'dff3/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'dff3/Q_reg[11]' (FD) to 'dff3/Q_reg[12]'
INFO: [Synth 8-3886] merging instance 'dff3/Q_reg[12]' (FD) to 'dff3/Q_reg[13]'
INFO: [Synth 8-3886] merging instance 'dff3/Q_reg[13]' (FD) to 'dff3/Q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dff3/Q_reg[14]' (FD) to 'dff3/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff4/Q_reg[11]' (FD) to 'dff4/Q_reg[12]'
INFO: [Synth 8-3886] merging instance 'dff4/Q_reg[12]' (FD) to 'dff4/Q_reg[13]'
INFO: [Synth 8-3886] merging instance 'dff4/Q_reg[13]' (FD) to 'dff4/Q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dff4/Q_reg[14]' (FD) to 'dff4/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff5/Q_reg[12]' (FD) to 'dff5/Q_reg[13]'
INFO: [Synth 8-3886] merging instance 'dff5/Q_reg[13]' (FD) to 'dff5/Q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dff5/Q_reg[14]' (FD) to 'dff5/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff6/Q_reg[13]' (FD) to 'dff6/Q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dff6/Q_reg[14]' (FD) to 'dff6/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dff7/Q_reg[14]' (FD) to 'dff7/Q_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 863 ; free virtual = 2531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 862 ; free virtual = 2530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 861 ; free virtual = 2529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 861 ; free virtual = 2529
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 861 ; free virtual = 2529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 861 ; free virtual = 2529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 861 ; free virtual = 2529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 861 ; free virtual = 2529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 861 ; free virtual = 2529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |     8|
|4     |LUT2   |    73|
|5     |LUT3   |     6|
|6     |LUT4   |     8|
|7     |LUT5   |     2|
|8     |LUT6   |     4|
|9     |FDRE   |    99|
|10    |IBUF   |     9|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   253|
|2     |  dff1   |DFF    |    20|
|3     |  dff2   |DFF_0  |    24|
|4     |  dff3   |DFF_1  |    26|
|5     |  dff4   |DFF_2  |    27|
|6     |  dff5   |DFF_3  |    31|
|7     |  dff6   |DFF_4  |    32|
|8     |  dff7   |DFF_5  |    37|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 861 ; free virtual = 2529
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.559 ; gain = 232.633 ; free physical = 864 ; free virtual = 2531
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.566 ; gain = 232.633 ; free physical = 864 ; free virtual = 2531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.559 ; gain = 318.219 ; free physical = 804 ; free virtual = 2472
INFO: [Common 17-1381] The checkpoint '/home/brad/vivado-projects/verilog_fir_8tap/verilog_fir_8tap.runs/synth_1/fir_8tap.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1426.570 ; gain = 0.000 ; free physical = 812 ; free virtual = 2480
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 23:01:17 2019...
