// Seed: 2055548345
module module_0 (
    input uwire id_0,
    input tri0 id_1
    , id_9,
    input wand id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5
    , id_10,
    input supply1 id_6,
    output tri0 id_7
);
  wire id_11;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wand id_2,
    input wire id_3,
    output wire id_4,
    input supply0 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input uwire id_8,
    inout supply0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    output wor id_14,
    output logic id_15,
    input wire id_16
);
  final
    @(posedge -1 or posedge 1) begin : LABEL_0
      if (1 - -1) id_15 = id_3;
    end
  assign id_15 = id_0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_1,
      id_5,
      id_8,
      id_1
  );
endmodule
