Voltageboard settings: [1.1, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 34605772497, 'ColConfig1': 60951882640, 'ColConfig2': 46140120418, 'ColConfig3': 53669388124, 'ColConfig4': 63212012530, 'ColConfig5': 66417570346, 'ColConfig6': 68038882846, 'ColConfig7': 47729065702, 'ColConfig8': 59945999166, 'ColConfig9': 55820206162, 'ColConfig10': 68144843706, 'ColConfig11': 48030561194, 'ColConfig12': 49190318632, 'ColConfig13': 36502151100, 'ColConfig14': 53481254244, 'ColConfig15': 68039523890, 'ColConfig16': 43169140558, 'ColConfig17': 40262844334, 'ColConfig18': 40707875710, 'ColConfig19': 57029854170, 'ColConfig20': 37915145648, 'ColConfig21': 45894180094, 'ColConfig22': 53575929482, 'ColConfig23': 48049913754, 'ColConfig24': 58350780042, 'ColConfig25': 58448658238, 'ColConfig26': 62184751034, 'ColConfig27': 68417478330, 'ColConfig28': 64424344062, 'ColConfig29': 51526950910, 'ColConfig30': 63349587066, 'ColConfig31': 67509157886, 'ColConfig32': 59591622654, 'ColConfig33': 67637215230, 'ColConfig34': 66840297470}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)	RealTime
0	[0;31;40m1[0m	 [0;31;40m6[0m	 61	Row	0	 4	161 	 1185 	 11.85	1656189621.8767395 
0	0	 [0;31;40m0[0m	 4	Row	161	 11	0 	 2816 	 28.16	1656189621.8767395 
0	[0;31;40m17[0m	 4	 4	Row	162	 3	4 	 772 	 7.72	1656189621.8767395 
0	[0;31;40m20[0m	 [0;31;40m1[0m	 61	Row	61	 13	61 	 3389 	 33.89	1656189621.8767395 
0	0	 4	 2	Row	67	 5	5 	 1285 	 12.85	1656189621.8767395 
0	0	 4	 9	Col	67	 5	7 	 1287 	 12.87	1656189621.8767395 

1	0	 4	 26	Row	28	 4	102 	 1126 	 11.26	1656189628.1316762 
1	0	 4	 24	Col	28	 4	79 	 1103 	 11.03	1656189628.1316762 

2	0	 4	 14	Row	39	 7	105 	 1897 	 18.97	1656189630.1320236 
2	0	 4	 23	Col	39	 7	86 	 1878 	 18.78	1656189630.1320236 

3	0	 4	 1	Row	33	 7	249 	 2041 	 20.41	1656189630.9275718 
3	0	 4	 25	Row	66	 4	123 	 1147 	 11.47	1656189630.9275718 
3	0	 4	 9	Col	33	 8	16 	 2064 	 20.64	1656189630.9275718 
3	0	 4	 25	Col	66	 4	133 	 1157 	 11.57	1656189630.9275718 

4	0	 4	 26	Row	104	 1	209 	 465 	 4.65	1656189636.3691282 
4	0	 4	 24	Col	105	 1	177 	 433 	 4.33	1656189636.3691282 

5	0	 4	 33	Row	236	 3	111 	 879 	 8.79	1656189638.1601832 
5	0	 4	 23	Col	236	 3	91 	 859 	 8.59	1656189638.1601832 

6	0	 4	 31	Row	27	 5	244 	 1524 	 15.24	1656189638.9622586 
6	0	 4	 33	Row	238	 4	146 	 1170 	 11.7	1656189638.9622586 
6	0	 4	 0	Col	27	 5	246 	 1526 	 15.26	1656189638.9622586 
6	0	 4	 21	Col	238	 4	136 	 1160 	 11.6	1656189638.9622586 
6	0	 4	 13	Row	239	 2	229 	 741 	 7.41	1656189638.9622586 
6	0	 4	 0	Col	239	 2	222 	 734 	 7.34	1656189638.9622586 

7	0	 4	 2	Row	252	 1	212 	 468 	 4.68	1656189639.762065 
7	0	 4	 0	Col	252	 1	207 	 463 	 4.63	1656189639.762065 

8	0	 4	 13	Row	75	 6	86 	 1622 	 16.22	1656189640.5669858 
8	0	 4	 5	Col	75	 6	83 	 1619 	 16.19	1656189640.5669858 

9	0	 4	 15	Row	108	 8	16 	 2064 	 20.64	1656189642.9519246 
9	0	 4	 17	Col	108	 8	9 	 2057 	 20.57	1656189642.9519246 

10	0	 4	 14	Row	202	 5	126 	 1406 	 14.06	1656189645.1406784 
10	0	 4	 23	Col	202	 5	108 	 1388 	 13.88	1656189645.1406784 

11	0	 4	 1	Row	110	 5	59 	 1339 	 13.39	1656189647.514635 
11	0	 4	 9	Col	109	 5	78 	 1358 	 13.58	1656189647.514635 
11	0	 4	 7	Row	130	 12	41 	 3113 	 31.13	1656189647.514635 
11	0	 4	 27	Col	130	 12	43 	 3115 	 31.15	1656189647.514635 
11	0	 4	 6	Row	79	 6	108 	 1644 	 16.44	1656189647.514635 
11	0	 4	 18	Col	79	 6	99 	 1635 	 16.35	1656189647.514635 

12	0	 4	 6	Row	127	 5	70 	 1350 	 13.5	1656189648.3167865 
12	0	 4	 5	Col	127	 5	46 	 1326 	 13.26	1656189648.3167865 
12	0	 4	 28	Row	145	 11	55 	 2871 	 28.71	1656189648.3167865 
12	0	 4	 34	Col	145	 11	41 	 2857 	 28.57	1656189648.3167865 

13	0	 4	 15	Row	54	 11	18 	 2834 	 28.34	1656189650.1800563 
13	0	 4	 17	Col	54	 11	11 	 2827 	 28.27	1656189650.1800563 
13	0	 4	 13	Row	112	 2	154 	 666 	 6.66	1656189650.1800563 
13	0	 4	 25	Col	112	 2	150 	 662 	 6.62	1656189650.1800563 

14	0	 4	 13	Row	9	 3	228 	 996 	 9.96	1656189653.638774 
14	0	 4	 0	Col	9	 3	216 	 984 	 9.84	1656189653.638774 

15	0	 4	 14	Row	234	 4	49 	 1073 	 10.73	1656189654.463317 
15	0	 4	 23	Col	234	 4	28 	 1052 	 10.52	1656189654.463317 

