Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  7 19:19:55 2022
| Host         : DESKTOP-2II8BHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 94 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5376 register/latch pins with no clock driven by root clock pin: VGA0/enable_reg/Q (HIGH)

 There are 5453 register/latch pins with no clock driven by root clock pin: receiver/enSig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16607 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.066        0.000                      0                  130        0.200        0.000                      0                  130        3.000        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
Pre0/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_25_Prescaler25    {0.000 20.000}     40.000          25.000          
  clkfbout_Prescaler25  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Pre0/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_Prescaler25         13.066        0.000                      0                  130        0.200        0.000                      0                  130       19.500        0.000                       0                    75  
  clkfbout_Prescaler25                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Pre0/inst/clk_in1
  To Clock:  Pre0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Pre0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_Prescaler25
  To Clock:  clk_25_Prescaler25

Setup :            0  Failing Endpoints,  Worst Slack       13.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.066ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/green_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        26.879ns  (logic 6.005ns (22.341%)  route 20.874ns (77.659%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.566     1.566    VGA0/clk_25
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDCE (Prop_fdce_C_Q)         0.478     2.044 r  VGA0/hcount_reg[6]/Q
                         net (fo=19, routed)          0.898     2.943    VGA0/hcount_reg[6]
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.301     3.244 r  VGA0/red_i_255/O
                         net (fo=47, routed)          0.683     3.927    VGA0/red_i_255_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.150     4.077 f  VGA0/red_i_2000/O
                         net (fo=6, routed)           1.000     5.077    VGA0/arrayIn[0,0]3[2]
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328     5.405 r  VGA0/red_i_1333/O
                         net (fo=2, routed)           0.646     6.051    VGA0/red_i_1333_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.175 r  VGA0/red_i_1337/O
                         net (fo=1, routed)           0.000     6.175    VGA0/red_i_1337_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.688 r  VGA0/red_reg_i_666/CO[3]
                         net (fo=1, routed)           0.000     6.688    VGA0/red_reg_i_666_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.927 r  VGA0/red_reg_i_257/O[2]
                         net (fo=4, routed)           0.811     7.738    VGA0/red_reg_i_257_n_5
    SLICE_X47Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.039 r  VGA0/red_i_2013/O
                         net (fo=1, routed)           0.000     8.039    VGA0/red_i_2013_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.440 r  VGA0/red_reg_i_1352/CO[3]
                         net (fo=1, routed)           0.000     8.440    VGA0/red_reg_i_1352_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.662 r  VGA0/red_reg_i_676/O[0]
                         net (fo=3, routed)           0.674     9.336    VGA0/red_reg_i_676_n_7
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.299     9.635 r  VGA0/red_i_1349/O
                         net (fo=1, routed)           0.000     9.635    VGA0/red_i_1349_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.015 r  VGA0/red_reg_i_674/CO[3]
                         net (fo=20, routed)          1.186    11.201    VGA0/red_reg_i_674_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.124    11.325 r  VGA0/red_i_259/O
                         net (fo=25, routed)          2.143    13.467    VGA0/red_i_259_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.591 r  VGA0/red_i_2933/O
                         net (fo=64, routed)          4.568    18.159    SP0/red_i_1417_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.283 r  SP0/red_i_2217/O
                         net (fo=1, routed)           1.170    19.453    SP0/red_i_2217_n_0
    SLICE_X19Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.577 r  SP0/red_i_1404/O
                         net (fo=1, routed)           0.000    19.577    SP0/red_i_1404_n_0
    SLICE_X19Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    19.789 r  SP0/red_reg_i_746/O
                         net (fo=1, routed)           0.000    19.789    SP0/red_reg_i_746_n_0
    SLICE_X19Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    19.883 r  SP0/red_reg_i_301/O
                         net (fo=1, routed)           2.826    22.710    SP0/red_reg_i_301_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.316    23.026 r  SP0/red_i_106/O
                         net (fo=1, routed)           0.000    23.026    SP0/red_i_106_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    23.238 r  SP0/red_reg_i_36/O
                         net (fo=21, routed)          2.654    25.892    VGA0/red_i_16_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I2_O)        0.299    26.191 r  VGA0/red_i_41/O
                         net (fo=1, routed)           0.000    26.191    VGA0/red_i_41_n_0
    SLICE_X61Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    26.408 r  VGA0/red_reg_i_11/O
                         net (fo=3, routed)           0.894    27.301    VGA0/red_i_41_0
    SLICE_X54Y47         LUT5 (Prop_lut5_I2_O)        0.299    27.600 r  VGA0/green_i_2/O
                         net (fo=1, routed)           0.721    28.321    VGA0/green_i_2_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I2_O)        0.124    28.445 r  VGA0/green_i_1/O
                         net (fo=1, routed)           0.000    28.445    VGA0/green_i_1_n_0
    SLICE_X52Y45         FDCE                                         r  VGA0/green_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.452    41.452    VGA0/clk_25
    SLICE_X52Y45         FDCE                                         r  VGA0/green_reg/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.098    41.435    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)        0.077    41.512    VGA0/green_reg
  -------------------------------------------------------------------
                         required time                         41.512    
                         arrival time                         -28.445    
  -------------------------------------------------------------------
                         slack                                 13.066    

Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/red_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        26.832ns  (logic 6.000ns (22.362%)  route 20.832ns (77.638%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.566     1.566    VGA0/clk_25
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDCE (Prop_fdce_C_Q)         0.478     2.044 r  VGA0/hcount_reg[6]/Q
                         net (fo=19, routed)          0.898     2.943    VGA0/hcount_reg[6]
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.301     3.244 r  VGA0/red_i_255/O
                         net (fo=47, routed)          0.683     3.927    VGA0/red_i_255_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.150     4.077 f  VGA0/red_i_2000/O
                         net (fo=6, routed)           1.000     5.077    VGA0/arrayIn[0,0]3[2]
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328     5.405 r  VGA0/red_i_1333/O
                         net (fo=2, routed)           0.646     6.051    VGA0/red_i_1333_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.175 r  VGA0/red_i_1337/O
                         net (fo=1, routed)           0.000     6.175    VGA0/red_i_1337_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.688 r  VGA0/red_reg_i_666/CO[3]
                         net (fo=1, routed)           0.000     6.688    VGA0/red_reg_i_666_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.927 r  VGA0/red_reg_i_257/O[2]
                         net (fo=4, routed)           0.811     7.738    VGA0/red_reg_i_257_n_5
    SLICE_X47Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.039 r  VGA0/red_i_2013/O
                         net (fo=1, routed)           0.000     8.039    VGA0/red_i_2013_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.440 r  VGA0/red_reg_i_1352/CO[3]
                         net (fo=1, routed)           0.000     8.440    VGA0/red_reg_i_1352_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.662 r  VGA0/red_reg_i_676/O[0]
                         net (fo=3, routed)           0.674     9.336    VGA0/red_reg_i_676_n_7
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.299     9.635 r  VGA0/red_i_1349/O
                         net (fo=1, routed)           0.000     9.635    VGA0/red_i_1349_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.015 r  VGA0/red_reg_i_674/CO[3]
                         net (fo=20, routed)          1.186    11.201    VGA0/red_reg_i_674_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.124    11.325 r  VGA0/red_i_259/O
                         net (fo=25, routed)          2.143    13.467    VGA0/red_i_259_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.591 r  VGA0/red_i_2933/O
                         net (fo=64, routed)          4.568    18.159    SP0/red_i_1417_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.283 r  SP0/red_i_2217/O
                         net (fo=1, routed)           1.170    19.453    SP0/red_i_2217_n_0
    SLICE_X19Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.577 r  SP0/red_i_1404/O
                         net (fo=1, routed)           0.000    19.577    SP0/red_i_1404_n_0
    SLICE_X19Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    19.789 r  SP0/red_reg_i_746/O
                         net (fo=1, routed)           0.000    19.789    SP0/red_reg_i_746_n_0
    SLICE_X19Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    19.883 r  SP0/red_reg_i_301/O
                         net (fo=1, routed)           2.826    22.710    SP0/red_reg_i_301_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.316    23.026 r  SP0/red_i_106/O
                         net (fo=1, routed)           0.000    23.026    SP0/red_i_106_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    23.238 r  SP0/red_reg_i_36/O
                         net (fo=21, routed)          2.687    25.925    VGA0/red_i_16_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.299    26.224 r  VGA0/red_i_58/O
                         net (fo=1, routed)           1.039    27.263    VGA0/red_i_58_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I0_O)        0.124    27.387 r  VGA0/red_i_17/O
                         net (fo=1, routed)           0.000    27.387    VGA0/red_i_17_n_0
    SLICE_X56Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    27.601 r  VGA0/red_reg_i_5/O
                         net (fo=1, routed)           0.500    28.101    SP0/red_reg
    SLICE_X52Y42         LUT5 (Prop_lut5_I4_O)        0.297    28.398 r  SP0/red_i_1/O
                         net (fo=1, routed)           0.000    28.398    VGA0/red_reg_0
    SLICE_X52Y42         FDCE                                         r  VGA0/red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    41.451    VGA0/clk_25
    SLICE_X52Y42         FDCE                                         r  VGA0/red_reg/C
                         clock pessimism              0.080    41.531    
                         clock uncertainty           -0.098    41.434    
    SLICE_X52Y42         FDCE (Setup_fdce_C_D)        0.079    41.513    VGA0/red_reg
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                         -28.398    
  -------------------------------------------------------------------
                         slack                                 13.115    

Slack (MET) :             13.140ns  (required time - arrival time)
  Source:                 VGA0/hcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/blue_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        26.806ns  (logic 6.005ns (22.402%)  route 20.801ns (77.598%))
  Logic Levels:           23  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.566     1.566    VGA0/clk_25
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDCE (Prop_fdce_C_Q)         0.478     2.044 r  VGA0/hcount_reg[6]/Q
                         net (fo=19, routed)          0.898     2.943    VGA0/hcount_reg[6]
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.301     3.244 r  VGA0/red_i_255/O
                         net (fo=47, routed)          0.683     3.927    VGA0/red_i_255_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I3_O)        0.150     4.077 f  VGA0/red_i_2000/O
                         net (fo=6, routed)           1.000     5.077    VGA0/arrayIn[0,0]3[2]
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.328     5.405 r  VGA0/red_i_1333/O
                         net (fo=2, routed)           0.646     6.051    VGA0/red_i_1333_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.175 r  VGA0/red_i_1337/O
                         net (fo=1, routed)           0.000     6.175    VGA0/red_i_1337_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.688 r  VGA0/red_reg_i_666/CO[3]
                         net (fo=1, routed)           0.000     6.688    VGA0/red_reg_i_666_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.927 r  VGA0/red_reg_i_257/O[2]
                         net (fo=4, routed)           0.811     7.738    VGA0/red_reg_i_257_n_5
    SLICE_X47Y44         LUT2 (Prop_lut2_I0_O)        0.301     8.039 r  VGA0/red_i_2013/O
                         net (fo=1, routed)           0.000     8.039    VGA0/red_i_2013_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.440 r  VGA0/red_reg_i_1352/CO[3]
                         net (fo=1, routed)           0.000     8.440    VGA0/red_reg_i_1352_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.662 r  VGA0/red_reg_i_676/O[0]
                         net (fo=3, routed)           0.674     9.336    VGA0/red_reg_i_676_n_7
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.299     9.635 r  VGA0/red_i_1349/O
                         net (fo=1, routed)           0.000     9.635    VGA0/red_i_1349_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.015 r  VGA0/red_reg_i_674/CO[3]
                         net (fo=20, routed)          1.186    11.201    VGA0/red_reg_i_674_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.124    11.325 r  VGA0/red_i_259/O
                         net (fo=25, routed)          2.143    13.467    VGA0/red_i_259_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.591 r  VGA0/red_i_2933/O
                         net (fo=64, routed)          4.568    18.159    SP0/red_i_1417_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.283 r  SP0/red_i_2217/O
                         net (fo=1, routed)           1.170    19.453    SP0/red_i_2217_n_0
    SLICE_X19Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.577 r  SP0/red_i_1404/O
                         net (fo=1, routed)           0.000    19.577    SP0/red_i_1404_n_0
    SLICE_X19Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    19.789 r  SP0/red_reg_i_746/O
                         net (fo=1, routed)           0.000    19.789    SP0/red_reg_i_746_n_0
    SLICE_X19Y113        MUXF8 (Prop_muxf8_I1_O)      0.094    19.883 r  SP0/red_reg_i_301/O
                         net (fo=1, routed)           2.826    22.710    SP0/red_reg_i_301_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.316    23.026 r  SP0/red_i_106/O
                         net (fo=1, routed)           0.000    23.026    SP0/red_i_106_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    23.238 r  SP0/red_reg_i_36/O
                         net (fo=21, routed)          2.654    25.892    VGA0/red_i_16_0
    SLICE_X61Y44         LUT6 (Prop_lut6_I2_O)        0.299    26.191 r  VGA0/red_i_41/O
                         net (fo=1, routed)           0.000    26.191    VGA0/red_i_41_n_0
    SLICE_X61Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    26.408 r  VGA0/red_reg_i_11/O
                         net (fo=3, routed)           0.890    27.297    VGA0/red_i_41_0
    SLICE_X54Y47         LUT5 (Prop_lut5_I2_O)        0.299    27.596 r  VGA0/blue_i_2/O
                         net (fo=1, routed)           0.652    28.249    VGA0/blue_i_2_n_0
    SLICE_X52Y42         LUT5 (Prop_lut5_I2_O)        0.124    28.373 r  VGA0/blue_i_1/O
                         net (fo=1, routed)           0.000    28.373    VGA0/blue_i_1_n_0
    SLICE_X52Y42         FDCE                                         r  VGA0/blue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    41.451    VGA0/clk_25
    SLICE_X52Y42         FDCE                                         r  VGA0/blue_reg/C
                         clock pessimism              0.080    41.531    
                         clock uncertainty           -0.098    41.434    
    SLICE_X52Y42         FDCE (Setup_fdce_C_D)        0.079    41.513    VGA0/blue_reg
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                         -28.373    
  -------------------------------------------------------------------
                         slack                                 13.140    

Slack (MET) :             22.127ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__0/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.501ns  (logic 6.028ns (34.443%)  route 11.473ns (65.557%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.567     1.567    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.419     1.986 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.282     3.269    VGA0/vcount_reg[3]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.327     3.596 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.364     3.960    VGA0/vcount[8]_i_2_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.332     4.292 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.913     5.206    VGA0/location[5]_i_10_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.330 r  VGA0/red_i_215/O
                         net (fo=21, routed)          1.170     6.500    VGA0/location6__0[5]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.146     6.646 r  VGA0/red_i_570/O
                         net (fo=3, routed)           1.248     7.894    VGA0/red_i_570_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.222 r  VGA0/location[5]_i_29/O
                         net (fo=1, routed)           0.000     8.222    VGA0/location[5]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.862 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.651     9.513    VGA0/location_reg[5]_i_22_n_4
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    10.246 r  VGA0/location_reg[5]_i_21/O[1]
                         net (fo=1, routed)           0.971    11.216    VGA0/location_reg[5]_i_21_n_6
    SLICE_X52Y41         LUT2 (Prop_lut2_I1_O)        0.306    11.522 r  VGA0/location[8]_i_34/O
                         net (fo=1, routed)           0.000    11.522    VGA0/location[8]_i_34_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.949 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.019    12.968    VGA0/location_reg[8]_i_29_n_6
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.306    13.274 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.856    14.131    VGA0/location5__0[2]
    SLICE_X49Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.255 r  VGA0/location[8]_i_21/O
                         net (fo=1, routed)           0.542    14.797    VGA0/A[2]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.182 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.182    VGA0/location_reg[8]_i_12_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.404 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.321    15.725    VGA0/location_reg[8]_i_11_n_7
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    16.604 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.947    17.551    VGA0/location_reg[8]_i_5_n_5
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.330    17.881 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           1.187    19.069    VGA0/location[8]
    SLICE_X58Y46         FDCE                                         r  VGA0/location_reg_rep[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    41.518    VGA0/clk_25
    SLICE_X58Y46         FDCE                                         r  VGA0/location_reg_rep[8]__0/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X58Y46         FDCE (Setup_fdce_C_D)       -0.305    41.196    VGA0/location_reg_rep[8]__0
  -------------------------------------------------------------------
                         required time                         41.196    
                         arrival time                         -19.069    
  -------------------------------------------------------------------
                         slack                                 22.127    

Slack (MET) :             22.474ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__2/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.142ns  (logic 6.028ns (35.165%)  route 11.114ns (64.835%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.567     1.567    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.419     1.986 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.282     3.269    VGA0/vcount_reg[3]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.327     3.596 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.364     3.960    VGA0/vcount[8]_i_2_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.332     4.292 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.913     5.206    VGA0/location[5]_i_10_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.330 r  VGA0/red_i_215/O
                         net (fo=21, routed)          1.170     6.500    VGA0/location6__0[5]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.146     6.646 r  VGA0/red_i_570/O
                         net (fo=3, routed)           1.248     7.894    VGA0/red_i_570_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.222 r  VGA0/location[5]_i_29/O
                         net (fo=1, routed)           0.000     8.222    VGA0/location[5]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.862 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.651     9.513    VGA0/location_reg[5]_i_22_n_4
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    10.246 r  VGA0/location_reg[5]_i_21/O[1]
                         net (fo=1, routed)           0.971    11.216    VGA0/location_reg[5]_i_21_n_6
    SLICE_X52Y41         LUT2 (Prop_lut2_I1_O)        0.306    11.522 r  VGA0/location[8]_i_34/O
                         net (fo=1, routed)           0.000    11.522    VGA0/location[8]_i_34_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.949 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.019    12.968    VGA0/location_reg[8]_i_29_n_6
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.306    13.274 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.856    14.131    VGA0/location5__0[2]
    SLICE_X49Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.255 r  VGA0/location[8]_i_21/O
                         net (fo=1, routed)           0.542    14.797    VGA0/A[2]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.182 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.182    VGA0/location_reg[8]_i_12_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.404 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.321    15.725    VGA0/location_reg[8]_i_11_n_7
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    16.604 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.947    17.551    VGA0/location_reg[8]_i_5_n_5
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.330    17.881 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.828    18.710    VGA0/location[8]
    SLICE_X56Y46         FDCE                                         r  VGA0/location_reg_rep[8]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.453    41.453    VGA0/clk_25
    SLICE_X56Y46         FDCE                                         r  VGA0/location_reg_rep[8]__2/C
                         clock pessimism              0.080    41.533    
                         clock uncertainty           -0.098    41.436    
    SLICE_X56Y46         FDCE (Setup_fdce_C_D)       -0.252    41.184    VGA0/location_reg_rep[8]__2
  -------------------------------------------------------------------
                         required time                         41.184    
                         arrival time                         -18.710    
  -------------------------------------------------------------------
                         slack                                 22.474    

Slack (MET) :             22.595ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        17.033ns  (logic 5.942ns (34.885%)  route 11.091ns (65.115%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.567     1.567    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.419     1.986 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.282     3.269    VGA0/vcount_reg[3]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.327     3.596 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.364     3.960    VGA0/vcount[8]_i_2_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.332     4.292 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.913     5.206    VGA0/location[5]_i_10_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.330 r  VGA0/red_i_215/O
                         net (fo=21, routed)          1.170     6.500    VGA0/location6__0[5]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.146     6.646 r  VGA0/red_i_570/O
                         net (fo=3, routed)           1.248     7.894    VGA0/red_i_570_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.222 r  VGA0/location[5]_i_29/O
                         net (fo=1, routed)           0.000     8.222    VGA0/location[5]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.862 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.651     9.513    VGA0/location_reg[5]_i_22_n_4
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    10.246 r  VGA0/location_reg[5]_i_21/O[1]
                         net (fo=1, routed)           0.971    11.216    VGA0/location_reg[5]_i_21_n_6
    SLICE_X52Y41         LUT2 (Prop_lut2_I1_O)        0.306    11.522 r  VGA0/location[8]_i_34/O
                         net (fo=1, routed)           0.000    11.522    VGA0/location[8]_i_34_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.949 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.019    12.968    VGA0/location_reg[8]_i_29_n_6
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.334    13.302 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.667    13.969    VGA0/location5__0[3]
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.326    14.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    14.295    VGA0/location[8]_i_25_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.543 r  VGA0/location_reg[8]_i_12/O[2]
                         net (fo=2, routed)           0.577    15.120    VGA0/location_reg[8]_i_12_n_5
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.302    15.422 r  VGA0/location[5]_i_4/O
                         net (fo=1, routed)           0.000    15.422    VGA0/location[5]_i_4_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.823 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.823    VGA0/location_reg[5]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.045 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.824    16.869    VGA0/location_reg[8]_i_5_n_7
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.327    17.196 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           1.405    18.601    VGA0/location[6]
    SLICE_X58Y44         FDCE                                         r  VGA0/location_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    41.518    VGA0/clk_25
    SLICE_X58Y44         FDCE                                         r  VGA0/location_reg[6]_rep/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X58Y44         FDCE (Setup_fdce_C_D)       -0.305    41.196    VGA0/location_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         41.196    
                         arrival time                         -18.601    
  -------------------------------------------------------------------
                         slack                                 22.595    

Slack (MET) :             22.606ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.976ns  (logic 6.028ns (35.510%)  route 10.948ns (64.490%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.567     1.567    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.419     1.986 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.282     3.269    VGA0/vcount_reg[3]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.327     3.596 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.364     3.960    VGA0/vcount[8]_i_2_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.332     4.292 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.913     5.206    VGA0/location[5]_i_10_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.330 r  VGA0/red_i_215/O
                         net (fo=21, routed)          1.170     6.500    VGA0/location6__0[5]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.146     6.646 r  VGA0/red_i_570/O
                         net (fo=3, routed)           1.248     7.894    VGA0/red_i_570_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.222 r  VGA0/location[5]_i_29/O
                         net (fo=1, routed)           0.000     8.222    VGA0/location[5]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.862 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.651     9.513    VGA0/location_reg[5]_i_22_n_4
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    10.246 r  VGA0/location_reg[5]_i_21/O[1]
                         net (fo=1, routed)           0.971    11.216    VGA0/location_reg[5]_i_21_n_6
    SLICE_X52Y41         LUT2 (Prop_lut2_I1_O)        0.306    11.522 r  VGA0/location[8]_i_34/O
                         net (fo=1, routed)           0.000    11.522    VGA0/location[8]_i_34_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.949 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.019    12.968    VGA0/location_reg[8]_i_29_n_6
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.306    13.274 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.856    14.131    VGA0/location5__0[2]
    SLICE_X49Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.255 r  VGA0/location[8]_i_21/O
                         net (fo=1, routed)           0.542    14.797    VGA0/A[2]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.182 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.182    VGA0/location_reg[8]_i_12_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.404 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.321    15.725    VGA0/location_reg[8]_i_11_n_7
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    16.604 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.947    17.551    VGA0/location_reg[8]_i_5_n_5
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.330    17.881 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.662    18.543    VGA0/location[8]
    SLICE_X55Y44         FDCE                                         r  VGA0/location_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.452    41.452    VGA0/clk_25
    SLICE_X55Y44         FDCE                                         r  VGA0/location_reg_rep[8]/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.098    41.435    
    SLICE_X55Y44         FDCE (Setup_fdce_C_D)       -0.286    41.149    VGA0/location_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         41.149    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 22.606    

Slack (MET) :             22.763ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.836ns  (logic 6.028ns (35.805%)  route 10.808ns (64.195%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.567     1.567    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.419     1.986 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.282     3.269    VGA0/vcount_reg[3]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.327     3.596 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.364     3.960    VGA0/vcount[8]_i_2_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.332     4.292 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.913     5.206    VGA0/location[5]_i_10_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.330 r  VGA0/red_i_215/O
                         net (fo=21, routed)          1.170     6.500    VGA0/location6__0[5]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.146     6.646 r  VGA0/red_i_570/O
                         net (fo=3, routed)           1.248     7.894    VGA0/red_i_570_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.222 r  VGA0/location[5]_i_29/O
                         net (fo=1, routed)           0.000     8.222    VGA0/location[5]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.862 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.651     9.513    VGA0/location_reg[5]_i_22_n_4
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    10.246 r  VGA0/location_reg[5]_i_21/O[1]
                         net (fo=1, routed)           0.971    11.216    VGA0/location_reg[5]_i_21_n_6
    SLICE_X52Y41         LUT2 (Prop_lut2_I1_O)        0.306    11.522 r  VGA0/location[8]_i_34/O
                         net (fo=1, routed)           0.000    11.522    VGA0/location[8]_i_34_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.949 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.019    12.968    VGA0/location_reg[8]_i_29_n_6
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.306    13.274 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.856    14.131    VGA0/location5__0[2]
    SLICE_X49Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.255 r  VGA0/location[8]_i_21/O
                         net (fo=1, routed)           0.542    14.797    VGA0/A[2]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.182 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.182    VGA0/location_reg[8]_i_12_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.404 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.321    15.725    VGA0/location_reg[8]_i_11_n_7
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    16.604 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.947    17.551    VGA0/location_reg[8]_i_5_n_5
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.330    17.881 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.522    18.403    VGA0/location[8]
    SLICE_X54Y45         FDCE                                         r  VGA0/location_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.452    41.452    VGA0/clk_25
    SLICE_X54Y45         FDCE                                         r  VGA0/location_reg[8]/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.098    41.435    
    SLICE_X54Y45         FDCE (Setup_fdce_C_D)       -0.269    41.166    VGA0/location_reg[8]
  -------------------------------------------------------------------
                         required time                         41.166    
                         arrival time                         -18.403    
  -------------------------------------------------------------------
                         slack                                 22.763    

Slack (MET) :             22.780ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[7]__2/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.855ns  (logic 5.670ns (33.639%)  route 11.185ns (66.361%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.567     1.567    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.419     1.986 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.282     3.269    VGA0/vcount_reg[3]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.327     3.596 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.364     3.960    VGA0/vcount[8]_i_2_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.332     4.292 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.913     5.206    VGA0/location[5]_i_10_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.330 r  VGA0/red_i_215/O
                         net (fo=21, routed)          1.170     6.500    VGA0/location6__0[5]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.146     6.646 r  VGA0/red_i_570/O
                         net (fo=3, routed)           1.248     7.894    VGA0/red_i_570_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.222 r  VGA0/location[5]_i_29/O
                         net (fo=1, routed)           0.000     8.222    VGA0/location[5]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.862 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.651     9.513    VGA0/location_reg[5]_i_22_n_4
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    10.246 r  VGA0/location_reg[5]_i_21/O[1]
                         net (fo=1, routed)           0.971    11.216    VGA0/location_reg[5]_i_21_n_6
    SLICE_X52Y41         LUT2 (Prop_lut2_I1_O)        0.306    11.522 r  VGA0/location[8]_i_34/O
                         net (fo=1, routed)           0.000    11.522    VGA0/location[8]_i_34_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.949 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.019    12.968    VGA0/location_reg[8]_i_29_n_6
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.306    13.274 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.856    14.131    VGA0/location5__0[2]
    SLICE_X49Y42         LUT5 (Prop_lut5_I3_O)        0.124    14.255 r  VGA0/location[8]_i_21/O
                         net (fo=1, routed)           0.542    14.797    VGA0/A[2]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.182 r  VGA0/location_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.182    VGA0/location_reg[8]_i_12_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.404 r  VGA0/location_reg[8]_i_11/O[0]
                         net (fo=1, routed)           0.321    15.725    VGA0/location_reg[8]_i_11_n_7
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526    16.251 r  VGA0/location_reg[8]_i_5/O[1]
                         net (fo=1, routed)           0.854    17.105    VGA0/location_reg[8]_i_5_n_6
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.325    17.430 r  VGA0/location[7]_i_1/O
                         net (fo=5, routed)           0.993    18.423    VGA0/location[7]
    SLICE_X54Y46         FDCE                                         r  VGA0/location_reg_rep[7]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.452    41.452    VGA0/clk_25
    SLICE_X54Y46         FDCE                                         r  VGA0/location_reg_rep[7]__2/C
                         clock pessimism              0.080    41.532    
                         clock uncertainty           -0.098    41.435    
    SLICE_X54Y46         FDCE (Setup_fdce_C_D)       -0.232    41.203    VGA0/location_reg_rep[7]__2
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                         -18.423    
  -------------------------------------------------------------------
                         slack                                 22.780    

Slack (MET) :             22.805ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[6]__0/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.847ns  (logic 5.942ns (35.270%)  route 10.905ns (64.730%))
  Logic Levels:           16  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.567     1.567    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.419     1.986 r  VGA0/vcount_reg[3]/Q
                         net (fo=23, routed)          1.282     3.269    VGA0/vcount_reg[3]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.327     3.596 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.364     3.960    VGA0/vcount[8]_i_2_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.332     4.292 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          0.913     5.206    VGA0/location[5]_i_10_n_0
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.330 r  VGA0/red_i_215/O
                         net (fo=21, routed)          1.170     6.500    VGA0/location6__0[5]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.146     6.646 r  VGA0/red_i_570/O
                         net (fo=3, routed)           1.248     7.894    VGA0/red_i_570_n_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.328     8.222 r  VGA0/location[5]_i_29/O
                         net (fo=1, routed)           0.000     8.222    VGA0/location[5]_i_29_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.862 r  VGA0/location_reg[5]_i_22/O[3]
                         net (fo=2, routed)           0.651     9.513    VGA0/location_reg[5]_i_22_n_4
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    10.246 r  VGA0/location_reg[5]_i_21/O[1]
                         net (fo=1, routed)           0.971    11.216    VGA0/location_reg[5]_i_21_n_6
    SLICE_X52Y41         LUT2 (Prop_lut2_I1_O)        0.306    11.522 r  VGA0/location[8]_i_34/O
                         net (fo=1, routed)           0.000    11.522    VGA0/location[8]_i_34_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.949 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.019    12.968    VGA0/location_reg[8]_i_29_n_6
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.334    13.302 r  VGA0/location[8]_i_31/O
                         net (fo=1, routed)           0.667    13.969    VGA0/location5__0[3]
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.326    14.295 r  VGA0/location[8]_i_25/O
                         net (fo=1, routed)           0.000    14.295    VGA0/location[8]_i_25_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.543 r  VGA0/location_reg[8]_i_12/O[2]
                         net (fo=2, routed)           0.577    15.120    VGA0/location_reg[8]_i_12_n_5
    SLICE_X51Y43         LUT5 (Prop_lut5_I0_O)        0.302    15.422 r  VGA0/location[5]_i_4/O
                         net (fo=1, routed)           0.000    15.422    VGA0/location[5]_i_4_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.823 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.823    VGA0/location_reg[5]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.045 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.824    16.869    VGA0/location_reg[8]_i_5_n_7
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.327    17.196 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           1.219    18.414    VGA0/location[6]
    SLICE_X58Y44         FDCE                                         r  VGA0/location_reg_rep[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    41.518    VGA0/clk_25
    SLICE_X58Y44         FDCE                                         r  VGA0/location_reg_rep[6]__0/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X58Y44         FDCE (Setup_fdce_C_D)       -0.282    41.219    VGA0/location_reg_rep[6]__0
  -------------------------------------------------------------------
                         required time                         41.219    
                         arrival time                         -18.414    
  -------------------------------------------------------------------
                         slack                                 22.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.866%)  route 0.147ns (44.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.563     0.563    VGA0/clk_25
    SLICE_X47Y42         FDCE                                         r  VGA0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  VGA0/hcount_reg[1]/Q
                         net (fo=51, routed)          0.147     0.851    VGA0/hcount_reg[1]
    SLICE_X46Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.896 r  VGA0/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.896    VGA0/hcount[2]_i_1_n_0
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.833     0.833    VGA0/clk_25
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[2]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X46Y42         FDCE (Hold_fdce_C_D)         0.120     0.696    VGA0/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.407%)  route 0.122ns (39.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.563     0.563    VGA0/clk_25
    SLICE_X48Y37         FDCE                                         r  VGA0/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  VGA0/vcount_reg[6]/Q
                         net (fo=14, routed)          0.122     0.826    VGA0/vcount_reg[6]
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  VGA0/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.871    VGA0/vcount[9]_i_2_n_0
    SLICE_X49Y37         FDCE                                         r  VGA0/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.832     0.832    VGA0/clk_25
    SLICE_X49Y37         FDCE                                         r  VGA0/vcount_reg[9]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X49Y37         FDCE (Hold_fdce_C_D)         0.092     0.668    VGA0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.382%)  route 0.169ns (47.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.563     0.563    VGA0/clk_25
    SLICE_X47Y41         FDCE                                         r  VGA0/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  VGA0/hcount_reg[0]/Q
                         net (fo=65, routed)          0.169     0.873    VGA0/hcount_reg[0]
    SLICE_X46Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.918 r  VGA0/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.918    VGA0/hcount[3]_i_1_n_0
    SLICE_X46Y41         FDCE                                         r  VGA0/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.833     0.833    VGA0/clk_25
    SLICE_X46Y41         FDCE                                         r  VGA0/hcount_reg[3]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X46Y41         FDCE (Hold_fdce_C_D)         0.120     0.696    VGA0/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.639%)  route 0.225ns (54.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.563     0.563    VGA0/clk_25
    SLICE_X47Y41         FDCE                                         r  VGA0/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  VGA0/hcount_reg[4]/Q
                         net (fo=31, routed)          0.225     0.929    VGA0/hcount_reg[4]
    SLICE_X46Y42         LUT5 (Prop_lut5_I3_O)        0.048     0.977 r  VGA0/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.977    VGA0/hcount[6]_i_1_n_0
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.833     0.833    VGA0/clk_25
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[6]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X46Y42         FDCE (Hold_fdce_C_D)         0.131     0.710    VGA0/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.499%)  route 0.197ns (48.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.563     0.563    VGA0/clk_25
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDCE (Prop_fdce_C_Q)         0.164     0.727 r  VGA0/hcount_reg[7]/Q
                         net (fo=16, routed)          0.197     0.923    VGA0/hcount_reg[7]
    SLICE_X46Y41         LUT5 (Prop_lut5_I1_O)        0.045     0.968 r  VGA0/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.968    VGA0/hcount[8]_i_1_n_0
    SLICE_X46Y41         FDCE                                         r  VGA0/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.833     0.833    VGA0/clk_25
    SLICE_X46Y41         FDCE                                         r  VGA0/hcount_reg[8]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X46Y41         FDCE (Hold_fdce_C_D)         0.121     0.700    VGA0/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.242%)  route 0.225ns (54.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.563     0.563    VGA0/clk_25
    SLICE_X47Y41         FDCE                                         r  VGA0/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  VGA0/hcount_reg[4]/Q
                         net (fo=31, routed)          0.225     0.929    VGA0/hcount_reg[4]
    SLICE_X46Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.974 r  VGA0/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.974    VGA0/hcount[5]_i_1_n_0
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.833     0.833    VGA0/clk_25
    SLICE_X46Y42         FDCE                                         r  VGA0/hcount_reg[5]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X46Y42         FDCE (Hold_fdce_C_D)         0.121     0.700    VGA0/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.344%)  route 0.204ns (52.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.562     0.562    VGA0/clk_25
    SLICE_X49Y36         FDCE                                         r  VGA0/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  VGA0/vcount_reg[0]/Q
                         net (fo=53, routed)          0.204     0.906    VGA0/vcount_reg[0]
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.042     0.948 r  VGA0/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.948    VGA0/vcount[1]_i_1_n_0
    SLICE_X49Y36         FDCE                                         r  VGA0/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.831     0.831    VGA0/clk_25
    SLICE_X49Y36         FDCE                                         r  VGA0/vcount_reg[1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X49Y36         FDCE (Hold_fdce_C_D)         0.107     0.669    VGA0/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.227ns (61.003%)  route 0.145ns (38.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.562     0.562    VGA0/clk_25
    SLICE_X49Y36         FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          0.145     0.835    VGA0/vcount_reg[1]
    SLICE_X49Y36         LUT6 (Prop_lut6_I2_O)        0.099     0.934 r  VGA0/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.934    VGA0/vcount[4]_i_1_n_0
    SLICE_X49Y36         FDCE                                         r  VGA0/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.831     0.831    VGA0/clk_25
    SLICE_X49Y36         FDCE                                         r  VGA0/vcount_reg[4]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X49Y36         FDCE (Hold_fdce_C_D)         0.092     0.654    VGA0/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.910%)  route 0.216ns (54.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.563     0.563    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  VGA0/vcount_reg[2]/Q
                         net (fo=32, routed)          0.216     0.919    VGA0/vcount_reg[2]
    SLICE_X51Y37         LUT5 (Prop_lut5_I1_O)        0.042     0.961 r  VGA0/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.961    VGA0/vcount[3]_i_1_n_0
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.833     0.833    VGA0/clk_25
    SLICE_X51Y37         FDCE                                         r  VGA0/vcount_reg[3]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X51Y37         FDCE (Hold_fdce_C_D)         0.107     0.670    VGA0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.872%)  route 0.216ns (54.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.563     0.563    VGA0/clk_25
    SLICE_X47Y42         FDCE                                         r  VGA0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  VGA0/hcount_reg[1]/Q
                         net (fo=51, routed)          0.216     0.920    VGA0/hcount_reg[1]
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.042     0.962 r  VGA0/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.962    VGA0/hcount[1]_i_1_n_0
    SLICE_X47Y42         FDCE                                         r  VGA0/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=73, routed)          0.833     0.833    VGA0/clk_25
    SLICE_X47Y42         FDCE                                         r  VGA0/hcount_reg[1]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X47Y42         FDCE (Hold_fdce_C_D)         0.105     0.668    VGA0/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_Prescaler25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    Pre0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y45     VGA0/location_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X57Y43     VGA0/location_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y43     VGA0/location_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X57Y43     VGA0/location_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X59Y43     VGA0/location_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X59Y44     VGA0/location_reg[4]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X55Y43     VGA0/location_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y43     VGA0/location_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     VGA0/location_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y43     VGA0/location_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     VGA0/location_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     VGA0/location_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     VGA0/location_reg_rep[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y44     VGA0/location_reg_rep[0]__1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y43     VGA0/location_reg_rep[1]__1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y46     VGA0/location_reg_rep[1]__2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y43     VGA0/location_reg_rep[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y43     VGA0/location_reg_rep[2]__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     VGA0/location_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y43     VGA0/location_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y43     VGA0/location_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y43     VGA0/location_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y43     VGA0/location_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y43     VGA0/location_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     VGA0/location_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y45     VGA0/location_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y44     VGA0/location_reg_rep[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y44     VGA0/location_reg_rep[0]__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Prescaler25
  To Clock:  clkfbout_Prescaler25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Prescaler25
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    Pre0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT



