Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov  3 10:07:19 2023
| Host         : JohanTheil running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               24          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buf3/output_bus_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Out_bus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 4.057ns (69.132%)  route 1.812ns (30.868%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          LDCE                         0.000     0.000 r  Buf3/output_bus_reg[1]/G
    SLICE_X1Y33          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  Buf3/output_bus_reg[1]/Q
                         net (fo=1, routed)           1.812     2.374    Out_bus_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.869 r  Out_bus_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.869    Out_bus[1]
    N18                                                               r  Out_bus[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf3/output_bus_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Out_bus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.785ns  (logic 4.086ns (70.628%)  route 1.699ns (29.372%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          LDCE                         0.000     0.000 r  Buf3/output_bus_reg[2]/G
    SLICE_X0Y40          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  Buf3/output_bus_reg[2]/Q
                         net (fo=1, routed)           1.699     2.261    Out_bus_OBUF[2]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.785 r  Out_bus_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.785    Out_bus[2]
    G19                                                               r  Out_bus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf3/output_bus_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Out_bus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.762ns  (logic 4.065ns (70.559%)  route 1.696ns (29.441%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          LDCE                         0.000     0.000 r  Buf3/output_bus_reg[0]/G
    SLICE_X1Y33          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  Buf3/output_bus_reg[0]/Q
                         net (fo=1, routed)           1.696     2.258    Out_bus_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.762 r  Out_bus_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.762    Out_bus[0]
    L18                                                               r  Out_bus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf3/output_bus_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Out_bus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.621ns  (logic 4.091ns (72.787%)  route 1.530ns (27.213%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          LDCE                         0.000     0.000 r  Buf3/output_bus_reg[3]/G
    SLICE_X1Y39          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  Buf3/output_bus_reg[3]/Q
                         net (fo=1, routed)           1.530     2.092    Out_bus_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.621 r  Out_bus_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.621    Out_bus[3]
    G17                                                               r  Out_bus[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In_bus[1]
                            (input port)
  Destination:            Buf1/internal_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 1.469ns (61.989%)  route 0.901ns (38.011%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  In_bus[1] (IN)
                         net (fo=0)                   0.000     0.000    In_bus[1]
    J19                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  In_bus_IBUF[1]_inst/O
                         net (fo=1, routed)           0.901     2.370    Buf1/input_bus[1]
    SLICE_X0Y36          LDCE                                         r  Buf1/internal_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In_bus[3]
                            (input port)
  Destination:            Buf1/internal_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.353ns  (logic 1.451ns (61.664%)  route 0.902ns (38.336%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  In_bus[3] (IN)
                         net (fo=0)                   0.000     0.000    In_bus[3]
    H17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  In_bus_IBUF[3]_inst/O
                         net (fo=1, routed)           0.902     2.353    Buf1/input_bus[3]
    SLICE_X0Y41          LDCE                                         r  Buf1/internal_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In_bus[2]
                            (input port)
  Destination:            Buf1/internal_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.224ns  (logic 1.464ns (65.848%)  route 0.760ns (34.152%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  In_bus[2] (IN)
                         net (fo=0)                   0.000     0.000    In_bus[2]
    H19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  In_bus_IBUF[2]_inst/O
                         net (fo=1, routed)           0.760     2.224    Buf1/input_bus[2]
    SLICE_X0Y42          LDCE                                         r  Buf1/internal_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 In_bus[0]
                            (input port)
  Destination:            Buf1/internal_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.224ns  (logic 1.464ns (65.840%)  route 0.760ns (34.160%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  In_bus[0] (IN)
                         net (fo=0)                   0.000     0.000    In_bus[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  In_bus_IBUF[0]_inst/O
                         net (fo=1, routed)           0.760     2.224    Buf1/input_bus[0]
    SLICE_X0Y33          LDCE                                         r  Buf1/internal_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf1/internal_buffer_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Buf1/output_bus_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.559ns (42.032%)  route 0.771ns (57.968%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          LDCE                         0.000     0.000 r  Buf1/internal_buffer_reg[0]/G
    SLICE_X0Y33          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Buf1/internal_buffer_reg[0]/Q
                         net (fo=1, routed)           0.771     1.330    Buf1/internal_buffer[0]
    SLICE_X1Y33          LDCE                                         r  Buf1/output_bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf1/internal_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Buf1/output_bus_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.559ns (42.032%)  route 0.771ns (57.968%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          LDCE                         0.000     0.000 r  Buf1/internal_buffer_reg[2]/G
    SLICE_X0Y42          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Buf1/internal_buffer_reg[2]/Q
                         net (fo=1, routed)           0.771     1.330    Buf1/internal_buffer[2]
    SLICE_X1Y42          LDCE                                         r  Buf1/output_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buf3/internal_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Buf3/output_bus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.158ns (58.334%)  route 0.113ns (41.666%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          LDCE                         0.000     0.000 r  Buf3/internal_buffer_reg[2]/G
    SLICE_X0Y41          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Buf3/internal_buffer_reg[2]/Q
                         net (fo=1, routed)           0.113     0.271    Buf3/internal_buffer[2]
    SLICE_X0Y40          LDCE                                         r  Buf3/output_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf2/internal_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Buf2/output_bus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.163ns (59.706%)  route 0.110ns (40.294%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          LDCE                         0.000     0.000 r  Buf2/internal_buffer_reg[2]/G
    SLICE_X1Y42          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  Buf2/internal_buffer_reg[2]/Q
                         net (fo=1, routed)           0.110     0.273    Buf2/internal_buffer[2]
    SLICE_X0Y41          LDCE                                         r  Buf2/output_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf3/internal_buffer_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Buf3/output_bus_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.158ns (57.248%)  route 0.118ns (42.752%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          LDCE                         0.000     0.000 r  Buf3/internal_buffer_reg[3]/G
    SLICE_X0Y39          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Buf3/internal_buffer_reg[3]/Q
                         net (fo=1, routed)           0.118     0.276    Buf3/internal_buffer[3]
    SLICE_X1Y39          LDCE                                         r  Buf3/output_bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf1/internal_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buf1/output_bus_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          LDCE                         0.000     0.000 r  Buf1/internal_buffer_reg[1]/G
    SLICE_X0Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Buf1/internal_buffer_reg[1]/Q
                         net (fo=1, routed)           0.119     0.277    Buf1/internal_buffer[1]
    SLICE_X0Y35          LDCE                                         r  Buf1/output_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf1/internal_buffer_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Buf1/output_bus_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          LDCE                         0.000     0.000 r  Buf1/internal_buffer_reg[3]/G
    SLICE_X0Y41          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Buf1/internal_buffer_reg[3]/Q
                         net (fo=1, routed)           0.119     0.277    Buf1/internal_buffer[3]
    SLICE_X0Y40          LDCE                                         r  Buf1/output_bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf2/internal_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buf2/output_bus_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.163ns (51.940%)  route 0.151ns (48.060%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          LDCE                         0.000     0.000 r  Buf2/internal_buffer_reg[1]/G
    SLICE_X0Y35          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  Buf2/internal_buffer_reg[1]/Q
                         net (fo=1, routed)           0.151     0.314    Buf2/internal_buffer[1]
    SLICE_X0Y34          LDCE                                         r  Buf2/output_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf2/internal_buffer_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Buf2/output_bus_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.163ns (51.940%)  route 0.151ns (48.060%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          LDCE                         0.000     0.000 r  Buf2/internal_buffer_reg[3]/G
    SLICE_X0Y40          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  Buf2/internal_buffer_reg[3]/Q
                         net (fo=1, routed)           0.151     0.314    Buf2/internal_buffer[3]
    SLICE_X0Y39          LDCE                                         r  Buf2/output_bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf2/output_bus_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Buf3/internal_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.158ns (47.864%)  route 0.172ns (52.136%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          LDCE                         0.000     0.000 r  Buf2/output_bus_reg[0]/G
    SLICE_X0Y33          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Buf2/output_bus_reg[0]/Q
                         net (fo=1, routed)           0.172     0.330    Buf3/input_bus[0]
    SLICE_X0Y33          LDCE                                         r  Buf3/internal_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf2/output_bus_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Buf3/internal_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.158ns (47.864%)  route 0.172ns (52.136%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          LDCE                         0.000     0.000 r  Buf2/output_bus_reg[2]/G
    SLICE_X0Y41          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Buf2/output_bus_reg[2]/Q
                         net (fo=1, routed)           0.172     0.330    Buf3/input_bus[2]
    SLICE_X0Y41          LDCE                                         r  Buf3/internal_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buf2/output_bus_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Buf3/internal_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.158ns (47.612%)  route 0.174ns (52.388%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          LDCE                         0.000     0.000 r  Buf2/output_bus_reg[3]/G
    SLICE_X0Y39          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Buf2/output_bus_reg[3]/Q
                         net (fo=1, routed)           0.174     0.332    Buf3/input_bus[3]
    SLICE_X0Y39          LDCE                                         r  Buf3/internal_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------





