<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: RCC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">SSS Orbital<span id="projectnumber">&#160;v1.0.0</span>
   </div>
   <div id="projectbrief">API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_r_c_c___type_def.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_r_c_c___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">RCC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32l476xx.html">Stm32l476xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Reset and Clock Control.  
 <a href="struct_r_c_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:abcb9ff48b9afb990283fefad0554b5b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">CR</a></td></tr>
<tr class="separator:abcb9ff48b9afb990283fefad0554b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa77c68f2409fff241e949f3d6129b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a5aa77c68f2409fff241e949f3d6129b5">ICSCR</a></td></tr>
<tr class="separator:a5aa77c68f2409fff241e949f3d6129b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0721b1b729c313211126709559fad371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">CFGR</a></td></tr>
<tr class="separator:a0721b1b729c313211126709559fad371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7ccb4e23cb05a574f243f6278b7b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26">PLLCFGR</a></td></tr>
<tr class="separator:a2a7ccb4e23cb05a574f243f6278b7b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95113af63053bb86c336d5e1e6eb26fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a95113af63053bb86c336d5e1e6eb26fc">PLLSAI1CFGR</a></td></tr>
<tr class="separator:a95113af63053bb86c336d5e1e6eb26fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76035da397c18965069a97be545f8f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a76035da397c18965069a97be545f8f5c">PLLSAI2CFGR</a></td></tr>
<tr class="separator:a76035da397c18965069a97be545f8f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0c293e1198ffec4802a19328ba73bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6d0c293e1198ffec4802a19328ba73bb">CIER</a></td></tr>
<tr class="separator:a6d0c293e1198ffec4802a19328ba73bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee6ba7ba2583577492d14f08a1a5e74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#afee6ba7ba2583577492d14f08a1a5e74">CIFR</a></td></tr>
<tr class="separator:afee6ba7ba2583577492d14f08a1a5e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e7b1071afa5b6c98f8050890159b05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a28e7b1071afa5b6c98f8050890159b05">CICR</a></td></tr>
<tr class="separator:a28e7b1071afa5b6c98f8050890159b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646631532167f3386763a2d10a881a04"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a646631532167f3386763a2d10a881a04">RESERVED0</a></td></tr>
<tr class="separator:a646631532167f3386763a2d10a881a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6abf71a348744aa3f2b7e8b214c1ca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad6abf71a348744aa3f2b7e8b214c1ca4">AHB1RSTR</a></td></tr>
<tr class="separator:ad6abf71a348744aa3f2b7e8b214c1ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343e0230ded55920ff2a04fbde0e5bcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a343e0230ded55920ff2a04fbde0e5bcd">AHB2RSTR</a></td></tr>
<tr class="separator:a343e0230ded55920ff2a04fbde0e5bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a90d838fbd0b8515f03e4a1be6374f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a39a90d838fbd0b8515f03e4a1be6374f">AHB3RSTR</a></td></tr>
<tr class="separator:a39a90d838fbd0b8515f03e4a1be6374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa121f96a873fb9ff4f651c9e636efec3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa121f96a873fb9ff4f651c9e636efec3">RESERVED1</a></td></tr>
<tr class="separator:aa121f96a873fb9ff4f651c9e636efec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b043215a791f3635ecf5199cb2b32c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad8b043215a791f3635ecf5199cb2b32c">APB1RSTR1</a></td></tr>
<tr class="separator:ad8b043215a791f3635ecf5199cb2b32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0115b128341f19f766f4ef218037bae5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0115b128341f19f766f4ef218037bae5">APB1RSTR2</a></td></tr>
<tr class="separator:a0115b128341f19f766f4ef218037bae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4491ab20a44b70bf7abd247791676a59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">APB2RSTR</a></td></tr>
<tr class="separator:a4491ab20a44b70bf7abd247791676a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cb7e7b923ebacab99c967d0f808235"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a94cb7e7b923ebacab99c967d0f808235">RESERVED2</a></td></tr>
<tr class="separator:a94cb7e7b923ebacab99c967d0f808235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58a7ad868f07f8759eac3e31b6fa79e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af58a7ad868f07f8759eac3e31b6fa79e">AHB1ENR</a></td></tr>
<tr class="separator:af58a7ad868f07f8759eac3e31b6fa79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af326cb98c318fc08894a8dd79c2c675f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af326cb98c318fc08894a8dd79c2c675f">AHB2ENR</a></td></tr>
<tr class="separator:af326cb98c318fc08894a8dd79c2c675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ea7be562b42e2ae1a84db44121195d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad4ea7be562b42e2ae1a84db44121195d">AHB3ENR</a></td></tr>
<tr class="separator:ad4ea7be562b42e2ae1a84db44121195d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aa031d83f9d927683781577eb153a2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a13aa031d83f9d927683781577eb153a2">RESERVED3</a></td></tr>
<tr class="separator:a13aa031d83f9d927683781577eb153a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6369d7ba8f3badb5a138679b18a497"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aef6369d7ba8f3badb5a138679b18a497">APB1ENR1</a></td></tr>
<tr class="separator:aef6369d7ba8f3badb5a138679b18a497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e288dacdea78e737a1ee0f1ed57f5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab2e288dacdea78e737a1ee0f1ed57f5b">APB1ENR2</a></td></tr>
<tr class="separator:ab2e288dacdea78e737a1ee0f1ed57f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619b4c22f630a269dfd0c331f90f6868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">APB2ENR</a></td></tr>
<tr class="separator:a619b4c22f630a269dfd0c331f90f6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f009e4bd1777ac1b86ca27e23361a0e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0f009e4bd1777ac1b86ca27e23361a0e">RESERVED4</a></td></tr>
<tr class="separator:a0f009e4bd1777ac1b86ca27e23361a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33057d92c7efdad7067cfb3395246fec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a33057d92c7efdad7067cfb3395246fec">AHB1SMENR</a></td></tr>
<tr class="separator:a33057d92c7efdad7067cfb3395246fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e3fcaac0cc87874f6e727285077053"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af0e3fcaac0cc87874f6e727285077053">AHB2SMENR</a></td></tr>
<tr class="separator:af0e3fcaac0cc87874f6e727285077053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117eabf855ed8350278b8ee97dde6c64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a117eabf855ed8350278b8ee97dde6c64">AHB3SMENR</a></td></tr>
<tr class="separator:a117eabf855ed8350278b8ee97dde6c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa564eba028e76a5ed58ac578d1842bd2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa564eba028e76a5ed58ac578d1842bd2">RESERVED5</a></td></tr>
<tr class="separator:aa564eba028e76a5ed58ac578d1842bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc6dace6f926ccb5cd4d212044b8f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aebc6dace6f926ccb5cd4d212044b8f64">APB1SMENR1</a></td></tr>
<tr class="separator:aebc6dace6f926ccb5cd4d212044b8f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6edd1522fbe7aaf436af3037543c926e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6edd1522fbe7aaf436af3037543c926e">APB1SMENR2</a></td></tr>
<tr class="separator:a6edd1522fbe7aaf436af3037543c926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c075e9cbf8cb3ee0bd66f5a5cac75c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2c075e9cbf8cb3ee0bd66f5a5cac75c8">APB2SMENR</a></td></tr>
<tr class="separator:a2c075e9cbf8cb3ee0bd66f5a5cac75c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc8c36a4234b8fbc9d68f52a2e22e69e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acc8c36a4234b8fbc9d68f52a2e22e69e">RESERVED6</a></td></tr>
<tr class="separator:acc8c36a4234b8fbc9d68f52a2e22e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4f1c7b7160f5e1364e2a5603204bb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aba4f1c7b7160f5e1364e2a5603204bb6">CCIPR</a></td></tr>
<tr class="separator:aba4f1c7b7160f5e1364e2a5603204bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37622e53d8a755188d8754e5edcc093f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a37622e53d8a755188d8754e5edcc093f">RESERVED7</a></td></tr>
<tr class="separator:a37622e53d8a755188d8754e5edcc093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a05be375db50e8c9dd24fb3bcf42d7cf1">BDCR</a></td></tr>
<tr class="separator:a05be375db50e8c9dd24fb3bcf42d7cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e913b8bf59d4351e1f3d19387bd05b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">CSR</a></td></tr>
<tr class="separator:a7e913b8bf59d4351e1f3d19387bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Reset and Clock Control. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="af58a7ad868f07f8759eac3e31b6fa79e" name="af58a7ad868f07f8759eac3e31b6fa79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58a7ad868f07f8759eac3e31b6fa79e">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clocks enable register, Address offset: 0x48 </p>

</div>
</div>
<a id="ad6abf71a348744aa3f2b7e8b214c1ca4" name="ad6abf71a348744aa3f2b7e8b214c1ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6abf71a348744aa3f2b7e8b214c1ca4">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x28 </p>

</div>
</div>
<a id="a33057d92c7efdad7067cfb3395246fec" name="a33057d92c7efdad7067cfb3395246fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33057d92c7efdad7067cfb3395246fec">&#9670;&#160;</a></span>AHB1SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB1SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 </p>

</div>
</div>
<a id="af326cb98c318fc08894a8dd79c2c675f" name="af326cb98c318fc08894a8dd79c2c675f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af326cb98c318fc08894a8dd79c2c675f">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clocks enable register, Address offset: 0x4C </p>

</div>
</div>
<a id="a343e0230ded55920ff2a04fbde0e5bcd" name="a343e0230ded55920ff2a04fbde0e5bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a343e0230ded55920ff2a04fbde0e5bcd">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x2C </p>

</div>
</div>
<a id="af0e3fcaac0cc87874f6e727285077053" name="af0e3fcaac0cc87874f6e727285077053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e3fcaac0cc87874f6e727285077053">&#9670;&#160;</a></span>AHB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB2SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C </p>

</div>
</div>
<a id="ad4ea7be562b42e2ae1a84db44121195d" name="ad4ea7be562b42e2ae1a84db44121195d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ea7be562b42e2ae1a84db44121195d">&#9670;&#160;</a></span>AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clocks enable register, Address offset: 0x50 </p>

</div>
</div>
<a id="a39a90d838fbd0b8515f03e4a1be6374f" name="a39a90d838fbd0b8515f03e4a1be6374f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a90d838fbd0b8515f03e4a1be6374f">&#9670;&#160;</a></span>AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral reset register, Address offset: 0x30 </p>

</div>
</div>
<a id="a117eabf855ed8350278b8ee97dde6c64" name="a117eabf855ed8350278b8ee97dde6c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117eabf855ed8350278b8ee97dde6c64">&#9670;&#160;</a></span>AHB3SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::AHB3SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 </p>

</div>
</div>
<a id="aef6369d7ba8f3badb5a138679b18a497" name="aef6369d7ba8f3badb5a138679b18a497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6369d7ba8f3badb5a138679b18a497">&#9670;&#160;</a></span>APB1ENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1ENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 </p>

</div>
</div>
<a id="ab2e288dacdea78e737a1ee0f1ed57f5b" name="ab2e288dacdea78e737a1ee0f1ed57f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e288dacdea78e737a1ee0f1ed57f5b">&#9670;&#160;</a></span>APB1ENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1ENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C </p>

</div>
</div>
<a id="ad8b043215a791f3635ecf5199cb2b32c" name="ad8b043215a791f3635ecf5199cb2b32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b043215a791f3635ecf5199cb2b32c">&#9670;&#160;</a></span>APB1RSTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1RSTR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register 1, Address offset: 0x38 </p>

</div>
</div>
<a id="a0115b128341f19f766f4ef218037bae5" name="a0115b128341f19f766f4ef218037bae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0115b128341f19f766f4ef218037bae5">&#9670;&#160;</a></span>APB1RSTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1RSTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register 2, Address offset: 0x3C </p>

</div>
</div>
<a id="aebc6dace6f926ccb5cd4d212044b8f64" name="aebc6dace6f926ccb5cd4d212044b8f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc6dace6f926ccb5cd4d212044b8f64">&#9670;&#160;</a></span>APB1SMENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1SMENR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 </p>

</div>
</div>
<a id="a6edd1522fbe7aaf436af3037543c926e" name="a6edd1522fbe7aaf436af3037543c926e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6edd1522fbe7aaf436af3037543c926e">&#9670;&#160;</a></span>APB1SMENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB1SMENR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C </p>

</div>
</div>
<a id="a619b4c22f630a269dfd0c331f90f6868" name="a619b4c22f630a269dfd0c331f90f6868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619b4c22f630a269dfd0c331f90f6868">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clocks enable register, Address offset: 0x60 </p>

</div>
</div>
<a id="a4491ab20a44b70bf7abd247791676a59" name="a4491ab20a44b70bf7abd247791676a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4491ab20a44b70bf7abd247791676a59">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x40 </p>

</div>
</div>
<a id="a2c075e9cbf8cb3ee0bd66f5a5cac75c8" name="a2c075e9cbf8cb3ee0bd66f5a5cac75c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c075e9cbf8cb3ee0bd66f5a5cac75c8">&#9670;&#160;</a></span>APB2SMENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::APB2SMENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 </p>

</div>
</div>
<a id="a05be375db50e8c9dd24fb3bcf42d7cf1" name="a05be375db50e8c9dd24fb3bcf42d7cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05be375db50e8c9dd24fb3bcf42d7cf1">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC backup domain control register, Address offset: 0x90 </p>

</div>
</div>
<a id="aba4f1c7b7160f5e1364e2a5603204bb6" name="aba4f1c7b7160f5e1364e2a5603204bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4f1c7b7160f5e1364e2a5603204bb6">&#9670;&#160;</a></span>CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CCIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC peripherals independent clock configuration register, Address offset: 0x88 </p>

</div>
</div>
<a id="a0721b1b729c313211126709559fad371" name="a0721b1b729c313211126709559fad371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0721b1b729c313211126709559fad371">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x08 </p>

</div>
</div>
<a id="a28e7b1071afa5b6c98f8050890159b05" name="a28e7b1071afa5b6c98f8050890159b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e7b1071afa5b6c98f8050890159b05">&#9670;&#160;</a></span>CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt clear register, Address offset: 0x20 </p>

</div>
</div>
<a id="a6d0c293e1198ffec4802a19328ba73bb" name="a6d0c293e1198ffec4802a19328ba73bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0c293e1198ffec4802a19328ba73bb">&#9670;&#160;</a></span>CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt enable register, Address offset: 0x18 </p>

</div>
</div>
<a id="afee6ba7ba2583577492d14f08a1a5e74" name="afee6ba7ba2583577492d14f08a1a5e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee6ba7ba2583577492d14f08a1a5e74">&#9670;&#160;</a></span>CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt flag register, Address offset: 0x1C </p>

</div>
</div>
<a id="abcb9ff48b9afb990283fefad0554b5b3" name="abcb9ff48b9afb990283fefad0554b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb9ff48b9afb990283fefad0554b5b3">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a id="a7e913b8bf59d4351e1f3d19387bd05b9" name="a7e913b8bf59d4351e1f3d19387bd05b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e913b8bf59d4351e1f3d19387bd05b9">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x94 </p>

</div>
</div>
<a id="a5aa77c68f2409fff241e949f3d6129b5" name="a5aa77c68f2409fff241e949f3d6129b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa77c68f2409fff241e949f3d6129b5">&#9670;&#160;</a></span>ICSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::ICSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC internal clock sources calibration register, Address offset: 0x04 </p>

</div>
</div>
<a id="a2a7ccb4e23cb05a574f243f6278b7b26" name="a2a7ccb4e23cb05a574f243f6278b7b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7ccb4e23cb05a574f243f6278b7b26">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC system PLL configuration register, Address offset: 0x0C </p>

</div>
</div>
<a id="a95113af63053bb86c336d5e1e6eb26fc" name="a95113af63053bb86c336d5e1e6eb26fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95113af63053bb86c336d5e1e6eb26fc">&#9670;&#160;</a></span>PLLSAI1CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLSAI1CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL SAI1 configuration register, Address offset: 0x10 </p>

</div>
</div>
<a id="a76035da397c18965069a97be545f8f5c" name="a76035da397c18965069a97be545f8f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76035da397c18965069a97be545f8f5c">&#9670;&#160;</a></span>PLLSAI2CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCC_TypeDef::PLLSAI2CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL SAI2 configuration register, Address offset: 0x14 </p>

</div>
</div>
<a id="a646631532167f3386763a2d10a881a04" name="a646631532167f3386763a2d10a881a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646631532167f3386763a2d10a881a04">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x24 </p>

</div>
</div>
<a id="aa121f96a873fb9ff4f651c9e636efec3" name="aa121f96a873fb9ff4f651c9e636efec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa121f96a873fb9ff4f651c9e636efec3">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x34 </p>

</div>
</div>
<a id="a94cb7e7b923ebacab99c967d0f808235" name="a94cb7e7b923ebacab99c967d0f808235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94cb7e7b923ebacab99c967d0f808235">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x44 </p>

</div>
</div>
<a id="a13aa031d83f9d927683781577eb153a2" name="a13aa031d83f9d927683781577eb153a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aa031d83f9d927683781577eb153a2">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x54 </p>

</div>
</div>
<a id="a0f009e4bd1777ac1b86ca27e23361a0e" name="a0f009e4bd1777ac1b86ca27e23361a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f009e4bd1777ac1b86ca27e23361a0e">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x64 </p>

</div>
</div>
<a id="aa564eba028e76a5ed58ac578d1842bd2" name="aa564eba028e76a5ed58ac578d1842bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa564eba028e76a5ed58ac578d1842bd2">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x74 </p>

</div>
</div>
<a id="acc8c36a4234b8fbc9d68f52a2e22e69e" name="acc8c36a4234b8fbc9d68f52a2e22e69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc8c36a4234b8fbc9d68f52a2e22e69e">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x84 </p>

</div>
</div>
<a id="a37622e53d8a755188d8754e5edcc093f" name="a37622e53d8a755188d8754e5edcc093f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37622e53d8a755188d8754e5edcc093f">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_TypeDef::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x8C </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/Users/raphaelbret-mounet/STM32CubeIDE/workspace_1.12.0/orbital_r1/Core/Src/system/<a class="el" href="stm32l476xx_8h_source.html">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
