// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [167:0] p_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
wire  signed [7:0] trunc_ln38_fu_4059_p1;
reg  signed [7:0] trunc_ln38_reg_6205;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg  signed [7:0] trunc_ln38_1_reg_6213;
reg   [10:0] trunc_ln717_4_reg_6219;
reg   [12:0] trunc_ln717_5_reg_6224;
reg   [10:0] trunc_ln717_6_reg_6229;
reg   [12:0] trunc_ln717_7_reg_6234;
reg   [12:0] trunc_ln717_8_reg_6239;
reg   [11:0] trunc_ln717_10_reg_6244;
reg   [11:0] trunc_ln717_11_reg_6249;
reg   [9:0] trunc_ln717_12_reg_6254;
reg   [10:0] trunc_ln717_13_reg_6259;
reg  signed [7:0] trunc_ln38_5_reg_6264;
wire  signed [7:0] trunc_ln38_6_fu_4334_p4;
reg  signed [7:0] trunc_ln38_6_reg_6271;
reg   [12:0] trunc_ln717_18_reg_6277;
wire  signed [7:0] trunc_ln38_7_fu_4359_p4;
reg  signed [7:0] trunc_ln38_7_reg_6282;
reg   [12:0] trunc_ln717_19_reg_6287;
reg   [12:0] trunc_ln717_20_reg_6292;
reg   [11:0] trunc_ln717_21_reg_6297;
reg   [12:0] trunc_ln717_22_reg_6302;
reg   [12:0] trunc_ln717_23_reg_6307;
reg   [12:0] trunc_ln717_24_reg_6312;
reg   [12:0] trunc_ln717_25_reg_6317;
reg   [12:0] trunc_ln717_26_reg_6322;
reg   [12:0] trunc_ln717_27_reg_6327;
reg   [10:0] trunc_ln717_28_reg_6332;
reg   [9:0] trunc_ln717_29_reg_6337;
wire  signed [7:0] trunc_ln38_10_fu_4573_p4;
reg  signed [7:0] trunc_ln38_10_reg_6342;
reg   [11:0] trunc_ln717_30_reg_6349;
wire  signed [7:0] trunc_ln38_11_fu_4598_p4;
reg  signed [7:0] trunc_ln38_11_reg_6354;
reg   [11:0] trunc_ln717_35_reg_6362;
reg   [11:0] trunc_ln717_37_reg_6367;
reg   [10:0] trunc_ln717_39_reg_6372;
reg   [7:0] trunc_ln717_40_reg_6377;
reg   [10:0] trunc_ln717_42_reg_6382;
reg   [11:0] trunc_ln717_43_reg_6387;
wire  signed [7:0] trunc_ln38_15_fu_4828_p4;
reg  signed [7:0] trunc_ln38_15_reg_6392;
reg   [10:0] trunc_ln717_44_reg_6398;
reg   [12:0] trunc_ln717_46_reg_6403;
wire  signed [7:0] trunc_ln38_16_fu_4868_p4;
reg  signed [7:0] trunc_ln38_16_reg_6408;
reg   [11:0] trunc_ln717_47_reg_6414;
reg   [4:0] trunc_ln717_48_reg_6419;
reg   [8:0] trunc_ln717_50_reg_6424;
reg   [12:0] trunc_ln717_51_reg_6429;
reg   [12:0] trunc_ln717_52_reg_6434;
reg   [12:0] trunc_ln717_53_reg_6439;
reg   [12:0] trunc_ln717_54_reg_6444;
reg   [11:0] trunc_ln717_56_reg_6449;
reg   [11:0] trunc_ln717_57_reg_6454;
wire   [9:0] add_ln740_19_fu_5174_p2;
reg   [9:0] add_ln740_19_reg_6459;
wire   [9:0] add_ln740_25_fu_5190_p2;
reg   [9:0] add_ln740_25_reg_6464;
wire   [9:0] add_ln740_64_fu_5196_p2;
reg   [9:0] add_ln740_64_reg_6469;
reg   [9:0] trunc_ln717_15_reg_6474;
wire    ap_block_pp0_stage1_11001;
reg   [10:0] trunc_ln717_31_reg_6479;
reg   [9:0] trunc_ln717_33_reg_6484;
reg   [10:0] trunc_ln717_34_reg_6489;
reg   [9:0] trunc_ln717_45_reg_6494;
reg   [11:0] trunc_ln717_49_reg_6499;
wire   [13:0] add_ln740_11_fu_5571_p2;
reg   [13:0] add_ln740_11_reg_6504;
wire   [13:0] add_ln740_15_fu_5583_p2;
reg   [13:0] add_ln740_15_reg_6509;
wire   [13:0] add_ln740_18_fu_5589_p2;
reg   [13:0] add_ln740_18_reg_6514;
wire   [13:0] add_ln740_22_fu_5595_p2;
reg   [13:0] add_ln740_22_reg_6519;
wire   [13:0] add_ln740_30_fu_5607_p2;
reg   [13:0] add_ln740_30_reg_6524;
wire   [13:0] add_ln740_32_fu_5613_p2;
reg   [13:0] add_ln740_32_reg_6529;
wire   [13:0] add_ln740_35_fu_5625_p2;
reg   [13:0] add_ln740_35_reg_6534;
wire   [11:0] add_ln740_39_fu_5631_p2;
reg   [11:0] add_ln740_39_reg_6539;
wire   [13:0] add_ln740_42_fu_5637_p2;
reg   [13:0] add_ln740_42_reg_6544;
wire   [12:0] add_ln740_45_fu_5653_p2;
reg   [12:0] add_ln740_45_reg_6549;
wire   [12:0] add_ln740_50_fu_5665_p2;
reg   [12:0] add_ln740_50_reg_6554;
wire   [13:0] add_ln740_52_fu_5671_p2;
reg   [13:0] add_ln740_52_reg_6559;
wire   [13:0] add_ln740_55_fu_5683_p2;
reg   [13:0] add_ln740_55_reg_6564;
wire   [12:0] add_ln740_58_fu_5689_p2;
reg   [12:0] add_ln740_58_reg_6569;
wire   [13:0] add_ln740_60_fu_5701_p2;
reg   [13:0] add_ln740_60_reg_6574;
wire   [13:0] add_ln740_62_fu_5707_p2;
reg   [13:0] add_ln740_62_reg_6579;
wire   [12:0] add_ln740_65_fu_5716_p2;
reg   [12:0] add_ln740_65_reg_6584;
reg   [11:0] trunc_ln5_reg_6589;
reg   [12:0] trunc_ln717_9_reg_6594;
reg   [9:0] trunc_ln717_s_reg_6599;
reg   [12:0] trunc_ln717_1_reg_6604;
reg   [12:0] trunc_ln717_2_reg_6609;
reg   [12:0] trunc_ln717_3_reg_6614;
reg   [10:0] trunc_ln717_14_reg_6619;
reg   [10:0] trunc_ln717_16_reg_6624;
reg   [12:0] trunc_ln717_17_reg_6629;
wire   [10:0] add_ln740_20_fu_5935_p2;
reg   [10:0] add_ln740_20_reg_6634;
wire   [13:0] add_ln740_26_fu_5949_p2;
reg   [13:0] add_ln740_26_reg_6639;
wire   [13:0] add_ln740_36_fu_5960_p2;
reg   [13:0] add_ln740_36_reg_6644;
wire   [11:0] add_ln740_38_fu_5965_p2;
reg   [11:0] add_ln740_38_reg_6649;
wire   [12:0] add_ln740_40_fu_5974_p2;
reg   [12:0] add_ln740_40_reg_6654;
wire   [13:0] add_ln740_46_fu_5988_p2;
reg   [13:0] add_ln740_46_reg_6659;
wire   [13:0] add_ln740_66_fu_6002_p2;
reg   [13:0] add_ln740_66_reg_6664;
wire   [13:0] add_ln740_12_fu_6041_p2;
reg   [13:0] add_ln740_12_reg_6669;
wire   [13:0] add_ln740_16_fu_6052_p2;
reg   [13:0] add_ln740_16_reg_6674;
wire   [13:0] add_ln740_27_fu_6065_p2;
reg   [13:0] add_ln740_27_reg_6679;
wire   [13:0] add_ln740_31_fu_6076_p2;
reg   [13:0] add_ln740_31_reg_6684;
wire   [13:0] add_ln740_47_fu_6093_p2;
reg   [13:0] add_ln740_47_reg_6689;
wire   [13:0] add_ln740_51_fu_6107_p2;
reg   [13:0] add_ln740_51_reg_6694;
wire   [13:0] add_ln740_56_fu_6118_p2;
reg   [13:0] add_ln740_56_reg_6699;
wire   [13:0] add_ln740_67_fu_6131_p2;
reg   [13:0] add_ln740_67_reg_6704;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire  signed [7:0] mul_ln1171_30_fu_246_p0;
wire  signed [14:0] sext_ln1171_57_fu_5096_p1;
wire  signed [6:0] mul_ln1171_30_fu_246_p1;
wire    ap_block_pp0_stage0;
wire   [6:0] mul_ln1171_21_fu_247_p1;
wire  signed [5:0] mul_ln1171_25_fu_248_p1;
wire   [6:0] mul_ln1171_6_fu_249_p1;
wire   [5:0] mul_ln1171_3_fu_250_p1;
wire  signed [5:0] mul_ln1171_24_fu_251_p1;
wire   [6:0] mul_ln1171_5_fu_252_p1;
wire   [5:0] mul_ln1171_26_fu_253_p1;
wire  signed [7:0] mul_ln1171_9_fu_254_p0;
wire  signed [13:0] sext_ln1171_19_fu_5845_p1;
wire   [5:0] mul_ln1171_9_fu_254_p1;
wire  signed [7:0] mul_ln1171_4_fu_255_p0;
wire  signed [15:0] r_V_3_fu_4186_p1;
wire  signed [7:0] mul_ln1171_4_fu_255_p1;
wire  signed [7:0] mul_ln1171_16_fu_256_p0;
wire  signed [15:0] r_V_9_fu_4456_p1;
wire  signed [7:0] mul_ln1171_16_fu_256_p1;
wire   [6:0] mul_ln1171_28_fu_257_p1;
wire   [7:0] mul_ln1171_10_fu_258_p1;
wire  signed [6:0] mul_ln1171_fu_259_p1;
wire  signed [7:0] mul_ln1171_27_fu_260_p1;
wire  signed [7:0] mul_ln1171_12_fu_261_p0;
wire  signed [15:0] r_V_77_fu_4369_p1;
wire   [7:0] mul_ln1171_12_fu_261_p1;
wire  signed [7:0] mul_ln1171_11_fu_262_p0;
wire  signed [7:0] mul_ln1171_11_fu_262_p1;
wire  signed [7:0] mul_ln1171_14_fu_263_p0;
wire  signed [15:0] r_V_8_fu_4405_p1;
wire  signed [7:0] mul_ln1171_14_fu_263_p1;
wire   [6:0] mul_ln1171_13_fu_264_p1;
wire   [7:0] mul_ln1171_19_fu_265_p1;
wire  signed [7:0] mul_ln1171_15_fu_266_p0;
wire   [7:0] mul_ln1171_15_fu_266_p1;
wire  signed [7:0] mul_ln1171_8_fu_267_p0;
wire  signed [5:0] mul_ln1171_8_fu_267_p1;
wire   [6:0] mul_ln1171_23_fu_268_p1;
wire  signed [7:0] mul_ln1171_17_fu_269_p0;
wire   [7:0] mul_ln1171_17_fu_269_p1;
wire  signed [7:0] mul_ln1171_31_fu_270_p0;
wire  signed [6:0] mul_ln1171_31_fu_270_p1;
wire  signed [7:0] mul_ln1171_18_fu_271_p0;
wire  signed [7:0] mul_ln1171_18_fu_271_p1;
wire  signed [7:0] mul_ln1171_2_fu_272_p0;
wire  signed [15:0] r_V_1_fu_5788_p1;
wire  signed [7:0] mul_ln1171_2_fu_272_p1;
wire   [7:0] mul_ln1171_1_fu_273_p1;
wire  signed [5:0] mul_ln1171_20_fu_274_p1;
wire   [4:0] mul_ln1171_7_fu_275_p1;
wire  signed [6:0] mul_ln1171_22_fu_276_p1;
wire   [7:0] mul_ln1171_29_fu_277_p1;
wire  signed [7:0] trunc_ln38_2_fu_4073_p4;
wire  signed [12:0] shl_ln1171_6_fu_4088_p3;
wire  signed [13:0] sext_ln1171_9_fu_4100_p1;
wire   [8:0] shl_ln1171_7_fu_4110_p3;
wire   [13:0] sub_ln1171_9_fu_4104_p2;
wire  signed [13:0] sext_ln1171_10_fu_4118_p1;
wire   [13:0] sub_ln1171_10_fu_4122_p2;
wire   [14:0] shl_ln1171_8_fu_4138_p3;
wire  signed [15:0] sext_ln1171_11_fu_4146_p1;
wire  signed [15:0] sext_ln1171_8_fu_4096_p1;
wire   [15:0] sub_ln1171_11_fu_4150_p2;
wire   [13:0] mul_ln1171_3_fu_250_p2;
wire  signed [7:0] trunc_ln38_3_fu_4176_p4;
wire   [14:0] shl_ln1171_9_fu_4196_p3;
wire  signed [15:0] sext_ln1171_13_fu_4204_p1;
wire   [15:0] sub_ln1171_12_fu_4208_p2;
wire   [15:0] mul_ln1171_4_fu_255_p2;
wire   [14:0] mul_ln1171_5_fu_252_p2;
wire  signed [7:0] trunc_ln38_4_fu_4244_p4;
wire   [14:0] mul_ln1171_6_fu_249_p2;
wire   [12:0] mul_ln1171_7_fu_275_p2;
wire   [12:0] shl_ln1171_s_fu_4284_p3;
wire   [9:0] shl_ln1171_1_fu_4296_p3;
wire  signed [13:0] sext_ln1171_16_fu_4292_p1;
wire  signed [13:0] sext_ln1171_17_fu_4304_p1;
wire   [13:0] add_ln1171_fu_4308_p2;
wire   [15:0] mul_ln1171_10_fu_258_p2;
wire   [15:0] mul_ln1171_11_fu_262_p2;
wire   [15:0] mul_ln1171_12_fu_261_p2;
wire  signed [7:0] trunc_ln38_8_fu_4395_p4;
wire   [14:0] mul_ln1171_13_fu_264_p2;
wire   [15:0] mul_ln1171_14_fu_263_p2;
wire   [15:0] mul_ln1171_15_fu_266_p2;
wire   [7:0] trunc_ln38_9_fu_4446_p4;
wire   [15:0] mul_ln1171_16_fu_256_p2;
wire   [15:0] mul_ln1171_17_fu_269_p2;
wire   [15:0] mul_ln1171_18_fu_271_p2;
wire  signed [7:0] trunc_ln38_s_fu_4493_p4;
wire   [15:0] mul_ln1171_19_fu_265_p2;
wire   [13:0] mul_ln1171_20_fu_274_p2;
wire   [11:0] shl_ln1171_11_fu_4533_p3;
wire   [9:0] shl_ln1171_12_fu_4545_p3;
wire  signed [12:0] sext_ln1171_26_fu_4553_p1;
wire  signed [12:0] sext_ln1171_25_fu_4541_p1;
wire   [12:0] sub_ln1171_14_fu_4557_p2;
wire   [14:0] mul_ln1171_21_fu_247_p2;
wire   [14:0] mul_ln1171_22_fu_276_p2;
wire  signed [7:0] trunc_ln38_12_fu_4623_p4;
wire   [10:0] tmp_s_fu_4642_p3;
wire  signed [11:0] sext_ln1171_37_fu_4638_p1;
wire  signed [11:0] sext_ln1171_38_fu_4650_p1;
wire   [11:0] sub_ln1171_28_fu_4654_p2;
wire   [14:0] mul_ln1171_23_fu_268_p2;
wire  signed [7:0] trunc_ln38_13_fu_4680_p4;
wire   [9:0] shl_ln1171_19_fu_4699_p3;
wire  signed [10:0] sext_ln1171_41_fu_4707_p1;
wire   [10:0] sub_ln1171_19_fu_4711_p2;
wire   [13:0] mul_ln1171_24_fu_251_p2;
wire  signed [10:0] sext_ln1171_39_fu_4690_p1;
wire   [10:0] add_ln1171_2_fu_4737_p2;
wire  signed [7:0] trunc_ln38_14_fu_4753_p4;
wire   [13:0] mul_ln1171_25_fu_248_p2;
wire   [13:0] shl_ln1171_20_fu_4788_p3;
wire   [11:0] shl_ln1171_21_fu_4800_p3;
wire  signed [14:0] sext_ln1171_42_fu_4796_p1;
wire  signed [14:0] sext_ln1171_43_fu_4808_p1;
wire   [14:0] sub_ln1171_20_fu_4812_p2;
wire   [13:0] mul_ln1171_26_fu_253_p2;
wire   [15:0] mul_ln1171_27_fu_260_p2;
wire   [14:0] mul_ln1171_28_fu_257_p2;
wire   [7:0] tmp_2_fu_4903_p4;
wire   [10:0] shl_ln1171_24_fu_4913_p3;
wire   [8:0] shl_ln1171_25_fu_4925_p3;
wire  signed [11:0] sext_ln1171_50_fu_4921_p1;
wire  signed [11:0] sext_ln1171_51_fu_4933_p1;
wire   [11:0] sub_ln1171_23_fu_4937_p2;
wire   [14:0] shl_ln1171_26_fu_4953_p3;
wire   [9:0] shl_ln1171_27_fu_4965_p3;
wire  signed [15:0] sext_ln1171_53_fu_4973_p1;
wire  signed [15:0] sext_ln1171_52_fu_4961_p1;
wire   [15:0] sub_ln1171_24_fu_4977_p2;
wire  signed [7:0] trunc_ln38_17_fu_4993_p4;
wire   [14:0] shl_ln1171_28_fu_5008_p3;
wire   [8:0] shl_ln1171_29_fu_5020_p3;
wire  signed [15:0] sext_ln1171_55_fu_5028_p1;
wire  signed [15:0] sext_ln1171_54_fu_5016_p1;
wire   [15:0] sub_ln1171_25_fu_5032_p2;
wire   [15:0] mul_ln1171_29_fu_277_p2;
wire   [9:0] shl_ln1171_30_fu_5058_p3;
wire  signed [15:0] sext_ln1171_56_fu_5066_p1;
wire   [15:0] sub_ln1171_26_fu_5070_p2;
wire  signed [7:0] trunc_ln38_18_fu_5086_p4;
wire   [9:0] shl_ln1171_31_fu_5106_p3;
wire  signed [10:0] sext_ln1171_59_fu_5114_p1;
wire  signed [10:0] sext_ln1171_58_fu_5102_p1;
wire   [10:0] sub_ln1171_27_fu_5118_p2;
wire   [14:0] mul_ln1171_30_fu_246_p2;
wire   [14:0] mul_ln1171_31_fu_270_p2;
wire   [8:0] trunc_ln717_36_fu_4660_p4;
wire   [7:0] trunc_ln717_38_fu_4717_p4;
wire   [6:0] trunc_ln717_41_fu_4768_p4;
wire   [7:0] trunc_ln717_55_fu_5124_p4;
wire  signed [9:0] sext_ln712_42_fu_5154_p1;
wire  signed [9:0] sext_ln712_45_fu_5162_p1;
wire  signed [8:0] sext_ln712_48_fu_5166_p1;
wire   [8:0] add_ln740_24_fu_5180_p2;
wire   [9:0] zext_ln740_fu_5186_p1;
wire  signed [9:0] sext_ln712_62_fu_5170_p1;
wire  signed [9:0] sext_ln712_44_fu_5158_p1;
wire    ap_block_pp0_stage1;
wire   [11:0] shl_ln1171_2_fu_5205_p3;
wire  signed [12:0] sext_ln1171_20_fu_5212_p1;
wire  signed [12:0] sext_ln1171_18_fu_5202_p1;
wire   [12:0] add_ln1171_1_fu_5216_p2;
wire   [12:0] shl_ln1171_13_fu_5239_p3;
wire   [10:0] shl_ln1171_14_fu_5250_p3;
wire  signed [13:0] sext_ln1171_28_fu_5246_p1;
wire  signed [13:0] sext_ln1171_29_fu_5257_p1;
wire   [13:0] sub_ln1171_15_fu_5261_p2;
wire   [8:0] shl_ln1171_15_fu_5277_p3;
wire  signed [9:0] sext_ln1171_30_fu_5284_p1;
wire   [9:0] sub_ln1171_16_fu_5288_p2;
wire   [11:0] shl_ln1171_16_fu_5307_p3;
wire  signed [12:0] sext_ln1171_33_fu_5314_p1;
wire  signed [12:0] sext_ln1171_32_fu_5304_p1;
wire   [12:0] sub_ln1171_17_fu_5318_p2;
wire   [12:0] shl_ln1171_17_fu_5334_p3;
wire   [8:0] shl_ln1171_18_fu_5345_p3;
wire  signed [13:0] sext_ln1171_35_fu_5352_p1;
wire  signed [13:0] sext_ln1171_34_fu_5341_p1;
wire   [13:0] sub_ln1171_18_fu_5356_p2;
wire   [11:0] tmp_1_fu_5375_p3;
wire  signed [12:0] sext_ln1171_44_fu_5372_p1;
wire  signed [12:0] sext_ln1171_46_fu_5382_p1;
wire   [12:0] sub_ln1171_29_fu_5386_p2;
wire   [13:0] shl_ln1171_22_fu_5402_p3;
wire  signed [14:0] sext_ln1171_48_fu_5409_p1;
wire   [9:0] shl_ln1171_23_fu_5419_p3;
wire   [14:0] sub_ln1171_21_fu_5413_p2;
wire  signed [14:0] sext_ln1171_49_fu_5426_p1;
wire   [14:0] sub_ln1171_22_fu_5430_p2;
wire   [10:0] shl_ln2_fu_5232_p3;
wire   [6:0] trunc_ln717_32_fu_5294_p4;
wire  signed [13:0] sext_ln712_13_fu_5455_p1;
wire  signed [13:0] sext_ln712_16_fu_5464_p1;
wire   [13:0] add_ln740_10_fu_5565_p2;
wire  signed [13:0] sext_ln712_10_fu_5446_p1;
wire  signed [13:0] sext_ln712_27_fu_5486_p1;
wire  signed [13:0] sext_ln712_30_fu_5495_p1;
wire   [13:0] add_ln740_14_fu_5577_p2;
wire  signed [13:0] sext_ln712_24_fu_5476_p1;
wire  signed [13:0] sext_ln712_33_fu_5504_p1;
wire  signed [13:0] sext_ln712_36_fu_5513_p1;
wire  signed [13:0] sext_ln712_54_fu_5538_p1;
wire  signed [13:0] sext_ln712_59_fu_5550_p1;
wire  signed [13:0] sext_ln712_14_fu_5458_p1;
wire  signed [13:0] sext_ln712_17_fu_5467_p1;
wire   [13:0] add_ln740_29_fu_5601_p2;
wire  signed [13:0] sext_ln712_11_fu_5449_p1;
wire  signed [13:0] sext_ln712_23_fu_5473_p1;
wire  signed [13:0] sext_ln712_25_fu_5479_p1;
wire  signed [13:0] sext_ln712_31_fu_5498_p1;
wire  signed [13:0] sext_ln712_34_fu_5507_p1;
wire   [13:0] add_ln740_34_fu_5619_p2;
wire  signed [13:0] sext_ln712_28_fu_5489_p1;
wire  signed [11:0] sext_ln712_46_fu_5523_p1;
wire  signed [11:0] sext_ln712_49_fu_5529_p1;
wire  signed [13:0] sext_ln712_57_fu_5544_p1;
wire  signed [13:0] sext_ln712_60_fu_5553_p1;
wire  signed [5:0] sext_ln712_55_fu_5541_p1;
wire   [5:0] add_ln740_44_fu_5643_p2;
wire  signed [12:0] sext_ln740_11_fu_5649_p1;
wire  signed [12:0] sext_ln712_63_fu_5559_p1;
wire  signed [12:0] sext_ln712_15_fu_5461_p1;
wire  signed [12:0] sext_ln712_18_fu_5470_p1;
wire   [12:0] add_ln740_49_fu_5659_p2;
wire  signed [12:0] sext_ln712_12_fu_5452_p1;
wire  signed [13:0] sext_ln712_26_fu_5482_p1;
wire  signed [13:0] sext_ln712_32_fu_5501_p1;
wire  signed [13:0] sext_ln712_35_fu_5510_p1;
wire   [13:0] add_ln740_54_fu_5677_p2;
wire  signed [13:0] sext_ln712_29_fu_5492_p1;
wire  signed [12:0] sext_ln712_38_fu_5516_p1;
wire  signed [12:0] sext_ln712_41_fu_5520_p1;
wire  signed [13:0] sext_ln712_50_fu_5532_p1;
wire  signed [13:0] sext_ln712_53_fu_5535_p1;
wire   [13:0] add_ln740_59_fu_5695_p2;
wire  signed [13:0] sext_ln712_47_fu_5526_p1;
wire  signed [13:0] sext_ln712_58_fu_5547_p1;
wire  signed [13:0] sext_ln712_61_fu_5556_p1;
wire   [12:0] zext_ln740_4_fu_5713_p1;
wire  signed [12:0] sext_ln740_fu_5562_p1;
wire   [14:0] mul_ln1171_fu_259_p2;
wire   [15:0] mul_ln1171_1_fu_273_p2;
wire   [11:0] shl_ln_fu_5750_p3;
wire   [9:0] shl_ln1171_4_fu_5761_p3;
wire  signed [12:0] sext_ln1171_5_fu_5768_p1;
wire  signed [12:0] sext_ln1171_4_fu_5757_p1;
wire   [12:0] sub_ln1171_fu_5772_p2;
wire   [14:0] shl_ln1171_5_fu_5792_p3;
wire  signed [15:0] sext_ln1171_6_fu_5799_p1;
wire   [15:0] sub_ln1171_7_fu_5803_p2;
wire   [15:0] sub_ln1171_8_fu_5819_p2;
wire   [15:0] mul_ln1171_2_fu_272_p2;
wire   [13:0] mul_ln1171_8_fu_267_p2;
wire   [13:0] mul_ln1171_9_fu_254_p2;
wire   [14:0] shl_ln1171_3_fu_5870_p3;
wire   [8:0] shl_ln1171_10_fu_5881_p3;
wire  signed [15:0] sext_ln1171_22_fu_5888_p1;
wire  signed [15:0] sext_ln1171_21_fu_5877_p1;
wire   [15:0] sub_ln1171_13_fu_5892_p2;
wire  signed [10:0] sext_ln740_6_fu_5932_p1;
wire  signed [10:0] sext_ln712_39_fu_5914_p1;
wire  signed [13:0] sext_ln712_51_fu_5923_p1;
wire   [13:0] zext_ln740_3_fu_5946_p1;
wire   [13:0] add_ln740_23_fu_5941_p2;
wire  signed [13:0] sext_ln712_20_fu_5908_p1;
wire   [13:0] add_ln740_33_fu_5955_p2;
wire  signed [11:0] sext_ln712_37_fu_5911_p1;
wire  signed [11:0] sext_ln712_40_fu_5917_p1;
wire  signed [12:0] sext_ln740_9_fu_5971_p1;
wire  signed [12:0] sext_ln712_43_fu_5920_p1;
wire  signed [13:0] sext_ln712_52_fu_5926_p1;
wire  signed [13:0] sext_ln740_12_fu_5985_p1;
wire   [13:0] add_ln740_43_fu_5980_p2;
wire  signed [13:0] sext_ln712_56_fu_5929_p1;
wire  signed [13:0] sext_ln740_15_fu_5999_p1;
wire   [13:0] add_ln740_63_fu_5994_p2;
wire  signed [13:0] sext_ln712_fu_6008_p1;
wire  signed [13:0] sext_ln712_7_fu_6017_p1;
wire   [13:0] add_ln740_9_fu_6035_p2;
wire  signed [13:0] sext_ln712_19_fu_6026_p1;
wire  signed [13:0] sext_ln712_22_fu_6032_p1;
wire   [13:0] add_ln740_13_fu_6046_p2;
wire  signed [13:0] sext_ln740_7_fu_6057_p1;
wire   [13:0] add_ln740_21_fu_6060_p2;
wire  signed [13:0] sext_ln712_5_fu_6011_p1;
wire  signed [13:0] sext_ln712_8_fu_6020_p1;
wire   [13:0] add_ln740_28_fu_6070_p2;
wire  signed [13:0] sext_ln740_10_fu_6084_p1;
wire  signed [13:0] sext_ln740_8_fu_6081_p1;
wire   [13:0] add_ln740_41_fu_6087_p2;
wire  signed [13:0] sext_ln712_6_fu_6014_p1;
wire  signed [13:0] sext_ln712_9_fu_6023_p1;
wire  signed [13:0] sext_ln740_13_fu_6104_p1;
wire   [13:0] add_ln740_48_fu_6098_p2;
wire  signed [13:0] sext_ln712_21_fu_6029_p1;
wire   [13:0] add_ln740_53_fu_6113_p2;
wire  signed [13:0] sext_ln740_14_fu_6123_p1;
wire   [13:0] add_ln740_61_fu_6126_p2;
wire   [13:0] add_ln740_17_fu_6136_p2;
wire   [13:0] add_ln740_fu_6140_p2;
wire   [13:0] add_ln740_37_fu_6153_p2;
wire   [13:0] add_ln740_3_fu_6157_p2;
wire   [13:0] add_ln740_57_fu_6170_p2;
wire   [13:0] add_ln740_4_fu_6174_p2;
wire   [15:0] shl_ln3_fu_6145_p3;
wire   [15:0] shl_ln740_3_fu_6162_p3;
wire   [15:0] shl_ln740_4_fu_6179_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

myproject_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U1(
    .din0(mul_ln1171_30_fu_246_p0),
    .din1(mul_ln1171_30_fu_246_p1),
    .dout(mul_ln1171_30_fu_246_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U2(
    .din0(trunc_ln38_10_fu_4573_p4),
    .din1(mul_ln1171_21_fu_247_p1),
    .dout(mul_ln1171_21_fu_247_p2)
);

myproject_mul_8s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_1_U3(
    .din0(trunc_ln38_14_fu_4753_p4),
    .din1(mul_ln1171_25_fu_248_p1),
    .dout(mul_ln1171_25_fu_248_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U4(
    .din0(trunc_ln38_4_fu_4244_p4),
    .din1(mul_ln1171_6_fu_249_p1),
    .dout(mul_ln1171_6_fu_249_p2)
);

myproject_mul_8s_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_1_U5(
    .din0(trunc_ln38_2_fu_4073_p4),
    .din1(mul_ln1171_3_fu_250_p1),
    .dout(mul_ln1171_3_fu_250_p2)
);

myproject_mul_8s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_1_U6(
    .din0(trunc_ln38_13_fu_4680_p4),
    .din1(mul_ln1171_24_fu_251_p1),
    .dout(mul_ln1171_24_fu_251_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U7(
    .din0(trunc_ln38_3_fu_4176_p4),
    .din1(mul_ln1171_5_fu_252_p1),
    .dout(mul_ln1171_5_fu_252_p2)
);

myproject_mul_8s_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_1_U8(
    .din0(trunc_ln38_15_fu_4828_p4),
    .din1(mul_ln1171_26_fu_253_p1),
    .dout(mul_ln1171_26_fu_253_p2)
);

myproject_mul_8s_6ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_1_U9(
    .din0(mul_ln1171_9_fu_254_p0),
    .din1(mul_ln1171_9_fu_254_p1),
    .dout(mul_ln1171_9_fu_254_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U10(
    .din0(mul_ln1171_4_fu_255_p0),
    .din1(mul_ln1171_4_fu_255_p1),
    .dout(mul_ln1171_4_fu_255_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U11(
    .din0(mul_ln1171_16_fu_256_p0),
    .din1(mul_ln1171_16_fu_256_p1),
    .dout(mul_ln1171_16_fu_256_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U12(
    .din0(trunc_ln38_16_fu_4868_p4),
    .din1(mul_ln1171_28_fu_257_p1),
    .dout(mul_ln1171_28_fu_257_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U13(
    .din0(trunc_ln38_6_fu_4334_p4),
    .din1(mul_ln1171_10_fu_258_p1),
    .dout(mul_ln1171_10_fu_258_p2)
);

myproject_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U14(
    .din0(trunc_ln38_reg_6205),
    .din1(mul_ln1171_fu_259_p1),
    .dout(mul_ln1171_fu_259_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U15(
    .din0(trunc_ln38_15_fu_4828_p4),
    .din1(mul_ln1171_27_fu_260_p1),
    .dout(mul_ln1171_27_fu_260_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U16(
    .din0(mul_ln1171_12_fu_261_p0),
    .din1(mul_ln1171_12_fu_261_p1),
    .dout(mul_ln1171_12_fu_261_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U17(
    .din0(mul_ln1171_11_fu_262_p0),
    .din1(mul_ln1171_11_fu_262_p1),
    .dout(mul_ln1171_11_fu_262_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U18(
    .din0(mul_ln1171_14_fu_263_p0),
    .din1(mul_ln1171_14_fu_263_p1),
    .dout(mul_ln1171_14_fu_263_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U19(
    .din0(trunc_ln38_8_fu_4395_p4),
    .din1(mul_ln1171_13_fu_264_p1),
    .dout(mul_ln1171_13_fu_264_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U20(
    .din0(trunc_ln38_s_fu_4493_p4),
    .din1(mul_ln1171_19_fu_265_p1),
    .dout(mul_ln1171_19_fu_265_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U21(
    .din0(mul_ln1171_15_fu_266_p0),
    .din1(mul_ln1171_15_fu_266_p1),
    .dout(mul_ln1171_15_fu_266_p2)
);

myproject_mul_8s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_1_U22(
    .din0(mul_ln1171_8_fu_267_p0),
    .din1(mul_ln1171_8_fu_267_p1),
    .dout(mul_ln1171_8_fu_267_p2)
);

myproject_mul_8s_7ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_1_U23(
    .din0(trunc_ln38_12_fu_4623_p4),
    .din1(mul_ln1171_23_fu_268_p1),
    .dout(mul_ln1171_23_fu_268_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U24(
    .din0(mul_ln1171_17_fu_269_p0),
    .din1(mul_ln1171_17_fu_269_p1),
    .dout(mul_ln1171_17_fu_269_p2)
);

myproject_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U25(
    .din0(mul_ln1171_31_fu_270_p0),
    .din1(mul_ln1171_31_fu_270_p1),
    .dout(mul_ln1171_31_fu_270_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U26(
    .din0(mul_ln1171_18_fu_271_p0),
    .din1(mul_ln1171_18_fu_271_p1),
    .dout(mul_ln1171_18_fu_271_p2)
);

myproject_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U27(
    .din0(mul_ln1171_2_fu_272_p0),
    .din1(mul_ln1171_2_fu_272_p1),
    .dout(mul_ln1171_2_fu_272_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U28(
    .din0(trunc_ln38_reg_6205),
    .din1(mul_ln1171_1_fu_273_p1),
    .dout(mul_ln1171_1_fu_273_p2)
);

myproject_mul_8s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_1_U29(
    .din0(trunc_ln38_s_fu_4493_p4),
    .din1(mul_ln1171_20_fu_274_p1),
    .dout(mul_ln1171_20_fu_274_p2)
);

myproject_mul_8s_5ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5ns_13_1_1_U30(
    .din0(trunc_ln38_4_fu_4244_p4),
    .din1(mul_ln1171_7_fu_275_p1),
    .dout(mul_ln1171_7_fu_275_p2)
);

myproject_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U31(
    .din0(trunc_ln38_11_fu_4598_p4),
    .din1(mul_ln1171_22_fu_276_p1),
    .dout(mul_ln1171_22_fu_276_p2)
);

myproject_mul_8s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_1_U32(
    .din0(trunc_ln38_17_fu_4993_p4),
    .din1(mul_ln1171_29_fu_277_p1),
    .dout(mul_ln1171_29_fu_277_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln740_11_reg_6504 <= add_ln740_11_fu_5571_p2;
        add_ln740_12_reg_6669 <= add_ln740_12_fu_6041_p2;
        add_ln740_15_reg_6509 <= add_ln740_15_fu_5583_p2;
        add_ln740_16_reg_6674 <= add_ln740_16_fu_6052_p2;
        add_ln740_18_reg_6514 <= add_ln740_18_fu_5589_p2;
        add_ln740_22_reg_6519 <= add_ln740_22_fu_5595_p2;
        add_ln740_27_reg_6679 <= add_ln740_27_fu_6065_p2;
        add_ln740_30_reg_6524 <= add_ln740_30_fu_5607_p2;
        add_ln740_31_reg_6684 <= add_ln740_31_fu_6076_p2;
        add_ln740_32_reg_6529 <= add_ln740_32_fu_5613_p2;
        add_ln740_35_reg_6534 <= add_ln740_35_fu_5625_p2;
        add_ln740_39_reg_6539 <= add_ln740_39_fu_5631_p2;
        add_ln740_42_reg_6544 <= add_ln740_42_fu_5637_p2;
        add_ln740_45_reg_6549 <= add_ln740_45_fu_5653_p2;
        add_ln740_47_reg_6689 <= add_ln740_47_fu_6093_p2;
        add_ln740_50_reg_6554 <= add_ln740_50_fu_5665_p2;
        add_ln740_51_reg_6694 <= add_ln740_51_fu_6107_p2;
        add_ln740_52_reg_6559 <= add_ln740_52_fu_5671_p2;
        add_ln740_55_reg_6564 <= add_ln740_55_fu_5683_p2;
        add_ln740_56_reg_6699 <= add_ln740_56_fu_6118_p2;
        add_ln740_58_reg_6569 <= add_ln740_58_fu_5689_p2;
        add_ln740_60_reg_6574 <= add_ln740_60_fu_5701_p2;
        add_ln740_62_reg_6579 <= add_ln740_62_fu_5707_p2;
        add_ln740_65_reg_6584 <= add_ln740_65_fu_5716_p2;
        add_ln740_67_reg_6704 <= add_ln740_67_fu_6131_p2;
        trunc_ln717_15_reg_6474 <= {{add_ln1171_1_fu_5216_p2[12:3]}};
        trunc_ln717_31_reg_6479 <= {{sub_ln1171_15_fu_5261_p2[13:3]}};
        trunc_ln717_33_reg_6484 <= {{sub_ln1171_17_fu_5318_p2[12:3]}};
        trunc_ln717_34_reg_6489 <= {{sub_ln1171_18_fu_5356_p2[13:3]}};
        trunc_ln717_45_reg_6494 <= {{sub_ln1171_29_fu_5386_p2[12:3]}};
        trunc_ln717_49_reg_6499 <= {{sub_ln1171_22_fu_5430_p2[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln740_19_reg_6459 <= add_ln740_19_fu_5174_p2;
        add_ln740_20_reg_6634 <= add_ln740_20_fu_5935_p2;
        add_ln740_25_reg_6464 <= add_ln740_25_fu_5190_p2;
        add_ln740_26_reg_6639 <= add_ln740_26_fu_5949_p2;
        add_ln740_36_reg_6644 <= add_ln740_36_fu_5960_p2;
        add_ln740_38_reg_6649 <= add_ln740_38_fu_5965_p2;
        add_ln740_40_reg_6654 <= add_ln740_40_fu_5974_p2;
        add_ln740_46_reg_6659 <= add_ln740_46_fu_5988_p2;
        add_ln740_64_reg_6469 <= add_ln740_64_fu_5196_p2;
        add_ln740_66_reg_6664 <= add_ln740_66_fu_6002_p2;
        trunc_ln38_10_reg_6342 <= {{p_read[95:88]}};
        trunc_ln38_11_reg_6354 <= {{p_read[103:96]}};
        trunc_ln38_15_reg_6392 <= {{p_read[135:128]}};
        trunc_ln38_16_reg_6408 <= {{p_read[143:136]}};
        trunc_ln38_1_reg_6213 <= {{p_read[15:8]}};
        trunc_ln38_5_reg_6264 <= {{p_read[47:40]}};
        trunc_ln38_6_reg_6271 <= {{p_read[55:48]}};
        trunc_ln38_7_reg_6282 <= {{p_read[63:56]}};
        trunc_ln38_reg_6205 <= trunc_ln38_fu_4059_p1;
        trunc_ln5_reg_6589 <= {{mul_ln1171_fu_259_p2[14:3]}};
        trunc_ln717_10_reg_6244 <= {{mul_ln1171_5_fu_252_p2[14:3]}};
        trunc_ln717_11_reg_6249 <= {{mul_ln1171_6_fu_249_p2[14:3]}};
        trunc_ln717_12_reg_6254 <= {{mul_ln1171_7_fu_275_p2[12:3]}};
        trunc_ln717_13_reg_6259 <= {{add_ln1171_fu_4308_p2[13:3]}};
        trunc_ln717_14_reg_6619 <= {{mul_ln1171_8_fu_267_p2[13:3]}};
        trunc_ln717_16_reg_6624 <= {{mul_ln1171_9_fu_254_p2[13:3]}};
        trunc_ln717_17_reg_6629 <= {{sub_ln1171_13_fu_5892_p2[15:3]}};
        trunc_ln717_18_reg_6277 <= {{mul_ln1171_10_fu_258_p2[15:3]}};
        trunc_ln717_19_reg_6287 <= {{mul_ln1171_11_fu_262_p2[15:3]}};
        trunc_ln717_1_reg_6604 <= {{sub_ln1171_7_fu_5803_p2[15:3]}};
        trunc_ln717_20_reg_6292 <= {{mul_ln1171_12_fu_261_p2[15:3]}};
        trunc_ln717_21_reg_6297 <= {{mul_ln1171_13_fu_264_p2[14:3]}};
        trunc_ln717_22_reg_6302 <= {{mul_ln1171_14_fu_263_p2[15:3]}};
        trunc_ln717_23_reg_6307 <= {{mul_ln1171_15_fu_266_p2[15:3]}};
        trunc_ln717_24_reg_6312 <= {{mul_ln1171_16_fu_256_p2[15:3]}};
        trunc_ln717_25_reg_6317 <= {{mul_ln1171_17_fu_269_p2[15:3]}};
        trunc_ln717_26_reg_6322 <= {{mul_ln1171_18_fu_271_p2[15:3]}};
        trunc_ln717_27_reg_6327 <= {{mul_ln1171_19_fu_265_p2[15:3]}};
        trunc_ln717_28_reg_6332 <= {{mul_ln1171_20_fu_274_p2[13:3]}};
        trunc_ln717_29_reg_6337 <= {{sub_ln1171_14_fu_4557_p2[12:3]}};
        trunc_ln717_2_reg_6609 <= {{sub_ln1171_8_fu_5819_p2[15:3]}};
        trunc_ln717_30_reg_6349 <= {{mul_ln1171_21_fu_247_p2[14:3]}};
        trunc_ln717_35_reg_6362 <= {{mul_ln1171_22_fu_276_p2[14:3]}};
        trunc_ln717_37_reg_6367 <= {{mul_ln1171_23_fu_268_p2[14:3]}};
        trunc_ln717_39_reg_6372 <= {{mul_ln1171_24_fu_251_p2[13:3]}};
        trunc_ln717_3_reg_6614 <= {{mul_ln1171_2_fu_272_p2[15:3]}};
        trunc_ln717_40_reg_6377 <= {{add_ln1171_2_fu_4737_p2[10:3]}};
        trunc_ln717_42_reg_6382 <= {{mul_ln1171_25_fu_248_p2[13:3]}};
        trunc_ln717_43_reg_6387 <= {{sub_ln1171_20_fu_4812_p2[14:3]}};
        trunc_ln717_44_reg_6398 <= {{mul_ln1171_26_fu_253_p2[13:3]}};
        trunc_ln717_46_reg_6403 <= {{mul_ln1171_27_fu_260_p2[15:3]}};
        trunc_ln717_47_reg_6414 <= {{mul_ln1171_28_fu_257_p2[14:3]}};
        trunc_ln717_48_reg_6419 <= {{p_read[143:139]}};
        trunc_ln717_4_reg_6219 <= {{sub_ln1171_10_fu_4122_p2[13:3]}};
        trunc_ln717_50_reg_6424 <= {{sub_ln1171_23_fu_4937_p2[11:3]}};
        trunc_ln717_51_reg_6429 <= {{sub_ln1171_24_fu_4977_p2[15:3]}};
        trunc_ln717_52_reg_6434 <= {{sub_ln1171_25_fu_5032_p2[15:3]}};
        trunc_ln717_53_reg_6439 <= {{mul_ln1171_29_fu_277_p2[15:3]}};
        trunc_ln717_54_reg_6444 <= {{sub_ln1171_26_fu_5070_p2[15:3]}};
        trunc_ln717_56_reg_6449 <= {{mul_ln1171_30_fu_246_p2[14:3]}};
        trunc_ln717_57_reg_6454 <= {{mul_ln1171_31_fu_270_p2[14:3]}};
        trunc_ln717_5_reg_6224 <= {{sub_ln1171_11_fu_4150_p2[15:3]}};
        trunc_ln717_6_reg_6229 <= {{mul_ln1171_3_fu_250_p2[13:3]}};
        trunc_ln717_7_reg_6234 <= {{sub_ln1171_12_fu_4208_p2[15:3]}};
        trunc_ln717_8_reg_6239 <= {{mul_ln1171_4_fu_255_p2[15:3]}};
        trunc_ln717_9_reg_6594 <= {{mul_ln1171_1_fu_273_p2[15:3]}};
        trunc_ln717_s_reg_6599 <= {{sub_ln1171_fu_5772_p2[12:3]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1171_1_fu_5216_p2 = ($signed(sext_ln1171_20_fu_5212_p1) + $signed(sext_ln1171_18_fu_5202_p1));

assign add_ln1171_2_fu_4737_p2 = ($signed(sext_ln1171_41_fu_4707_p1) + $signed(sext_ln1171_39_fu_4690_p1));

assign add_ln1171_fu_4308_p2 = ($signed(sext_ln1171_16_fu_4292_p1) + $signed(sext_ln1171_17_fu_4304_p1));

assign add_ln740_10_fu_5565_p2 = ($signed(sext_ln712_13_fu_5455_p1) + $signed(sext_ln712_16_fu_5464_p1));

assign add_ln740_11_fu_5571_p2 = ($signed(add_ln740_10_fu_5565_p2) + $signed(sext_ln712_10_fu_5446_p1));

assign add_ln740_12_fu_6041_p2 = (add_ln740_11_reg_6504 + add_ln740_9_fu_6035_p2);

assign add_ln740_13_fu_6046_p2 = ($signed(sext_ln712_19_fu_6026_p1) + $signed(sext_ln712_22_fu_6032_p1));

assign add_ln740_14_fu_5577_p2 = ($signed(sext_ln712_27_fu_5486_p1) + $signed(sext_ln712_30_fu_5495_p1));

assign add_ln740_15_fu_5583_p2 = ($signed(add_ln740_14_fu_5577_p2) + $signed(sext_ln712_24_fu_5476_p1));

assign add_ln740_16_fu_6052_p2 = (add_ln740_15_reg_6509 + add_ln740_13_fu_6046_p2);

assign add_ln740_17_fu_6136_p2 = (add_ln740_16_reg_6674 + add_ln740_12_reg_6669);

assign add_ln740_18_fu_5589_p2 = ($signed(sext_ln712_33_fu_5504_p1) + $signed(sext_ln712_36_fu_5513_p1));

assign add_ln740_19_fu_5174_p2 = ($signed(sext_ln712_42_fu_5154_p1) + $signed(sext_ln712_45_fu_5162_p1));

assign add_ln740_20_fu_5935_p2 = ($signed(sext_ln740_6_fu_5932_p1) + $signed(sext_ln712_39_fu_5914_p1));

assign add_ln740_21_fu_6060_p2 = ($signed(sext_ln740_7_fu_6057_p1) + $signed(add_ln740_18_reg_6514));

assign add_ln740_22_fu_5595_p2 = ($signed(sext_ln712_54_fu_5538_p1) + $signed(sext_ln712_59_fu_5550_p1));

assign add_ln740_23_fu_5941_p2 = ($signed(add_ln740_22_reg_6519) + $signed(sext_ln712_51_fu_5923_p1));

assign add_ln740_24_fu_5180_p2 = ($signed(sext_ln712_48_fu_5166_p1) + $signed(9'd384));

assign add_ln740_25_fu_5190_p2 = ($signed(zext_ln740_fu_5186_p1) + $signed(sext_ln712_62_fu_5170_p1));

assign add_ln740_26_fu_5949_p2 = (zext_ln740_3_fu_5946_p1 + add_ln740_23_fu_5941_p2);

assign add_ln740_27_fu_6065_p2 = (add_ln740_26_reg_6639 + add_ln740_21_fu_6060_p2);

assign add_ln740_28_fu_6070_p2 = ($signed(sext_ln712_5_fu_6011_p1) + $signed(sext_ln712_8_fu_6020_p1));

assign add_ln740_29_fu_5601_p2 = ($signed(sext_ln712_14_fu_5458_p1) + $signed(sext_ln712_17_fu_5467_p1));

assign add_ln740_30_fu_5607_p2 = ($signed(add_ln740_29_fu_5601_p2) + $signed(sext_ln712_11_fu_5449_p1));

assign add_ln740_31_fu_6076_p2 = (add_ln740_30_reg_6524 + add_ln740_28_fu_6070_p2);

assign add_ln740_32_fu_5613_p2 = ($signed(sext_ln712_23_fu_5473_p1) + $signed(sext_ln712_25_fu_5479_p1));

assign add_ln740_33_fu_5955_p2 = ($signed(add_ln740_32_reg_6529) + $signed(sext_ln712_20_fu_5908_p1));

assign add_ln740_34_fu_5619_p2 = ($signed(sext_ln712_31_fu_5498_p1) + $signed(sext_ln712_34_fu_5507_p1));

assign add_ln740_35_fu_5625_p2 = ($signed(add_ln740_34_fu_5619_p2) + $signed(sext_ln712_28_fu_5489_p1));

assign add_ln740_36_fu_5960_p2 = (add_ln740_35_reg_6534 + add_ln740_33_fu_5955_p2);

assign add_ln740_37_fu_6153_p2 = (add_ln740_36_reg_6644 + add_ln740_31_reg_6684);

assign add_ln740_38_fu_5965_p2 = ($signed(sext_ln712_37_fu_5911_p1) + $signed(sext_ln712_40_fu_5917_p1));

assign add_ln740_39_fu_5631_p2 = ($signed(sext_ln712_46_fu_5523_p1) + $signed(sext_ln712_49_fu_5529_p1));

assign add_ln740_3_fu_6157_p2 = (add_ln740_47_reg_6689 + add_ln740_37_fu_6153_p2);

assign add_ln740_40_fu_5974_p2 = ($signed(sext_ln740_9_fu_5971_p1) + $signed(sext_ln712_43_fu_5920_p1));

assign add_ln740_41_fu_6087_p2 = ($signed(sext_ln740_10_fu_6084_p1) + $signed(sext_ln740_8_fu_6081_p1));

assign add_ln740_42_fu_5637_p2 = ($signed(sext_ln712_57_fu_5544_p1) + $signed(sext_ln712_60_fu_5553_p1));

assign add_ln740_43_fu_5980_p2 = ($signed(add_ln740_42_reg_6544) + $signed(sext_ln712_52_fu_5926_p1));

assign add_ln740_44_fu_5643_p2 = ($signed(sext_ln712_55_fu_5541_p1) + $signed(6'd56));

assign add_ln740_45_fu_5653_p2 = ($signed(sext_ln740_11_fu_5649_p1) + $signed(sext_ln712_63_fu_5559_p1));

assign add_ln740_46_fu_5988_p2 = ($signed(sext_ln740_12_fu_5985_p1) + $signed(add_ln740_43_fu_5980_p2));

assign add_ln740_47_fu_6093_p2 = (add_ln740_46_reg_6659 + add_ln740_41_fu_6087_p2);

assign add_ln740_48_fu_6098_p2 = ($signed(sext_ln712_6_fu_6014_p1) + $signed(sext_ln712_9_fu_6023_p1));

assign add_ln740_49_fu_5659_p2 = ($signed(sext_ln712_15_fu_5461_p1) + $signed(sext_ln712_18_fu_5470_p1));

assign add_ln740_4_fu_6174_p2 = (add_ln740_67_reg_6704 + add_ln740_57_fu_6170_p2);

assign add_ln740_50_fu_5665_p2 = ($signed(add_ln740_49_fu_5659_p2) + $signed(sext_ln712_12_fu_5452_p1));

assign add_ln740_51_fu_6107_p2 = ($signed(sext_ln740_13_fu_6104_p1) + $signed(add_ln740_48_fu_6098_p2));

assign add_ln740_52_fu_5671_p2 = ($signed(sext_ln712_23_fu_5473_p1) + $signed(sext_ln712_26_fu_5482_p1));

assign add_ln740_53_fu_6113_p2 = ($signed(add_ln740_52_reg_6559) + $signed(sext_ln712_21_fu_6029_p1));

assign add_ln740_54_fu_5677_p2 = ($signed(sext_ln712_32_fu_5501_p1) + $signed(sext_ln712_35_fu_5510_p1));

assign add_ln740_55_fu_5683_p2 = ($signed(add_ln740_54_fu_5677_p2) + $signed(sext_ln712_29_fu_5492_p1));

assign add_ln740_56_fu_6118_p2 = (add_ln740_55_reg_6564 + add_ln740_53_fu_6113_p2);

assign add_ln740_57_fu_6170_p2 = (add_ln740_56_reg_6699 + add_ln740_51_reg_6694);

assign add_ln740_58_fu_5689_p2 = ($signed(sext_ln712_38_fu_5516_p1) + $signed(sext_ln712_41_fu_5520_p1));

assign add_ln740_59_fu_5695_p2 = ($signed(sext_ln712_50_fu_5532_p1) + $signed(sext_ln712_53_fu_5535_p1));

assign add_ln740_60_fu_5701_p2 = ($signed(add_ln740_59_fu_5695_p2) + $signed(sext_ln712_47_fu_5526_p1));

assign add_ln740_61_fu_6126_p2 = ($signed(add_ln740_60_reg_6574) + $signed(sext_ln740_14_fu_6123_p1));

assign add_ln740_62_fu_5707_p2 = ($signed(sext_ln712_58_fu_5547_p1) + $signed(sext_ln712_61_fu_5556_p1));

assign add_ln740_63_fu_5994_p2 = ($signed(add_ln740_62_reg_6579) + $signed(sext_ln712_56_fu_5929_p1));

assign add_ln740_64_fu_5196_p2 = ($signed(sext_ln712_44_fu_5158_p1) + $signed(10'd480));

assign add_ln740_65_fu_5716_p2 = ($signed(zext_ln740_4_fu_5713_p1) + $signed(sext_ln740_fu_5562_p1));

assign add_ln740_66_fu_6002_p2 = ($signed(sext_ln740_15_fu_5999_p1) + $signed(add_ln740_63_fu_5994_p2));

assign add_ln740_67_fu_6131_p2 = (add_ln740_66_reg_6664 + add_ln740_61_fu_6126_p2);

assign add_ln740_9_fu_6035_p2 = ($signed(sext_ln712_fu_6008_p1) + $signed(sext_ln712_7_fu_6017_p1));

assign add_ln740_fu_6140_p2 = (add_ln740_27_reg_6679 + add_ln740_17_fu_6136_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = shl_ln3_fu_6145_p3;

assign ap_return_1 = shl_ln740_3_fu_6162_p3;

assign ap_return_2 = shl_ln740_4_fu_6179_p3;

assign mul_ln1171_10_fu_258_p1 = 16'd125;

assign mul_ln1171_11_fu_262_p0 = r_V_77_fu_4369_p1;

assign mul_ln1171_11_fu_262_p1 = 16'd65439;

assign mul_ln1171_12_fu_261_p0 = r_V_77_fu_4369_p1;

assign mul_ln1171_12_fu_261_p1 = 16'd104;

assign mul_ln1171_13_fu_264_p1 = 15'd47;

assign mul_ln1171_14_fu_263_p0 = r_V_8_fu_4405_p1;

assign mul_ln1171_14_fu_263_p1 = 16'd65446;

assign mul_ln1171_15_fu_266_p0 = r_V_8_fu_4405_p1;

assign mul_ln1171_15_fu_266_p1 = 16'd86;

assign mul_ln1171_16_fu_256_p0 = r_V_9_fu_4456_p1;

assign mul_ln1171_16_fu_256_p1 = 16'd65448;

assign mul_ln1171_17_fu_269_p0 = r_V_9_fu_4456_p1;

assign mul_ln1171_17_fu_269_p1 = 16'd117;

assign mul_ln1171_18_fu_271_p0 = r_V_9_fu_4456_p1;

assign mul_ln1171_18_fu_271_p1 = 16'd65450;

assign mul_ln1171_19_fu_265_p1 = 16'd91;

assign mul_ln1171_1_fu_273_p1 = 16'd111;

assign mul_ln1171_20_fu_274_p1 = 14'd16363;

assign mul_ln1171_21_fu_247_p1 = 15'd37;

assign mul_ln1171_22_fu_276_p1 = 15'd32710;

assign mul_ln1171_23_fu_268_p1 = 15'd38;

assign mul_ln1171_24_fu_251_p1 = 14'd16363;

assign mul_ln1171_25_fu_248_p1 = 14'd16363;

assign mul_ln1171_26_fu_253_p1 = 14'd22;

assign mul_ln1171_27_fu_260_p1 = 16'd65467;

assign mul_ln1171_28_fu_257_p1 = 15'd55;

assign mul_ln1171_29_fu_277_p1 = 16'd86;

assign mul_ln1171_2_fu_272_p0 = r_V_1_fu_5788_p1;

assign mul_ln1171_2_fu_272_p1 = 16'd65426;

assign mul_ln1171_30_fu_246_p0 = sext_ln1171_57_fu_5096_p1;

assign mul_ln1171_30_fu_246_p1 = 15'd32722;

assign mul_ln1171_31_fu_270_p0 = sext_ln1171_57_fu_5096_p1;

assign mul_ln1171_31_fu_270_p1 = 15'd32721;

assign mul_ln1171_3_fu_250_p1 = 14'd26;

assign mul_ln1171_4_fu_255_p0 = r_V_3_fu_4186_p1;

assign mul_ln1171_4_fu_255_p1 = 16'd65442;

assign mul_ln1171_5_fu_252_p1 = 15'd52;

assign mul_ln1171_6_fu_249_p1 = 15'd52;

assign mul_ln1171_7_fu_275_p1 = 13'd13;

assign mul_ln1171_8_fu_267_p0 = sext_ln1171_19_fu_5845_p1;

assign mul_ln1171_8_fu_267_p1 = 14'd16358;

assign mul_ln1171_9_fu_254_p0 = sext_ln1171_19_fu_5845_p1;

assign mul_ln1171_9_fu_254_p1 = 14'd19;

assign mul_ln1171_fu_259_p1 = 15'd32724;

assign r_V_1_fu_5788_p1 = trunc_ln38_1_reg_6213;

assign r_V_3_fu_4186_p1 = trunc_ln38_3_fu_4176_p4;

assign r_V_77_fu_4369_p1 = trunc_ln38_7_fu_4359_p4;

assign r_V_8_fu_4405_p1 = trunc_ln38_8_fu_4395_p4;

assign r_V_9_fu_4456_p1 = $signed(trunc_ln38_9_fu_4446_p4);

assign sext_ln1171_10_fu_4118_p1 = $signed(shl_ln1171_7_fu_4110_p3);

assign sext_ln1171_11_fu_4146_p1 = $signed(shl_ln1171_8_fu_4138_p3);

assign sext_ln1171_13_fu_4204_p1 = $signed(shl_ln1171_9_fu_4196_p3);

assign sext_ln1171_16_fu_4292_p1 = $signed(shl_ln1171_s_fu_4284_p3);

assign sext_ln1171_17_fu_4304_p1 = $signed(shl_ln1171_1_fu_4296_p3);

assign sext_ln1171_18_fu_5202_p1 = trunc_ln38_5_reg_6264;

assign sext_ln1171_19_fu_5845_p1 = trunc_ln38_5_reg_6264;

assign sext_ln1171_20_fu_5212_p1 = $signed(shl_ln1171_2_fu_5205_p3);

assign sext_ln1171_21_fu_5877_p1 = $signed(shl_ln1171_3_fu_5870_p3);

assign sext_ln1171_22_fu_5888_p1 = $signed(shl_ln1171_10_fu_5881_p3);

assign sext_ln1171_25_fu_4541_p1 = $signed(shl_ln1171_11_fu_4533_p3);

assign sext_ln1171_26_fu_4553_p1 = $signed(shl_ln1171_12_fu_4545_p3);

assign sext_ln1171_28_fu_5246_p1 = $signed(shl_ln1171_13_fu_5239_p3);

assign sext_ln1171_29_fu_5257_p1 = $signed(shl_ln1171_14_fu_5250_p3);

assign sext_ln1171_30_fu_5284_p1 = $signed(shl_ln1171_15_fu_5277_p3);

assign sext_ln1171_32_fu_5304_p1 = trunc_ln38_11_reg_6354;

assign sext_ln1171_33_fu_5314_p1 = $signed(shl_ln1171_16_fu_5307_p3);

assign sext_ln1171_34_fu_5341_p1 = $signed(shl_ln1171_17_fu_5334_p3);

assign sext_ln1171_35_fu_5352_p1 = $signed(shl_ln1171_18_fu_5345_p3);

assign sext_ln1171_37_fu_4638_p1 = trunc_ln38_12_fu_4623_p4;

assign sext_ln1171_38_fu_4650_p1 = $signed(tmp_s_fu_4642_p3);

assign sext_ln1171_39_fu_4690_p1 = trunc_ln38_13_fu_4680_p4;

assign sext_ln1171_41_fu_4707_p1 = $signed(shl_ln1171_19_fu_4699_p3);

assign sext_ln1171_42_fu_4796_p1 = $signed(shl_ln1171_20_fu_4788_p3);

assign sext_ln1171_43_fu_4808_p1 = $signed(shl_ln1171_21_fu_4800_p3);

assign sext_ln1171_44_fu_5372_p1 = trunc_ln38_15_reg_6392;

assign sext_ln1171_46_fu_5382_p1 = $signed(tmp_1_fu_5375_p3);

assign sext_ln1171_48_fu_5409_p1 = $signed(shl_ln1171_22_fu_5402_p3);

assign sext_ln1171_49_fu_5426_p1 = $signed(shl_ln1171_23_fu_5419_p3);

assign sext_ln1171_4_fu_5757_p1 = $signed(shl_ln_fu_5750_p3);

assign sext_ln1171_50_fu_4921_p1 = $signed(shl_ln1171_24_fu_4913_p3);

assign sext_ln1171_51_fu_4933_p1 = $signed(shl_ln1171_25_fu_4925_p3);

assign sext_ln1171_52_fu_4961_p1 = $signed(shl_ln1171_26_fu_4953_p3);

assign sext_ln1171_53_fu_4973_p1 = $signed(shl_ln1171_27_fu_4965_p3);

assign sext_ln1171_54_fu_5016_p1 = $signed(shl_ln1171_28_fu_5008_p3);

assign sext_ln1171_55_fu_5028_p1 = $signed(shl_ln1171_29_fu_5020_p3);

assign sext_ln1171_56_fu_5066_p1 = $signed(shl_ln1171_30_fu_5058_p3);

assign sext_ln1171_57_fu_5096_p1 = trunc_ln38_18_fu_5086_p4;

assign sext_ln1171_58_fu_5102_p1 = trunc_ln38_18_fu_5086_p4;

assign sext_ln1171_59_fu_5114_p1 = $signed(shl_ln1171_31_fu_5106_p3);

assign sext_ln1171_5_fu_5768_p1 = $signed(shl_ln1171_4_fu_5761_p3);

assign sext_ln1171_6_fu_5799_p1 = $signed(shl_ln1171_5_fu_5792_p3);

assign sext_ln1171_8_fu_4096_p1 = shl_ln1171_6_fu_4088_p3;

assign sext_ln1171_9_fu_4100_p1 = shl_ln1171_6_fu_4088_p3;

assign sext_ln712_10_fu_5446_p1 = $signed(trunc_ln717_4_reg_6219);

assign sext_ln712_11_fu_5449_p1 = $signed(trunc_ln717_5_reg_6224);

assign sext_ln712_12_fu_5452_p1 = $signed(trunc_ln717_6_reg_6229);

assign sext_ln712_13_fu_5455_p1 = $signed(trunc_ln717_7_reg_6234);

assign sext_ln712_14_fu_5458_p1 = $signed(trunc_ln717_8_reg_6239);

assign sext_ln712_15_fu_5461_p1 = $signed(trunc_ln717_10_reg_6244);

assign sext_ln712_16_fu_5464_p1 = $signed(trunc_ln717_11_reg_6249);

assign sext_ln712_17_fu_5467_p1 = $signed(trunc_ln717_12_reg_6254);

assign sext_ln712_18_fu_5470_p1 = $signed(trunc_ln717_13_reg_6259);

assign sext_ln712_19_fu_6026_p1 = $signed(trunc_ln717_14_reg_6619);

assign sext_ln712_20_fu_5908_p1 = $signed(trunc_ln717_15_reg_6474);

assign sext_ln712_21_fu_6029_p1 = $signed(trunc_ln717_16_reg_6624);

assign sext_ln712_22_fu_6032_p1 = $signed(trunc_ln717_17_reg_6629);

assign sext_ln712_23_fu_5473_p1 = $signed(trunc_ln717_18_reg_6277);

assign sext_ln712_24_fu_5476_p1 = $signed(trunc_ln717_19_reg_6287);

assign sext_ln712_25_fu_5479_p1 = $signed(trunc_ln717_20_reg_6292);

assign sext_ln712_26_fu_5482_p1 = $signed(shl_ln2_fu_5232_p3);

assign sext_ln712_27_fu_5486_p1 = $signed(trunc_ln717_21_reg_6297);

assign sext_ln712_28_fu_5489_p1 = $signed(trunc_ln717_22_reg_6302);

assign sext_ln712_29_fu_5492_p1 = $signed(trunc_ln717_23_reg_6307);

assign sext_ln712_30_fu_5495_p1 = $signed(trunc_ln717_24_reg_6312);

assign sext_ln712_31_fu_5498_p1 = $signed(trunc_ln717_25_reg_6317);

assign sext_ln712_32_fu_5501_p1 = $signed(trunc_ln717_26_reg_6322);

assign sext_ln712_33_fu_5504_p1 = $signed(trunc_ln717_27_reg_6327);

assign sext_ln712_34_fu_5507_p1 = $signed(trunc_ln717_28_reg_6332);

assign sext_ln712_35_fu_5510_p1 = $signed(trunc_ln717_29_reg_6337);

assign sext_ln712_36_fu_5513_p1 = $signed(trunc_ln717_30_reg_6349);

assign sext_ln712_37_fu_5911_p1 = $signed(trunc_ln717_31_reg_6479);

assign sext_ln712_38_fu_5516_p1 = $signed(trunc_ln717_32_fu_5294_p4);

assign sext_ln712_39_fu_5914_p1 = $signed(trunc_ln717_33_reg_6484);

assign sext_ln712_40_fu_5917_p1 = $signed(trunc_ln717_34_reg_6489);

assign sext_ln712_41_fu_5520_p1 = $signed(trunc_ln717_35_reg_6362);

assign sext_ln712_42_fu_5154_p1 = $signed(trunc_ln717_36_fu_4660_p4);

assign sext_ln712_43_fu_5920_p1 = $signed(trunc_ln717_37_reg_6367);

assign sext_ln712_44_fu_5158_p1 = trunc_ln38_12_fu_4623_p4;

assign sext_ln712_45_fu_5162_p1 = $signed(trunc_ln717_38_fu_4717_p4);

assign sext_ln712_46_fu_5523_p1 = $signed(trunc_ln717_39_reg_6372);

assign sext_ln712_47_fu_5526_p1 = $signed(trunc_ln717_40_reg_6377);

assign sext_ln712_48_fu_5166_p1 = $signed(trunc_ln717_41_fu_4768_p4);

assign sext_ln712_49_fu_5529_p1 = $signed(trunc_ln717_42_reg_6382);

assign sext_ln712_50_fu_5532_p1 = $signed(trunc_ln717_43_reg_6387);

assign sext_ln712_51_fu_5923_p1 = $signed(trunc_ln717_44_reg_6398);

assign sext_ln712_52_fu_5926_p1 = $signed(trunc_ln717_45_reg_6494);

assign sext_ln712_53_fu_5535_p1 = $signed(trunc_ln717_46_reg_6403);

assign sext_ln712_54_fu_5538_p1 = $signed(trunc_ln717_47_reg_6414);

assign sext_ln712_55_fu_5541_p1 = $signed(trunc_ln717_48_reg_6419);

assign sext_ln712_56_fu_5929_p1 = $signed(trunc_ln717_49_reg_6499);

assign sext_ln712_57_fu_5544_p1 = $signed(trunc_ln717_50_reg_6424);

assign sext_ln712_58_fu_5547_p1 = $signed(trunc_ln717_51_reg_6429);

assign sext_ln712_59_fu_5550_p1 = $signed(trunc_ln717_52_reg_6434);

assign sext_ln712_5_fu_6011_p1 = $signed(trunc_ln717_9_reg_6594);

assign sext_ln712_60_fu_5553_p1 = $signed(trunc_ln717_53_reg_6439);

assign sext_ln712_61_fu_5556_p1 = $signed(trunc_ln717_54_reg_6444);

assign sext_ln712_62_fu_5170_p1 = $signed(trunc_ln717_55_fu_5124_p4);

assign sext_ln712_63_fu_5559_p1 = $signed(trunc_ln717_56_reg_6449);

assign sext_ln712_6_fu_6014_p1 = $signed(trunc_ln717_s_reg_6599);

assign sext_ln712_7_fu_6017_p1 = $signed(trunc_ln717_1_reg_6604);

assign sext_ln712_8_fu_6020_p1 = $signed(trunc_ln717_2_reg_6609);

assign sext_ln712_9_fu_6023_p1 = $signed(trunc_ln717_3_reg_6614);

assign sext_ln712_fu_6008_p1 = $signed(trunc_ln5_reg_6589);

assign sext_ln740_10_fu_6084_p1 = $signed(add_ln740_40_reg_6654);

assign sext_ln740_11_fu_5649_p1 = $signed(add_ln740_44_fu_5643_p2);

assign sext_ln740_12_fu_5985_p1 = $signed(add_ln740_45_reg_6549);

assign sext_ln740_13_fu_6104_p1 = $signed(add_ln740_50_reg_6554);

assign sext_ln740_14_fu_6123_p1 = $signed(add_ln740_58_reg_6569);

assign sext_ln740_15_fu_5999_p1 = $signed(add_ln740_65_reg_6584);

assign sext_ln740_6_fu_5932_p1 = $signed(add_ln740_19_reg_6459);

assign sext_ln740_7_fu_6057_p1 = $signed(add_ln740_20_reg_6634);

assign sext_ln740_8_fu_6081_p1 = $signed(add_ln740_38_reg_6649);

assign sext_ln740_9_fu_5971_p1 = $signed(add_ln740_39_reg_6539);

assign sext_ln740_fu_5562_p1 = $signed(trunc_ln717_57_reg_6454);

assign shl_ln1171_10_fu_5881_p3 = {{trunc_ln38_6_reg_6271}, {1'd0}};

assign shl_ln1171_11_fu_4533_p3 = {{trunc_ln38_s_fu_4493_p4}, {4'd0}};

assign shl_ln1171_12_fu_4545_p3 = {{trunc_ln38_s_fu_4493_p4}, {2'd0}};

assign shl_ln1171_13_fu_5239_p3 = {{trunc_ln38_10_reg_6342}, {5'd0}};

assign shl_ln1171_14_fu_5250_p3 = {{trunc_ln38_10_reg_6342}, {3'd0}};

assign shl_ln1171_15_fu_5277_p3 = {{trunc_ln38_10_reg_6342}, {1'd0}};

assign shl_ln1171_16_fu_5307_p3 = {{trunc_ln38_11_reg_6354}, {4'd0}};

assign shl_ln1171_17_fu_5334_p3 = {{trunc_ln38_11_reg_6354}, {5'd0}};

assign shl_ln1171_18_fu_5345_p3 = {{trunc_ln38_11_reg_6354}, {1'd0}};

assign shl_ln1171_19_fu_4699_p3 = {{trunc_ln38_13_fu_4680_p4}, {2'd0}};

assign shl_ln1171_1_fu_4296_p3 = {{trunc_ln38_4_fu_4244_p4}, {2'd0}};

assign shl_ln1171_20_fu_4788_p3 = {{trunc_ln38_14_fu_4753_p4}, {6'd0}};

assign shl_ln1171_21_fu_4800_p3 = {{trunc_ln38_14_fu_4753_p4}, {4'd0}};

assign shl_ln1171_22_fu_5402_p3 = {{trunc_ln38_16_reg_6408}, {6'd0}};

assign shl_ln1171_23_fu_5419_p3 = {{trunc_ln38_16_reg_6408}, {2'd0}};

assign shl_ln1171_24_fu_4913_p3 = {{tmp_2_fu_4903_p4}, {3'd0}};

assign shl_ln1171_25_fu_4925_p3 = {{tmp_2_fu_4903_p4}, {1'd0}};

assign shl_ln1171_26_fu_4953_p3 = {{tmp_2_fu_4903_p4}, {7'd0}};

assign shl_ln1171_27_fu_4965_p3 = {{tmp_2_fu_4903_p4}, {2'd0}};

assign shl_ln1171_28_fu_5008_p3 = {{trunc_ln38_17_fu_4993_p4}, {7'd0}};

assign shl_ln1171_29_fu_5020_p3 = {{trunc_ln38_17_fu_4993_p4}, {1'd0}};

assign shl_ln1171_2_fu_5205_p3 = {{trunc_ln38_5_reg_6264}, {4'd0}};

assign shl_ln1171_30_fu_5058_p3 = {{trunc_ln38_17_fu_4993_p4}, {2'd0}};

assign shl_ln1171_31_fu_5106_p3 = {{trunc_ln38_18_fu_5086_p4}, {2'd0}};

assign shl_ln1171_3_fu_5870_p3 = {{trunc_ln38_6_reg_6271}, {7'd0}};

assign shl_ln1171_4_fu_5761_p3 = {{trunc_ln38_reg_6205}, {2'd0}};

assign shl_ln1171_5_fu_5792_p3 = {{trunc_ln38_1_reg_6213}, {7'd0}};

assign shl_ln1171_6_fu_4088_p3 = {{trunc_ln38_2_fu_4073_p4}, {5'd0}};

assign shl_ln1171_7_fu_4110_p3 = {{trunc_ln38_2_fu_4073_p4}, {1'd0}};

assign shl_ln1171_8_fu_4138_p3 = {{trunc_ln38_2_fu_4073_p4}, {7'd0}};

assign shl_ln1171_9_fu_4196_p3 = {{trunc_ln38_3_fu_4176_p4}, {7'd0}};

assign shl_ln1171_s_fu_4284_p3 = {{trunc_ln38_4_fu_4244_p4}, {5'd0}};

assign shl_ln2_fu_5232_p3 = {{trunc_ln38_7_reg_6282}, {3'd0}};

assign shl_ln3_fu_6145_p3 = {{add_ln740_fu_6140_p2}, {2'd0}};

assign shl_ln740_3_fu_6162_p3 = {{add_ln740_3_fu_6157_p2}, {2'd0}};

assign shl_ln740_4_fu_6179_p3 = {{add_ln740_4_fu_6174_p2}, {2'd0}};

assign shl_ln_fu_5750_p3 = {{trunc_ln38_reg_6205}, {4'd0}};

assign sub_ln1171_10_fu_4122_p2 = ($signed(sub_ln1171_9_fu_4104_p2) - $signed(sext_ln1171_10_fu_4118_p1));

assign sub_ln1171_11_fu_4150_p2 = ($signed(sext_ln1171_11_fu_4146_p1) - $signed(sext_ln1171_8_fu_4096_p1));

assign sub_ln1171_12_fu_4208_p2 = ($signed(sext_ln1171_13_fu_4204_p1) - $signed(r_V_3_fu_4186_p1));

assign sub_ln1171_13_fu_5892_p2 = ($signed(sext_ln1171_22_fu_5888_p1) - $signed(sext_ln1171_21_fu_5877_p1));

assign sub_ln1171_14_fu_4557_p2 = ($signed(sext_ln1171_26_fu_4553_p1) - $signed(sext_ln1171_25_fu_4541_p1));

assign sub_ln1171_15_fu_5261_p2 = ($signed(sext_ln1171_28_fu_5246_p1) - $signed(sext_ln1171_29_fu_5257_p1));

assign sub_ln1171_16_fu_5288_p2 = ($signed(10'd0) - $signed(sext_ln1171_30_fu_5284_p1));

assign sub_ln1171_17_fu_5318_p2 = ($signed(sext_ln1171_33_fu_5314_p1) - $signed(sext_ln1171_32_fu_5304_p1));

assign sub_ln1171_18_fu_5356_p2 = ($signed(sext_ln1171_35_fu_5352_p1) - $signed(sext_ln1171_34_fu_5341_p1));

assign sub_ln1171_19_fu_4711_p2 = ($signed(11'd0) - $signed(sext_ln1171_41_fu_4707_p1));

assign sub_ln1171_20_fu_4812_p2 = ($signed(sext_ln1171_42_fu_4796_p1) - $signed(sext_ln1171_43_fu_4808_p1));

assign sub_ln1171_21_fu_5413_p2 = ($signed(15'd0) - $signed(sext_ln1171_48_fu_5409_p1));

assign sub_ln1171_22_fu_5430_p2 = ($signed(sub_ln1171_21_fu_5413_p2) - $signed(sext_ln1171_49_fu_5426_p1));

assign sub_ln1171_23_fu_4937_p2 = ($signed(sext_ln1171_50_fu_4921_p1) - $signed(sext_ln1171_51_fu_4933_p1));

assign sub_ln1171_24_fu_4977_p2 = ($signed(sext_ln1171_53_fu_4973_p1) - $signed(sext_ln1171_52_fu_4961_p1));

assign sub_ln1171_25_fu_5032_p2 = ($signed(sext_ln1171_55_fu_5028_p1) - $signed(sext_ln1171_54_fu_5016_p1));

assign sub_ln1171_26_fu_5070_p2 = ($signed(sext_ln1171_54_fu_5016_p1) - $signed(sext_ln1171_56_fu_5066_p1));

assign sub_ln1171_27_fu_5118_p2 = ($signed(sext_ln1171_59_fu_5114_p1) - $signed(sext_ln1171_58_fu_5102_p1));

assign sub_ln1171_28_fu_4654_p2 = ($signed(sext_ln1171_37_fu_4638_p1) - $signed(sext_ln1171_38_fu_4650_p1));

assign sub_ln1171_29_fu_5386_p2 = ($signed(sext_ln1171_44_fu_5372_p1) - $signed(sext_ln1171_46_fu_5382_p1));

assign sub_ln1171_7_fu_5803_p2 = ($signed(sext_ln1171_6_fu_5799_p1) - $signed(r_V_1_fu_5788_p1));

assign sub_ln1171_8_fu_5819_p2 = ($signed(16'd0) - $signed(sext_ln1171_6_fu_5799_p1));

assign sub_ln1171_9_fu_4104_p2 = ($signed(14'd0) - $signed(sext_ln1171_9_fu_4100_p1));

assign sub_ln1171_fu_5772_p2 = ($signed(sext_ln1171_5_fu_5768_p1) - $signed(sext_ln1171_4_fu_5757_p1));

assign tmp_1_fu_5375_p3 = {{trunc_ln38_15_reg_6392}, {4'd0}};

assign tmp_2_fu_4903_p4 = {{p_read[151:144]}};

assign tmp_s_fu_4642_p3 = {{trunc_ln38_12_fu_4623_p4}, {3'd0}};

assign trunc_ln38_10_fu_4573_p4 = {{p_read[95:88]}};

assign trunc_ln38_11_fu_4598_p4 = {{p_read[103:96]}};

assign trunc_ln38_12_fu_4623_p4 = {{p_read[111:104]}};

assign trunc_ln38_13_fu_4680_p4 = {{p_read[119:112]}};

assign trunc_ln38_14_fu_4753_p4 = {{p_read[127:120]}};

assign trunc_ln38_15_fu_4828_p4 = {{p_read[135:128]}};

assign trunc_ln38_16_fu_4868_p4 = {{p_read[143:136]}};

assign trunc_ln38_17_fu_4993_p4 = {{p_read[159:152]}};

assign trunc_ln38_18_fu_5086_p4 = {{p_read[167:160]}};

assign trunc_ln38_2_fu_4073_p4 = {{p_read[23:16]}};

assign trunc_ln38_3_fu_4176_p4 = {{p_read[31:24]}};

assign trunc_ln38_4_fu_4244_p4 = {{p_read[39:32]}};

assign trunc_ln38_6_fu_4334_p4 = {{p_read[55:48]}};

assign trunc_ln38_7_fu_4359_p4 = {{p_read[63:56]}};

assign trunc_ln38_8_fu_4395_p4 = {{p_read[71:64]}};

assign trunc_ln38_9_fu_4446_p4 = {{p_read[79:72]}};

assign trunc_ln38_fu_4059_p1 = p_read[7:0];

assign trunc_ln38_s_fu_4493_p4 = {{p_read[87:80]}};

assign trunc_ln717_32_fu_5294_p4 = {{sub_ln1171_16_fu_5288_p2[9:3]}};

assign trunc_ln717_36_fu_4660_p4 = {{sub_ln1171_28_fu_4654_p2[11:3]}};

assign trunc_ln717_38_fu_4717_p4 = {{sub_ln1171_19_fu_4711_p2[10:3]}};

assign trunc_ln717_41_fu_4768_p4 = {{p_read[127:121]}};

assign trunc_ln717_55_fu_5124_p4 = {{sub_ln1171_27_fu_5118_p2[10:3]}};

assign zext_ln740_3_fu_5946_p1 = add_ln740_25_reg_6464;

assign zext_ln740_4_fu_5713_p1 = add_ln740_64_reg_6469;

assign zext_ln740_fu_5186_p1 = add_ln740_24_fu_5180_p2;

endmodule //myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s
