{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504084618701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504084618701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 21:16:58 2017 " "Processing started: Wed Aug 30 21:16:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504084618701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504084618701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTBaseStation -c UARTBaseStation " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTBaseStation -c UARTBaseStation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504084618701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1504084619051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartbasestation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartbasestation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTBaseStation-behavior " "Found design unit 1: UARTBaseStation-behavior" {  } { { "UARTBaseStation.vhd" "" { Text "D:/UARTBaseStation/UARTBaseStation.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619451 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTBaseStation " "Found entity 1: UARTBaseStation" {  } { { "UARTBaseStation.vhd" "" { Text "D:/UARTBaseStation/UARTBaseStation.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullvhdl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullvhdl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullVHDL " "Found entity 1: FullVHDL" {  } { { "FullVHDL.bdf" "" { Schematic "D:/UARTBaseStation/FullVHDL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryinputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryMux-behavior " "Found design unit 1: MemoryMux-behavior" {  } { { "MemoryInputMux.vhd" "" { Text "D:/UARTBaseStation/MemoryInputMux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619451 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryMux " "Found entity 1: MemoryMux" {  } { { "MemoryInputMux.vhd" "" { Text "D:/UARTBaseStation/MemoryInputMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619451 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Project209/segment_display.vhd " "Can't analyze file -- file ../Project209/segment_display.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1504084619461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_display-behavior " "Found design unit 1: segment_display-behavior" {  } { { "segment_display.vhd" "" { Text "D:/UARTBaseStation/segment_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_display " "Found entity 1: segment_display" {  } { { "segment_display.vhd" "" { Text "D:/UARTBaseStation/segment_display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frameinputmimic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frameinputmimic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameInputMimic-behavior " "Found design unit 1: FrameInputMimic-behavior" {  } { { "FrameInputMimic.vhd" "" { Text "D:/UARTBaseStation/FrameInputMimic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrameInputMimic " "Found entity 1: FrameInputMimic" {  } { { "FrameInputMimic.vhd" "" { Text "D:/UARTBaseStation/FrameInputMimic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/display_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/display_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_test " "Found entity 1: display_test" {  } { { "output_files/display_test.bdf" "" { Schematic "D:/UARTBaseStation/output_files/display_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mux_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_test " "Found entity 1: mux_test" {  } { { "output_files/mux_test.bdf" "" { Schematic "D:/UARTBaseStation/output_files/mux_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-behavior " "Found design unit 1: DataRegister-behavior" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputMux-behavior " "Found design unit 1: InputMux-behavior" {  } { { "InputMux.vhd" "" { Text "D:/UARTBaseStation/InputMux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""} { "Info" "ISGN_ENTITY_NAME" "1 InputMux " "Found entity 1: InputMux" {  } { { "InputMux.vhd" "" { Text "D:/UARTBaseStation/InputMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputMux-behavior " "Found design unit 1: OutputMux-behavior" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputMux " "Found entity 1: OutputMux" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver-behavior " "Found design unit 1: Receiver-behavior" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/receiver_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/receiver_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver_test " "Found entity 1: Receiver_test" {  } { { "output_files/Receiver_test.bdf" "" { Schematic "D:/UARTBaseStation/output_files/Receiver_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fullbasestation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fullbasestation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullBaseStation " "Found entity 1: FullBaseStation" {  } { { "output_files/FullBaseStation.bdf" "" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "D:/UARTBaseStation/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619481 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/UARTBaseStation/display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504084619481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504084619481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullBaseStation " "Elaborating entity \"FullBaseStation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504084619501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst1 " "Elaborating entity \"display\" for hierarchy \"display:inst1\"" {  } { { "output_files/FullBaseStation.bdf" "inst1" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 216 1544 1808 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084619511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputMux OutputMux:inst8 " "Elaborating entity \"OutputMux\" for hierarchy \"OutputMux:inst8\"" {  } { { "output_files/FullBaseStation.bdf" "inst8" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 232 1192 1432 408 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084619521 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(49) " "VHDL Process Statement warning at OutputMux.vhd(49): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084619521 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(78) " "VHDL Process Statement warning at OutputMux.vhd(78): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084619521 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(109) " "VHDL Process Statement warning at OutputMux.vhd(109): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084619521 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(123) " "VHDL Process Statement warning at OutputMux.vhd(123): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084619521 "|FullBaseStation|OutputMux:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk OutputMux.vhd(149) " "VHDL Process Statement warning at OutputMux.vhd(149): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OutputMux.vhd" "" { Text "D:/UARTBaseStation/OutputMux.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084619521 "|FullBaseStation|OutputMux:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister DataRegister:inst5 " "Elaborating entity \"DataRegister\" for hierarchy \"DataRegister:inst5\"" {  } { { "output_files/FullBaseStation.bdf" "inst5" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 216 888 1096 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084619521 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk DataRegister.vhd(26) " "VHDL Process Statement warning at DataRegister.vhd(26): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataRegister.vhd" "" { Text "D:/UARTBaseStation/DataRegister.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084619521 "|FullBaseStation|DataRegister:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputMux InputMux:inst3 " "Elaborating entity \"InputMux\" for hierarchy \"InputMux:inst3\"" {  } { { "output_files/FullBaseStation.bdf" "inst3" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 208 552 784 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084619521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:inst2 " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:inst2\"" {  } { { "output_files/FullBaseStation.bdf" "inst2" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 240 344 528 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504084619521 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_reg Receiver.vhd(232) " "VHDL Process Statement warning at Receiver.vhd(232): signal \"shift_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift_reg_out Receiver.vhd(229) " "VHDL Process Statement warning at Receiver.vhd(229): inferring latch(es) for signal or variable \"shift_reg_out\", which holds its previous value in one or more paths through the process" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[0\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[0\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[1\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[1\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[2\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[2\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[3\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[3\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[4\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[4\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[5\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[5\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[6\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[6\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg_out\[7\] Receiver.vhd(229) " "Inferred latch for \"shift_reg_out\[7\]\" at Receiver.vhd(229)" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504084619531 "|FullBaseStation|Receiver:inst2"}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 147 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1504084619911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504084619951 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504084619951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504084619951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504084619951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504084620011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 21:17:00 2017 " "Processing ended: Wed Aug 30 21:17:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504084620011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504084620011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504084620011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504084620011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504084621451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504084621451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 21:17:00 2017 " "Processing started: Wed Aug 30 21:17:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504084621451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1504084621451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UARTBaseStation -c UARTBaseStation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UARTBaseStation -c UARTBaseStation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1504084621451 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1504084621581 ""}
{ "Info" "0" "" "Project  = UARTBaseStation" {  } {  } 0 0 "Project  = UARTBaseStation" 0 0 "Fitter" 0 0 1504084621581 ""}
{ "Info" "0" "" "Revision = UARTBaseStation" {  } {  } 0 0 "Revision = UARTBaseStation" 0 0 "Fitter" 0 0 1504084621581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1504084621621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UARTBaseStation 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"UARTBaseStation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504084621851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504084621911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504084621921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504084621961 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504084622091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504084622091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504084622091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504084622091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504084622091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504084622091 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504084622091 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1504084622091 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1504084622151 ""}
{ "Info" "ISTA_SDC_FOUND" "UARTBaseStation.sdc " "Reading SDC File: 'UARTBaseStation.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1504084622151 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst2\|CS.stop " "Node: Receiver:inst2\|CS.stop was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1504084622151 "|FullBaseStation|Receiver:inst2|CS.stop"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1504084622151 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1504084622151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1504084622151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000          clk " "   5.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1504084622151 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1504084622151 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504084622151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504084622151 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1504084622161 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "output_files/FullBaseStation.bdf" "" { Schematic "D:/UARTBaseStation/output_files/FullBaseStation.bdf" { { 232 120 288 248 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1504084622161 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Receiver:inst2\|shift_out~0 Global clock " "Automatically promoted signal \"Receiver:inst2\|shift_out~0\" to use Global clock" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 22 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1504084622161 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Receiver:inst2\|Selector5~0 Global clock " "Automatically promoted signal \"Receiver:inst2\|Selector5~0\" to use Global clock" {  } { { "Receiver.vhd" "" { Text "D:/UARTBaseStation/Receiver.vhd" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1504084622161 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1504084622161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1504084622161 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1504084622181 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1504084622181 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1504084622211 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1504084622211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1504084622211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1504084622211 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED0 " "Node \"LED0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED1 " "Node \"LED1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED2 " "Node \"LED2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED3 " "Node \"LED3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_RED " "Node \"LED_RED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_RED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock100M " "Node \"clock100M\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock100M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rx_RS232 " "Node \"rx_RS232\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_RS232" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx " "Node \"tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_RS232 " "Node \"tx_RS232\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_RS232" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1504084622221 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1504084622221 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504084622221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1504084622281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504084622421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1504084622431 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1504084622877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504084622877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1504084622907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "D:/UARTBaseStation/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1504084624188 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1504084624188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504084624598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1504084624598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1504084624598 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1504084624598 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504084624608 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1504084624618 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1504084624618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UARTBaseStation/output_files/UARTBaseStation.fit.smsg " "Generated suppressed messages file D:/UARTBaseStation/output_files/UARTBaseStation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1504084624658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "998 " "Peak virtual memory: 998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504084624688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 21:17:04 2017 " "Processing ended: Wed Aug 30 21:17:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504084624688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504084624688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504084624688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504084624688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1504084625888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504084625888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 21:17:05 2017 " "Processing started: Wed Aug 30 21:17:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504084625888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1504084625888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UARTBaseStation -c UARTBaseStation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UARTBaseStation -c UARTBaseStation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1504084625889 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1504084626186 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1504084626186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504084626346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 21:17:06 2017 " "Processing ended: Wed Aug 30 21:17:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504084626346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504084626346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504084626346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1504084626346 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1504084626916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1504084627696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504084627696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 21:17:07 2017 " "Processing started: Wed Aug 30 21:17:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504084627696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504084627696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UARTBaseStation -c UARTBaseStation " "Command: quartus_sta UARTBaseStation -c UARTBaseStation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504084627696 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1504084627836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1504084627976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1504084628006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1504084628006 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1504084628046 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1504084628336 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1504084628366 ""}
{ "Info" "ISTA_SDC_FOUND" "UARTBaseStation.sdc " "Reading SDC File: 'UARTBaseStation.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1504084628376 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst2\|CS.stop " "Node: Receiver:inst2\|CS.stop was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1504084628386 "|FullBaseStation|Receiver:inst2|CS.stop"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1504084628386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1504084628396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.748 " "Worst-case setup slack is -18.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.748     -2535.162 clk  " "  -18.748     -2535.162 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.440 " "Worst-case hold slack is 2.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.440         0.000 clk  " "    2.440         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.048 " "Worst-case recovery slack is -6.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.048       -24.192 clk  " "   -6.048       -24.192 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 9.650 " "Worst-case removal slack is 9.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650         0.000 clk  " "    9.650         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.711 " "Worst-case minimum pulse width slack is 1.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.711         0.000 clk  " "    1.711         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504084628406 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1504084628446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1504084628446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1504084628446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504084628476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 21:17:08 2017 " "Processing ended: Wed Aug 30 21:17:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504084628476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504084628476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504084628476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504084628476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504084629666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504084629666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 21:17:09 2017 " "Processing started: Wed Aug 30 21:17:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504084629666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504084629666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UARTBaseStation -c UARTBaseStation " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UARTBaseStation -c UARTBaseStation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504084629666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UARTBaseStation.vo D:/UARTBaseStation/simulation/modelsim/ simulation " "Generated file UARTBaseStation.vo in folder \"D:/UARTBaseStation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504084630016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504084630036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 21:17:10 2017 " "Processing ended: Wed Aug 30 21:17:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504084630036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504084630036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504084630036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504084630036 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504084630646 ""}
