
d:/Projects/Mplab/GKI.X/out/GKI/default.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000080  00804000  000074d4  00005568  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000054d4  00002000  00002000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000003dd  00804080  00804080  000055e8  2**0
                  ALLOC
  3 .noinit       00000001  0080445d  0080445d  000055e8  2**0
                  ALLOC
  4 .comment      00000030  00000000  00000000  000055e8  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00005618  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000001b8  00000000  00000000  00005658  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000f845  00000000  00000000  00005810  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003f7b  00000000  00000000  00015055  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00003160  00000000  00000000  00018fd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000664  00000000  00000000  0001c130  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000060e8  00000000  00000000  0001c794  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003c22  00000000  00000000  0002287c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000698  00000000  00000000  0002649e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00002000 <__vectors>:
    2000:	0c 94 4c 13 	jmp	0x2698	; 0x2698 <__ctors_end>
    2004:	0c 94 fd 1a 	jmp	0x35fa	; 0x35fa <__vector_1>
    2008:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    200c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2010:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2014:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2018:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    201c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2020:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2024:	0c 94 3a 1b 	jmp	0x3674	; 0x3674 <__vector_9>
    2028:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    202c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2030:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2034:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2038:	0c 94 31 14 	jmp	0x2862	; 0x2862 <__vector_14>
    203c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2040:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2044:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2048:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    204c:	0c 94 bc 33 	jmp	0x6778	; 0x6778 <__vector_19>
    2050:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2054:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2058:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    205c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2060:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2064:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2068:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    206c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2070:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2074:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2078:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    207c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2080:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2084:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2088:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    208c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2090:	0c 94 97 1a 	jmp	0x352e	; 0x352e <__vector_36>
    2094:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    2098:	0c 94 c2 13 	jmp	0x2784	; 0x2784 <__vector_38>
    209c:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20a0:	0c 94 f5 13 	jmp	0x27ea	; 0x27ea <__vector_40>
    20a4:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20a8:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20ac:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20b0:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20b4:	0c 94 de 1a 	jmp	0x35bc	; 0x35bc <__vector_45>
    20b8:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20bc:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20c0:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20c4:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20c8:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20cc:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20d0:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20d4:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20d8:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20dc:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20e0:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20e4:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20e8:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20ec:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>
    20f0:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__bad_interrupt>

000020f4 <_ZL8cmetaAll>:
    20f4:	42 05 01 0b 32 58 00 32 59 00 32 5a 00 01 0b 34     B...2X.2Y.2Z...4
    2104:	58 00 34 59 00 34 5a 00 01 15 34 6b 47 4b 00 93     X.4Y.4Z...4kGK..
    2114:	0a 94 05 20 44 41 43 00 b0 00 00 ff 00 01 42 93     ... DAC.......B.
    2124:	0c 94 08 34 6d 31 31 00 34 6d 31 32 00 34 6d 31     ...4m11.4m12.4m1
    2134:	33 00 34 6d 31 34 00 34 6d 32 31 00 34 6d 32 32     3.4m14.4m21.4m22
    2144:	00 34 6d 32 33 00 34 6d 32 34 00 34 6d 33 31 00     .4m23.4m24.4m31.
    2154:	34 6d 33 32 00 34 6d 33 33 00 34 6d 33 34 00 01     4m32.4m33.4m34..
    2164:	09 08 03 6d 33 78 34 00 01 12 34 6b 4f 6c 64 00     ...m3x4...4kOld.
    2174:	34 6b 00 34 64 00 34 64 30 00 01 0e 08 05 58 00     4k.4d.4d0.....X.
    2184:	08 05 59 00 08 05 5a 00 01 1b 34 74 30 00 34 74     ..Y...Z...4t0.4t
    2194:	31 00 08 06 61 63 63 65 6c 00 08 06 6d 61 67 6e     1...accel...magn
    21a4:	69 74 00 01 08 08 07 54 00 9f 02 01 13 08 04 61     it.....T.......a
    21b4:	63 63 65 6c 00 08 04 6d 61 67 6e 69 74 00 01 36     ccel...magnit..6
    21c4:	86 20 69 64 00 85 20 73 74 61 74 75 73 00 85 20     . id.. status.. 
    21d4:	6d 6f 64 65 00 85 20 63 6c 6f 63 6b 00 85 20 67     mode.. clock.. g
    21e4:	61 69 6e 31 00 85 20 67 61 69 6e 32 00 85 20 63     ain1.. gain2.. c
    21f4:	66 67 00 85 01 18 10 d4 eb e0 e3 5f f1 ec e5 ed     fg........._....
    2204:	fb 5f e1 e0 f2 e0 f0 e5 e8 5f 31 00 02 c8 63 68     ._......._1...ch
    2214:	61 72 67 65 00 10 73 74 61 74 75 73 00 85 34 c8     arge..status..4.
    2224:	e7 f0 e0 f1 f5 ee e4 ee e2 e0 ed ed e0 ff 5f e5     .............._.
    2234:	ec ea ee f1 f2 fc 00 b0 ff 00 00 7f f2 41 68 00     .............Ah.
    2244:	93 0a 94 07 34 ce f1 f2 e0 e2 f8 e0 ff f1 ff 5f     ....4.........._
    2254:	e5 ec ea ee f1 f2 fc 00 b0 ff 00 00 7f f2 41 68     ..............Ah
    2264:	00 85 93 05 94 02 10 d0 e5 f1 f3 f0 f1 00 85 b0     ................
    2274:	ff 00 00 7f f2 25 00 20 ce f1 f2 e0 eb ee f1 fc     .....%. ........
    2284:	5f f7 e0 f1 ee e2 00 85 b0 ff 00 00 7f f2 68 00     _.............h.
    2294:	34 d2 e5 ec ef e5 f0 e0 f2 f3 f0 e0 00 b0 00 ff     4...............
    22a4:	1f 7f f2 43 00 85 93 05 94 01 34 cd e0 ef f0 ff     ...C......4.....
    22b4:	e6 e5 ed e8 e5 5f e1 e0 f2 e0 f0 e5 e8 00 85 f2     ....._..........
    22c4:	56 00 93 05 94 02 34 d2 ee ea 00 85 f2 6d 41 00     V.....4......mA.
    22d4:	93 05 94 01 01 49 20 52 65 73 65 74 43 6f 75 6e     .....I ResetCoun
    22e4:	74 00 85 10 52 65 73 65 74 46 75 6e 63 74 69 6f     t...ResetFunctio
    22f4:	6e 00 85 10 52 65 73 65 74 52 65 67 69 73 74 65     n...ResetRegiste
    2304:	72 00 85 32 e2 ee f1 f1 f2 e0 ed ee e2 eb e5 ed     r..2............
    2314:	fb e9 5f ea e0 e4 f0 00 f1 57 54 00 85 01 1f 08     .._......WT.....
    2324:	0d 52 65 73 65 74 45 72 72 00 32 e2 f0 e5 ec ff     .ResetErr.2.....
    2334:	5f 71 7a 45 72 72 00 f1 57 54 00 85 01 1c 34 a8     _qzErr..WT....4.
    2344:	ec ea ee f1 f2 fc 5f e1 e0 f2 e0 f0 e5 e8 00 b0     ......_.........
    2354:	ff 00 00 7f f2 41 68 00 01 1c 10 e0 e2 f2 ee ec     .....Ah.........
    2364:	e0 f2 00 f1 41 55 00 85 32 e2 f0 e5 ec ff 00 f1     ....AU..2.......
    2374:	57 54 00 85 01 26 08 10 f1 ee f1 f2 ee ff ed e8     WT...&..........
    2384:	e5 5f e8 5f ea e0 e4 f0 00 08 0c d0 e0 e7 f0 ff     ._._............
    2394:	e4 5f e1 e0 f2 e0 f0 e5 e8 00 01 07 34 6b 6e 54     ._..........4knT
    23a4:	00 01 19 08 09 49 6e 63 6c 69 6e 00 08 12 cc e0     .....Inclin.....
    23b4:	e3 ed e8 f2 ee ec e5 f2 f0 00 01 06 08 08 54 00     ..............T.
    23c4:	01 0b 08 14 49 6e 63 6c 69 6e 00 01 c4 08 0b d1     ....Inclin......
    23d4:	ec e5 ed e0 5f e1 e0 f2 e0 f0 e5 e8 00 a3 00 00     ...._...........
    23e4:	08 0f ce e1 fa b8 ec 5f e1 e0 f2 e0 f0 e5 e8 00     ......._........
    23f4:	a3 08 00 f5 42 41 54 00 08 0e 65 72 72 6f 72 73     ....BAT...errors
    2404:	00 a3 10 00 f5 72 77 65 6c 67 72 74 67 68 00 08     .....rwelgrtgh..
    2414:	11 f1 ee f5 f0 e0 ed e5 ed ed ee e5 5f f1 ee f1     ............_...
    2424:	f2 ee ff ed e8 e5 00 a3 00 02 f5 52 65 73 65 74     ...........Reset
    2434:	5f 42 41 54 5f 65 6e 61 62 6c 65 00 08 02 cd e0     _BAT_enable.....
    2444:	f1 f2 f0 ee e9 ea e0 5f c3 ca 00 a3 00 04 f5 44     ......._.......D
    2454:	41 43 00 08 13 73 74 64 6d 00 a3 d0 07 f5 53 54     AC...stdm.....ST
    2464:	44 4d 00 08 15 6d 65 74 72 45 78 00 a3 b8 0b f5     DM...metrEx.....
    2474:	45 58 4d 00 08 0a 61 64 73 33 31 33 72 65 67 73     EXM...ads313regs
    2484:	00 f5 72 77 65 6c 67 72 74 67 68 00 a3 a0 0f 02     ..rwelgrtgh.....
    2494:	0e c3 ca 00 f1 47 4b 31 00 20 e3 ea 00 02 f5 49     .....GK1. .....I
    24a4:	6e 63 6c 69 6e 00 f1 49 4e 4b 4c 47 4b 32 00 08     nclin..INKLGK2..
    24b4:	01 61 63 63 65 6c 5f 6d 00 f2 6d 47 00 93 0a 94     .accel_m..mG....
    24c4:	01 08 01 6d 61 67 6e 69 74 5f 6d 00 f2 6e 54 00     ...magnit_m..nT.
    24d4:	93 0a 94 01 34 67 6b 5f 6d 00 f2 ec ea d0 00 93     ....4gk_m.......
    24e4:	0a 94 02 34 ee f2 ea eb ee ed e8 f2 e5 eb fc 00     ...4............
    24f4:	f2 67 72 61 64 00 93 0a 94 01 34 e7 e5 ed e8 f2     .grad.....4.....
    2504:	00 f2 67 72 61 64 00 93 0a 94 02 34 e0 e7 e8 ec     ..grad.....4....
    2514:	f3 f2 00 f2 67 72 61 64 00 93 0a 94 01 34 ec e0     ....grad.....4..
    2524:	e3 5f ee f2 ea eb ee ed 00 f2 67 72 61 64 00 93     ._........grad..
    2534:	0a 94 01 20 e0 ec ef eb e8 f2 5f 61 63 63 65 6c     ... ......_accel
    2544:	00 f2 6d 47 00 93 0a 94 00 20 e0 ec ef eb e8 f2     ..mG..... ......
    2554:	5f 6d 61 67 6e 69 74 00 93 0a 94 00 34 ec e0 e3     _magnit.....4...
    2564:	5f ed e0 ea eb ee ed 00 f2 67 72 61 64 00 93 0a     _........grad...
    2574:	94 01 34 54 00 f2 67 72 61 64 2e 43 00 93 0a 94     ..4T..grad.C....
    2584:	03 08 01 61 63 63 65 6c 00 08 01 6d 61 67 6e 69     ...accel...magni
    2594:	74 00 01 20 10 e0 e2 f2 ee ec e0 f2 00 f1 41 55     t.. ..........AU
    25a4:	00 32 e2 f0 e5 ec ff 00 f1 57 54 00 09 18 09 17     .2.......WT.....
    25b4:	09 0c 01 13 32 e2 f0 e5 ec ff 00 f1 57 54 00 09     ....2.......WT..
    25c4:	18 09 17 09 0c 02 6d 49 6e 63 6c 47 4b 34 00 90     ......mInclGK4..
    25d4:	03 f0 32 39 2e 30 37 2e 32 30 32 35 20 31 34 3a     ..29.07.2025 14:
    25e4:	32 34 3a 33 35 20 20 41 44 58 4c 33 35 36 2e 39     24:35  ADXL356.9
    25f4:	20 47 4b 20 45 45 50 5f 49 4e 54 20 42 4f 4f 54      GK EEP_INT BOOT
    2604:	45 45 50 20 43 48 41 47 45 52 2e 76 33 20 4e 61     EEP CHAGER.v3 Na
    2614:	6e 6f 54 65 73 6c 61 20 57 54 3e 30 00 91 06 a0     noTesla WT>0....
    2624:	01 00 a2 fa 00 84 07 19 81 07 1a a1 20 00 82 07     ............ ...
    2634:	16 83 ff 32 05 33 0b 33 10 33 35 33 75 33 78 33     ...2.3.3.353u3x3
    2644:	75 33 7b 33 08 4a d7 3b 3b ce 01 6e 84 bc bf fd     u3{3.J.;;..n....
    2654:	c1 2f 3d 6c 74 31 9a bd 56 83 3d da 3d 00 c7 7f     ./=lt1..V.=.=...
    2664:	11 be d9 e4 bb 4c 3e 91 6b aa aa be 00 00 00 80     .....L>.k.......
    2674:	3f 05 a8 4c cd b2 d4 4e b9 38 36 a9 02 0c 50 b9     ?..L...N.86...P.
    2684:	91 86 88 08 3c a6 aa aa 2a be 00 00 00 80 3f 00     ....<...*.....?.

00002694 <__ctors_start>:
    2694:	57 14       	cp	r5, r7
    2696:	f7 33       	cpi	r31, 0x37	; 55

00002698 <__ctors_end>:
    2698:	11 24       	eor	r1, r1
    269a:	1f be       	out	0x3f, r1	; 63
    269c:	cf ef       	ldi	r28, 0xFF	; 255
    269e:	cd bf       	out	0x3d, r28	; 61
    26a0:	df e7       	ldi	r29, 0x7F	; 127
    26a2:	de bf       	out	0x3e, r29	; 62

000026a4 <_Z5init3v>:
float RadToDeg(float rad)
{
	float res = rad * (180/M_PI);	
	if (res < 0) return 360+res;
	else return res;
}
    26a4:	e0 e0       	ldi	r30, 0x00	; 0
    26a6:	f4 e0       	ldi	r31, 0x04	; 4
    26a8:	94 e0       	ldi	r25, 0x04	; 4
    26aa:	8f ef       	ldi	r24, 0xFF	; 255
    26ac:	93 87       	std	Z+11, r25	; 0x0b
    26ae:	84 87       	std	Z+12, r24	; 0x0c
    26b0:	b0 96       	adiw	r30, 0x20	; 32
    26b2:	e0 3c       	cpi	r30, 0xC0	; 192
    26b4:	24 e0       	ldi	r18, 0x04	; 4
    26b6:	f2 07       	cpc	r31, r18
    26b8:	c9 f7       	brne	.-14     	; 0x26ac <_Z5init3v+0x8>
    26ba:	e0 e0       	ldi	r30, 0x00	; 0
    26bc:	f0 e4       	ldi	r31, 0x40	; 64
    26be:	8a ea       	ldi	r24, 0xAA	; 170
    26c0:	f7 fd       	sbrc	r31, 7
    26c2:	02 c0       	rjmp	.+4      	; 0x26c8 <__do_copy_data>
    26c4:	81 93       	st	Z+, r24
    26c6:	fc cf       	rjmp	.-8      	; 0x26c0 <_Z5init3v+0x1c>

000026c8 <__do_copy_data>:
    26c8:	10 e4       	ldi	r17, 0x40	; 64
    26ca:	a0 e0       	ldi	r26, 0x00	; 0
    26cc:	b0 e4       	ldi	r27, 0x40	; 64
    26ce:	e4 ed       	ldi	r30, 0xD4	; 212
    26d0:	f4 e7       	ldi	r31, 0x74	; 116
    26d2:	00 e0       	ldi	r16, 0x00	; 0
    26d4:	0b bf       	out	0x3b, r16	; 59
    26d6:	02 c0       	rjmp	.+4      	; 0x26dc <__do_copy_data+0x14>
    26d8:	07 90       	elpm	r0, Z+
    26da:	0d 92       	st	X+, r0
    26dc:	a0 38       	cpi	r26, 0x80	; 128
    26de:	b1 07       	cpc	r27, r17
    26e0:	d9 f7       	brne	.-10     	; 0x26d8 <__do_copy_data+0x10>

000026e2 <__do_clear_bss>:
    26e2:	24 e4       	ldi	r18, 0x44	; 68
    26e4:	a0 e8       	ldi	r26, 0x80	; 128
    26e6:	b0 e4       	ldi	r27, 0x40	; 64
    26e8:	01 c0       	rjmp	.+2      	; 0x26ec <.do_clear_bss_start>

000026ea <.do_clear_bss_loop>:
    26ea:	1d 92       	st	X+, r1

000026ec <.do_clear_bss_start>:
    26ec:	ad 35       	cpi	r26, 0x5D	; 93
    26ee:	b2 07       	cpc	r27, r18
    26f0:	e1 f7       	brne	.-8      	; 0x26ea <.do_clear_bss_loop>

000026f2 <__do_global_ctors>:
    26f2:	13 e1       	ldi	r17, 0x13	; 19
    26f4:	cc e4       	ldi	r28, 0x4C	; 76
    26f6:	d3 e1       	ldi	r29, 0x13	; 19
    26f8:	04 c0       	rjmp	.+8      	; 0x2702 <__do_global_ctors+0x10>
    26fa:	21 97       	sbiw	r28, 0x01	; 1
    26fc:	fe 01       	movw	r30, r28
    26fe:	0e 94 a0 34 	call	0x6940	; 0x6940 <__tablejump2__>
    2702:	ca 34       	cpi	r28, 0x4A	; 74
    2704:	d1 07       	cpc	r29, r17
    2706:	c9 f7       	brne	.-14     	; 0x26fa <__do_global_ctors+0x8>
    2708:	0e 94 66 1d 	call	0x3acc	; 0x3acc <main>
    270c:	0c 94 68 3a 	jmp	0x74d0	; 0x74d0 <_exit>

00002710 <__bad_interrupt>:
    2710:	0c 94 00 10 	jmp	0x2000	; 0x2000 <__vectors>

00002714 <crc16Long>:
        .set CRC_POLYNOME,0xA001  
        
.global crc16Long
.type crc16Long,@function
crc16Long:
		movw             XL,r24
    2714:	dc 01       	movw	r26, r24
		add				CntAll,r24
    2716:	68 0f       	add	r22, r24
		adc				CntAllh,r25
    2718:	79 1f       	adc	r23, r25
		ldi				PolyL, lo8(CRC_POLYNOME)
    271a:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    271c:	30 ea       	ldi	r19, 0xA0	; 160
        ser             ResH
    271e:	9f ef       	ldi	r25, 0xFF	; 255
        ser             ResL
    2720:	8f ef       	ldi	r24, 0xFF	; 255

00002722 <CRCl_Loop1>:
CRCl_Loop1:
        ld              data, X+
    2722:	5d 91       	ld	r21, X+
        eor             ResL, data
    2724:	85 27       	eor	r24, r21
		ldi		Cnt8, 0x08
    2726:	28 e0       	ldi	r18, 0x08	; 8

00002728 <CRCl_Loop2>:
CRCl_Loop2:
		lsr		ResH
    2728:	96 95       	lsr	r25
		ror		ResL
    272a:	87 95       	ror	r24
		brcc	CRCl_SkipEor
    272c:	10 f4       	brcc	.+4      	; 0x2732 <CRCl_SkipEor>
		eor		ResL, PolyL
    272e:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    2730:	93 27       	eor	r25, r19

00002732 <CRCl_SkipEor>:
CRCl_SkipEor:
		dec		Cnt8
    2732:	2a 95       	dec	r18
		brne	CRCl_Loop2  
    2734:	c9 f7       	brne	.-14     	; 0x2728 <CRCl_Loop2>
		cp		XL,CntAll
    2736:	a6 17       	cp	r26, r22
		cpc		XH,CntAllh
    2738:	b7 07       	cpc	r27, r23
		brne	CRCl_Loop1  
    273a:	99 f7       	brne	.-26     	; 0x2722 <CRCl_Loop1>
		ret
    273c:	08 95       	ret

0000273e <crc16>:

.global crc16
.type crc16,@function
crc16:
		movw             XL,r24
    273e:	dc 01       	movw	r26, r24
		ldi				PolyL, lo8(CRC_POLYNOME)
    2740:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    2742:	30 ea       	ldi	r19, 0xA0	; 160
        ser             ResH
    2744:	9f ef       	ldi	r25, 0xFF	; 255
        ser             ResL
    2746:	8f ef       	ldi	r24, 0xFF	; 255

00002748 <CRC_Loop1>:
CRC_Loop1:
        ld              data, X+
    2748:	5d 91       	ld	r21, X+
        eor             ResL, data
    274a:	85 27       	eor	r24, r21
		ldi		Cnt8, 0x08
    274c:	28 e0       	ldi	r18, 0x08	; 8

0000274e <CRC_Loop2>:
CRC_Loop2:
		lsr		ResH
    274e:	96 95       	lsr	r25
		ror		ResL
    2750:	87 95       	ror	r24
		brcc	CRC_SkipEor
    2752:	10 f4       	brcc	.+4      	; 0x2758 <CRC_SkipEor>
		eor		ResL, PolyL
    2754:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    2756:	93 27       	eor	r25, r19

00002758 <CRC_SkipEor>:
CRC_SkipEor:
		dec		Cnt8
    2758:	2a 95       	dec	r18
		brne	CRC_Loop2  
    275a:	c9 f7       	brne	.-14     	; 0x274e <CRC_Loop2>
		dec		CntAll
    275c:	6a 95       	dec	r22
		brne	CRC_Loop1  
    275e:	a1 f7       	brne	.-24     	; 0x2748 <CRC_Loop1>
		ret
    2760:	08 95       	ret

00002762 <crc16next>:

.global crc16next
.type crc16next,@function
crc16next:
		ldi				PolyL, lo8(CRC_POLYNOME)
    2762:	41 e0       	ldi	r20, 0x01	; 1
  		ldi				PolyH, hi8(CRC_POLYNOME)
    2764:	30 ea       	ldi	r19, 0xA0	; 160
        eor             ResL, data_next
    2766:	86 27       	eor	r24, r22
		ldi		Cnt8, 0x08
    2768:	28 e0       	ldi	r18, 0x08	; 8

0000276a <CRC_Loopnext2>:
CRC_Loopnext2:
		lsr		ResH
    276a:	96 95       	lsr	r25
		ror		ResL
    276c:	87 95       	ror	r24
		brcc	CRC_SkipEornext
    276e:	10 f4       	brcc	.+4      	; 0x2774 <CRC_SkipEornext>
		eor		ResL, PolyL
    2770:	84 27       	eor	r24, r20
		eor		ResH, PolyH
    2772:	93 27       	eor	r25, r19

00002774 <CRC_SkipEornext>:
CRC_SkipEornext:
		dec		Cnt8
    2774:	2a 95       	dec	r18
		brne	CRC_Loopnext2  
    2776:	c9 f7       	brne	.-14     	; 0x276a <CRC_Loopnext2>
		ret
    2778:	08 95       	ret

0000277a <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    277a:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    277c:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    277e:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    2780:	40 83       	st	Z, r20
	ret                             // Return to caller
    2782:	08 95       	ret

00002784 <__vector_38>:
	#endif
	
	#ifdef USEUSART2
		#define TMR2 GETARG_3(USEUSART2)
		#if   (TMR2 == TB0)
		INIT_USART_INT(2,0)
    2784:	1f 92       	push	r1
    2786:	0f 92       	push	r0
    2788:	0f b6       	in	r0, 0x3f	; 63
    278a:	0f 92       	push	r0
    278c:	11 24       	eor	r1, r1
    278e:	0b b6       	in	r0, 0x3b	; 59
    2790:	0f 92       	push	r0
    2792:	8f 93       	push	r24
    2794:	9f 93       	push	r25
    2796:	ef 93       	push	r30
    2798:	ff 93       	push	r31
	{
		UART.CTRLB |= USART_SFDEN_bm;
	}
	INLN void nowaitSF(void)
	{
		UART.CTRLB &= ~USART_SFDEN_bm;
    279a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    279e:	8f 7e       	andi	r24, 0xEF	; 239
    27a0:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>

	INLN void _rxc(void)
	{	
		nowaitSF();
		//stop timer
		TB.CTRLA = 0;
    27a4:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		// update buffer		
		uint8_t d = UART.RXDATAL;
    27a8:	80 91 40 08 	lds	r24, 0x0840	; 0x800840 <__TEXT_REGION_LENGTH__+0x7e0840>
		if (cnt < buffLen) buf[cnt++] = d;
    27ac:	e0 91 49 42 	lds	r30, 0x4249	; 0x804249 <serial2+0xff>
    27b0:	ef 3f       	cpi	r30, 0xFF	; 255
    27b2:	41 f0       	breq	.+16     	; 0x27c4 <__vector_38+0x40>
    27b4:	91 e0       	ldi	r25, 0x01	; 1
    27b6:	9e 0f       	add	r25, r30
    27b8:	90 93 49 42 	sts	0x4249, r25	; 0x804249 <serial2+0xff>
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	e6 5b       	subi	r30, 0xB6	; 182
    27c0:	fe 4b       	sbci	r31, 0xBE	; 190
    27c2:	80 83       	st	Z, r24
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    27c4:	ea 9a       	sbi	0x1d, 2	; 29
		ctrlpin += PINS;
		return ctrlpin;
	}
	INLN void startTimout(void)
	{
		TB.CNT = 0x0; /* Count: 0x0 */
    27c6:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    27ca:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
		TB.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    27ce:	81 e4       	ldi	r24, 0x41	; 65
    27d0:	80 93 00 0b 	sts	0x0B00, r24	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
    27d4:	ff 91       	pop	r31
    27d6:	ef 91       	pop	r30
    27d8:	9f 91       	pop	r25
    27da:	8f 91       	pop	r24
    27dc:	0f 90       	pop	r0
    27de:	0b be       	out	0x3b, r0	; 59
    27e0:	0f 90       	pop	r0
    27e2:	0f be       	out	0x3f, r0	; 63
    27e4:	0f 90       	pop	r0
    27e6:	1f 90       	pop	r1
    27e8:	18 95       	reti

000027ea <__vector_40>:
    27ea:	1f 92       	push	r1
    27ec:	0f 92       	push	r0
    27ee:	0f b6       	in	r0, 0x3f	; 63
    27f0:	0f 92       	push	r0
    27f2:	11 24       	eor	r1, r1
    27f4:	0b b6       	in	r0, 0x3b	; 59
    27f6:	0f 92       	push	r0
    27f8:	8f 93       	push	r24
    27fa:	ef 93       	push	r30
    27fc:	ff 93       	push	r31
			setReadyRxD();
		}
	}	
	INLN void _txc(void)
	{
		UART.STATUS = USART_TXCIE_bm;
    27fe:	80 e4       	ldi	r24, 0x40	; 64
    2800:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		if (cnt < Count)
    2804:	e0 91 49 42 	lds	r30, 0x4249	; 0x804249 <serial2+0xff>
    2808:	80 91 4a 42 	lds	r24, 0x424A	; 0x80424a <serial2+0x100>
    280c:	e8 17       	cp	r30, r24
    280e:	58 f4       	brcc	.+22     	; 0x2826 <__vector_40+0x3c>
		{
			UART.TXDATAL = buf[cnt++];
    2810:	81 e0       	ldi	r24, 0x01	; 1
    2812:	8e 0f       	add	r24, r30
    2814:	80 93 49 42 	sts	0x4249, r24	; 0x804249 <serial2+0xff>
    2818:	f0 e0       	ldi	r31, 0x00	; 0
    281a:	e6 5b       	subi	r30, 0xB6	; 182
    281c:	fe 4b       	sbci	r31, 0xBE	; 190
    281e:	80 81       	ld	r24, Z
    2820:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
    2824:	14 c0       	rjmp	.+40     	; 0x284e <__vector_40+0x64>
		}
		else
		{
			cnt = 0;
    2826:	10 92 49 42 	sts	0x4249, r1	; 0x804249 <serial2+0xff>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    282a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    282e:	8f 7b       	andi	r24, 0xBF	; 191
    2830:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		if (!(UART.CTRLA & USART_LBME_bm))
    2834:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    2838:	83 fd       	sbrc	r24, 3
    283a:	03 c0       	rjmp	.+6      	; 0x2842 <__vector_40+0x58>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    283c:	81 e0       	ldi	r24, 0x01	; 1
    283e:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <__TEXT_REGION_LENGTH__+0x7e04a2>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    2842:	ea 98       	cbi	0x1d, 2	; 29
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    2844:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2848:	80 69       	ori	r24, 0x90	; 144
    284a:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    284e:	ff 91       	pop	r31
    2850:	ef 91       	pop	r30
    2852:	8f 91       	pop	r24
    2854:	0f 90       	pop	r0
    2856:	0b be       	out	0x3b, r0	; 59
    2858:	0f 90       	pop	r0
    285a:	0f be       	out	0x3f, r0	; 63
    285c:	0f 90       	pop	r0
    285e:	1f 90       	pop	r1
    2860:	18 95       	reti

00002862 <__vector_14>:
    2862:	1f 92       	push	r1
    2864:	0f 92       	push	r0
    2866:	0f b6       	in	r0, 0x3f	; 63
    2868:	0f 92       	push	r0
    286a:	11 24       	eor	r1, r1
    286c:	0b b6       	in	r0, 0x3b	; 59
    286e:	0f 92       	push	r0
    2870:	8f 93       	push	r24
    2872:	ef 93       	push	r30
    2874:	ff 93       	push	r31
		startTimout();
	}
	INLN void _timOut(void)
	{
		//stop timer
		TB.INTFLAGS = TCB_CAPT_bm;
    2876:	e0 e0       	ldi	r30, 0x00	; 0
    2878:	fb e0       	ldi	r31, 0x0B	; 11
    287a:	81 e0       	ldi	r24, 0x01	; 1
    287c:	86 83       	std	Z+6, r24	; 0x06
		TB.CTRLA = 0;
    287e:	10 82       	st	Z, r1
		// update counts
		Count = cnt;
    2880:	e9 e4       	ldi	r30, 0x49	; 73
    2882:	f2 e4       	ldi	r31, 0x42	; 66
    2884:	80 81       	ld	r24, Z
    2886:	80 93 4a 42 	sts	0x424A, r24	; 0x80424a <serial2+0x100>
		cnt = 0;	
    288a:	10 82       	st	Z, r1
		| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
		| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */
	}
	INLN void waitSF(void)
	{
		UART.CTRLB |= USART_SFDEN_bm;
    288c:	e0 e4       	ldi	r30, 0x40	; 64
    288e:	f8 e0       	ldi	r31, 0x08	; 8
    2890:	86 81       	ldd	r24, Z+6	; 0x06
    2892:	80 61       	ori	r24, 0x10	; 16
    2894:	86 83       	std	Z+6, r24	; 0x06
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    2896:	ea 98       	cbi	0x1d, 2	; 29
	}
	INLN void setReadyRxD(void)
	{
		GPR.GPR0 |= (1 << usartNo);
    2898:	e2 9a       	sbi	0x1c, 2	; 28
    289a:	ff 91       	pop	r31
    289c:	ef 91       	pop	r30
    289e:	8f 91       	pop	r24
    28a0:	0f 90       	pop	r0
    28a2:	0b be       	out	0x3b, r0	; 59
    28a4:	0f 90       	pop	r0
    28a6:	0f be       	out	0x3f, r0	; 63
    28a8:	0f 90       	pop	r0
    28aa:	1f 90       	pop	r1
    28ac:	18 95       	reti

000028ae <_GLOBAL__sub_I_serial2>:
	{   
		// port mux
		register8_t* mux = (usartNo < 4) ? &PORTMUX.USARTROUTEA : &PORTMUX.USARTROUTEB;
		uint8_t alt = 1 << ((usartNo % 4)*2);				
		if (pmuxAlt) *mux |= alt;
		else *mux &= ~alt;
    28ae:	e2 ee       	ldi	r30, 0xE2	; 226
    28b0:	f5 e0       	ldi	r31, 0x05	; 5
    28b2:	80 81       	ld	r24, Z
    28b4:	8f 7e       	andi	r24, 0xEF	; 239
    28b6:	80 83       	st	Z, r24
		
		if(timerNo != SPI_MODE)
		{
			register8_t* ctrlpin = getPinCtl();
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    28b8:	88 e0       	ldi	r24, 0x08	; 8
    28ba:	80 93 b0 04 	sts	0x04B0, r24	; 0x8004b0 <__TEXT_REGION_LENGTH__+0x7e04b0>
			ctrlpin++;
			*ctrlpin = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    28be:	80 93 b1 04 	sts	0x04B1, r24	; 0x8004b1 <__TEXT_REGION_LENGTH__+0x7e04b1>

			UART.CTRLA = USART_LBME_bm;
    28c2:	a0 e4       	ldi	r26, 0x40	; 64
    28c4:	b8 e0       	ldi	r27, 0x08	; 8
    28c6:	15 96       	adiw	r26, 0x05	; 5
    28c8:	8c 93       	st	X, r24
    28ca:	15 97       	sbiw	r26, 0x05	; 5
			// async 8 bit 1 stop P none
			//UART.CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc | USART_SBMODE_1BIT_gc;
			#ifndef NOINT_UART
			UART.CTRLB = USART_ODME_bm | USART_SFDEN_bm;
    28cc:	88 e1       	ldi	r24, 0x18	; 24
    28ce:	16 96       	adiw	r26, 0x06	; 6
    28d0:	8c 93       	st	X, r24
			TB.INTCTRL = TCB_CAPT_bm;
    28d2:	a0 e0       	ldi	r26, 0x00	; 0
    28d4:	bb e0       	ldi	r27, 0x0B	; 11
    28d6:	91 e0       	ldi	r25, 0x01	; 1
    28d8:	15 96       	adiw	r26, 0x05	; 5
    28da:	9c 93       	st	X, r25
    28dc:	15 97       	sbiw	r26, 0x05	; 5
			#else
			UART.CTRLB = USART_ODME_bm;
			#endif
			TB.CNT = 0;
    28de:	1a 96       	adiw	r26, 0x0a	; 10
    28e0:	1d 92       	st	X+, r1
    28e2:	1c 92       	st	X, r1
    28e4:	1b 97       	sbiw	r26, 0x0b	; 11
	{   
		// port mux
		register8_t* mux = (usartNo < 4) ? &PORTMUX.USARTROUTEA : &PORTMUX.USARTROUTEB;
		uint8_t alt = 1 << ((usartNo % 4)*2);				
		if (pmuxAlt) *mux |= alt;
		else *mux &= ~alt;
    28e6:	80 81       	ld	r24, Z
    28e8:	8f 7b       	andi	r24, 0xBF	; 191
    28ea:	80 83       	st	Z, r24
			TB.CNT = 0;
		}
		else
		{
			PORT_t* p = getUsartPort();			
			p->DIRSET = (1 << PINS)|(1 << (PINS+2));
    28ec:	e0 e2       	ldi	r30, 0x20	; 32
    28ee:	f4 e0       	ldi	r31, 0x04	; 4
    28f0:	85 e0       	ldi	r24, 0x05	; 5
    28f2:	81 83       	std	Z+1, r24	; 0x01
			p->OUTSET = 1 << PINS;
    28f4:	95 83       	std	Z+5, r25	; 0x05
			register8_t* ctrlpin = getPinCtl();
			ctrlpin++;
			*ctrlpin = PORT_ISC_INTDISABLE_gc;
    28f6:	e1 e3       	ldi	r30, 0x31	; 49
    28f8:	f4 e0       	ldi	r31, 0x04	; 4
    28fa:	10 82       	st	Z, r1
			ctrlpin++;
			*ctrlpin = PORT_ISC_INTDISABLE_gc;
    28fc:	11 82       	std	Z+1, r1	; 0x01
			
			UART.CTRLB = 0 << USART_MPCM_bp       /* Multi-processor Communication Mode: disabled */
    28fe:	e0 e6       	ldi	r30, 0x60	; 96
    2900:	f8 e0       	ldi	r31, 0x08	; 8
    2902:	80 ec       	ldi	r24, 0xC0	; 192
    2904:	86 83       	std	Z+6, r24	; 0x06
			| 1 << USART_RXEN_bp     /* Receiver Enable: enabled */
			| USART_RXMODE_NORMAL_gc /* Normal mode */
			| 0 << USART_SFDEN_bp    /* Start Frame Detection Enable: disabled */
			| 1 << USART_TXEN_bp;    /* Transmitter Enable: enabled */

			UART.CTRLC = USART_CMODE_MSPI_gc; /* Synchronous Mode */
    2906:	87 83       	std	Z+7, r24	; 0x07
    2908:	08 95       	ret

0000290a <_ZL4trrtRN12adxl356gk_v212sensorTrrT_tERNS_6TrrT_tERNS_7Dat_m_tES5_>:
    290a:	4f 92       	push	r4
    290c:	5f 92       	push	r5
    290e:	6f 92       	push	r6
    2910:	7f 92       	push	r7
    2912:	8f 92       	push	r8
    2914:	9f 92       	push	r9
    2916:	af 92       	push	r10
    2918:	bf 92       	push	r11
    291a:	cf 92       	push	r12
    291c:	df 92       	push	r13
    291e:	ef 92       	push	r14
    2920:	ff 92       	push	r15
    2922:	0f 93       	push	r16
    2924:	1f 93       	push	r17
    2926:	cf 93       	push	r28
    2928:	df 93       	push	r29
    292a:	ec 01       	movw	r28, r24
    292c:	5a 01       	movw	r10, r20
    292e:	89 01       	movw	r16, r18
    2930:	fb 01       	movw	r30, r22
    2932:	20 81       	ld	r18, Z
    2934:	31 81       	ldd	r19, Z+1	; 0x01
    2936:	42 81       	ldd	r20, Z+2	; 0x02
    2938:	53 81       	ldd	r21, Z+3	; 0x03
    293a:	60 91 39 40 	lds	r22, 0x4039	; 0x804039 <__DATA_REGION_ORIGIN__+0x39>
    293e:	70 91 3a 40 	lds	r23, 0x403A	; 0x80403a <__DATA_REGION_ORIGIN__+0x3a>
    2942:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <__DATA_REGION_ORIGIN__+0x3b>
    2946:	90 91 3c 40 	lds	r25, 0x403C	; 0x80403c <__DATA_REGION_ORIGIN__+0x3c>
    294a:	0e 94 c4 35 	call	0x6b88	; 0x6b88 <__subsf3>
    294e:	6b 01       	movw	r12, r22
    2950:	7c 01       	movw	r14, r24
    2952:	2c 85       	ldd	r18, Y+12	; 0x0c
    2954:	3d 85       	ldd	r19, Y+13	; 0x0d
    2956:	4e 85       	ldd	r20, Y+14	; 0x0e
    2958:	5f 85       	ldd	r21, Y+15	; 0x0f
    295a:	f5 01       	movw	r30, r10
    295c:	60 81       	ld	r22, Z
    295e:	71 81       	ldd	r23, Z+1	; 0x01
    2960:	82 81       	ldd	r24, Z+2	; 0x02
    2962:	93 81       	ldd	r25, Z+3	; 0x03
    2964:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2968:	2b 01       	movw	r4, r22
    296a:	3c 01       	movw	r6, r24
    296c:	28 85       	ldd	r18, Y+8	; 0x08
    296e:	39 85       	ldd	r19, Y+9	; 0x09
    2970:	4a 85       	ldd	r20, Y+10	; 0x0a
    2972:	5b 85       	ldd	r21, Y+11	; 0x0b
    2974:	c7 01       	movw	r24, r14
    2976:	b6 01       	movw	r22, r12
    2978:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    297c:	9b 01       	movw	r18, r22
    297e:	ac 01       	movw	r20, r24
    2980:	c3 01       	movw	r24, r6
    2982:	b2 01       	movw	r22, r4
    2984:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2988:	28 81       	ld	r18, Y
    298a:	39 81       	ldd	r19, Y+1	; 0x01
    298c:	4a 81       	ldd	r20, Y+2	; 0x02
    298e:	5b 81       	ldd	r21, Y+3	; 0x03
    2990:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2994:	2b 01       	movw	r4, r22
    2996:	3c 01       	movw	r6, r24
    2998:	2c 81       	ldd	r18, Y+4	; 0x04
    299a:	3d 81       	ldd	r19, Y+5	; 0x05
    299c:	4e 81       	ldd	r20, Y+6	; 0x06
    299e:	5f 81       	ldd	r21, Y+7	; 0x07
    29a0:	c7 01       	movw	r24, r14
    29a2:	b6 01       	movw	r22, r12
    29a4:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    29a8:	20 e0       	ldi	r18, 0x00	; 0
    29aa:	30 e0       	ldi	r19, 0x00	; 0
    29ac:	40 e8       	ldi	r20, 0x80	; 128
    29ae:	5f e3       	ldi	r21, 0x3F	; 63
    29b0:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    29b4:	9b 01       	movw	r18, r22
    29b6:	ac 01       	movw	r20, r24
    29b8:	c3 01       	movw	r24, r6
    29ba:	b2 01       	movw	r22, r4
    29bc:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    29c0:	f8 01       	movw	r30, r16
    29c2:	60 83       	st	Z, r22
    29c4:	71 83       	std	Z+1, r23	; 0x01
    29c6:	82 83       	std	Z+2, r24	; 0x02
    29c8:	93 83       	std	Z+3, r25	; 0x03
    29ca:	2c 8d       	ldd	r18, Y+28	; 0x1c
    29cc:	3d 8d       	ldd	r19, Y+29	; 0x1d
    29ce:	4e 8d       	ldd	r20, Y+30	; 0x1e
    29d0:	5f 8d       	ldd	r21, Y+31	; 0x1f
    29d2:	f5 01       	movw	r30, r10
    29d4:	64 81       	ldd	r22, Z+4	; 0x04
    29d6:	75 81       	ldd	r23, Z+5	; 0x05
    29d8:	86 81       	ldd	r24, Z+6	; 0x06
    29da:	97 81       	ldd	r25, Z+7	; 0x07
    29dc:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    29e0:	2b 01       	movw	r4, r22
    29e2:	3c 01       	movw	r6, r24
    29e4:	28 8d       	ldd	r18, Y+24	; 0x18
    29e6:	39 8d       	ldd	r19, Y+25	; 0x19
    29e8:	4a 8d       	ldd	r20, Y+26	; 0x1a
    29ea:	5b 8d       	ldd	r21, Y+27	; 0x1b
    29ec:	c7 01       	movw	r24, r14
    29ee:	b6 01       	movw	r22, r12
    29f0:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    29f4:	9b 01       	movw	r18, r22
    29f6:	ac 01       	movw	r20, r24
    29f8:	c3 01       	movw	r24, r6
    29fa:	b2 01       	movw	r22, r4
    29fc:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2a00:	28 89       	ldd	r18, Y+16	; 0x10
    2a02:	39 89       	ldd	r19, Y+17	; 0x11
    2a04:	4a 89       	ldd	r20, Y+18	; 0x12
    2a06:	5b 89       	ldd	r21, Y+19	; 0x13
    2a08:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2a0c:	2b 01       	movw	r4, r22
    2a0e:	3c 01       	movw	r6, r24
    2a10:	2c 89       	ldd	r18, Y+20	; 0x14
    2a12:	3d 89       	ldd	r19, Y+21	; 0x15
    2a14:	4e 89       	ldd	r20, Y+22	; 0x16
    2a16:	5f 89       	ldd	r21, Y+23	; 0x17
    2a18:	c7 01       	movw	r24, r14
    2a1a:	b6 01       	movw	r22, r12
    2a1c:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2a20:	20 e0       	ldi	r18, 0x00	; 0
    2a22:	30 e0       	ldi	r19, 0x00	; 0
    2a24:	40 e8       	ldi	r20, 0x80	; 128
    2a26:	5f e3       	ldi	r21, 0x3F	; 63
    2a28:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2a2c:	9b 01       	movw	r18, r22
    2a2e:	ac 01       	movw	r20, r24
    2a30:	c3 01       	movw	r24, r6
    2a32:	b2 01       	movw	r22, r4
    2a34:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2a38:	f8 01       	movw	r30, r16
    2a3a:	64 83       	std	Z+4, r22	; 0x04
    2a3c:	75 83       	std	Z+5, r23	; 0x05
    2a3e:	86 83       	std	Z+6, r24	; 0x06
    2a40:	97 83       	std	Z+7, r25	; 0x07
    2a42:	2c a5       	ldd	r18, Y+44	; 0x2c
    2a44:	3d a5       	ldd	r19, Y+45	; 0x2d
    2a46:	4e a5       	ldd	r20, Y+46	; 0x2e
    2a48:	5f a5       	ldd	r21, Y+47	; 0x2f
    2a4a:	f5 01       	movw	r30, r10
    2a4c:	60 85       	ldd	r22, Z+8	; 0x08
    2a4e:	71 85       	ldd	r23, Z+9	; 0x09
    2a50:	82 85       	ldd	r24, Z+10	; 0x0a
    2a52:	93 85       	ldd	r25, Z+11	; 0x0b
    2a54:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2a58:	4b 01       	movw	r8, r22
    2a5a:	5c 01       	movw	r10, r24
    2a5c:	28 a5       	ldd	r18, Y+40	; 0x28
    2a5e:	39 a5       	ldd	r19, Y+41	; 0x29
    2a60:	4a a5       	ldd	r20, Y+42	; 0x2a
    2a62:	5b a5       	ldd	r21, Y+43	; 0x2b
    2a64:	c7 01       	movw	r24, r14
    2a66:	b6 01       	movw	r22, r12
    2a68:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2a6c:	9b 01       	movw	r18, r22
    2a6e:	ac 01       	movw	r20, r24
    2a70:	c5 01       	movw	r24, r10
    2a72:	b4 01       	movw	r22, r8
    2a74:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2a78:	28 a1       	ldd	r18, Y+32	; 0x20
    2a7a:	39 a1       	ldd	r19, Y+33	; 0x21
    2a7c:	4a a1       	ldd	r20, Y+34	; 0x22
    2a7e:	5b a1       	ldd	r21, Y+35	; 0x23
    2a80:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2a84:	4b 01       	movw	r8, r22
    2a86:	5c 01       	movw	r10, r24
    2a88:	2c a1       	ldd	r18, Y+36	; 0x24
    2a8a:	3d a1       	ldd	r19, Y+37	; 0x25
    2a8c:	4e a1       	ldd	r20, Y+38	; 0x26
    2a8e:	5f a1       	ldd	r21, Y+39	; 0x27
    2a90:	c7 01       	movw	r24, r14
    2a92:	b6 01       	movw	r22, r12
    2a94:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2a98:	20 e0       	ldi	r18, 0x00	; 0
    2a9a:	30 e0       	ldi	r19, 0x00	; 0
    2a9c:	40 e8       	ldi	r20, 0x80	; 128
    2a9e:	5f e3       	ldi	r21, 0x3F	; 63
    2aa0:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2aa4:	9b 01       	movw	r18, r22
    2aa6:	ac 01       	movw	r20, r24
    2aa8:	c5 01       	movw	r24, r10
    2aaa:	b4 01       	movw	r22, r8
    2aac:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2ab0:	f8 01       	movw	r30, r16
    2ab2:	60 87       	std	Z+8, r22	; 0x08
    2ab4:	71 87       	std	Z+9, r23	; 0x09
    2ab6:	82 87       	std	Z+10, r24	; 0x0a
    2ab8:	93 87       	std	Z+11, r25	; 0x0b
    2aba:	df 91       	pop	r29
    2abc:	cf 91       	pop	r28
    2abe:	1f 91       	pop	r17
    2ac0:	0f 91       	pop	r16
    2ac2:	ff 90       	pop	r15
    2ac4:	ef 90       	pop	r14
    2ac6:	df 90       	pop	r13
    2ac8:	cf 90       	pop	r12
    2aca:	bf 90       	pop	r11
    2acc:	af 90       	pop	r10
    2ace:	9f 90       	pop	r9
    2ad0:	8f 90       	pop	r8
    2ad2:	7f 90       	pop	r7
    2ad4:	6f 90       	pop	r6
    2ad6:	5f 90       	pop	r5
    2ad8:	4f 90       	pop	r4
    2ada:	08 95       	ret

00002adc <_ZL3trrRN12adxl356gk_v26m3x4_tERNS_7Dat_m_tES3_>:
    2adc:	8f 92       	push	r8
    2ade:	9f 92       	push	r9
    2ae0:	af 92       	push	r10
    2ae2:	bf 92       	push	r11
    2ae4:	ef 92       	push	r14
    2ae6:	ff 92       	push	r15
    2ae8:	0f 93       	push	r16
    2aea:	1f 93       	push	r17
    2aec:	cf 93       	push	r28
    2aee:	df 93       	push	r29
    2af0:	ec 01       	movw	r28, r24
    2af2:	8b 01       	movw	r16, r22
    2af4:	7a 01       	movw	r14, r20
    2af6:	fb 01       	movw	r30, r22
    2af8:	20 81       	ld	r18, Z
    2afa:	31 81       	ldd	r19, Z+1	; 0x01
    2afc:	42 81       	ldd	r20, Z+2	; 0x02
    2afe:	53 81       	ldd	r21, Z+3	; 0x03
    2b00:	68 81       	ld	r22, Y
    2b02:	79 81       	ldd	r23, Y+1	; 0x01
    2b04:	8a 81       	ldd	r24, Y+2	; 0x02
    2b06:	9b 81       	ldd	r25, Y+3	; 0x03
    2b08:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2b0c:	4b 01       	movw	r8, r22
    2b0e:	5c 01       	movw	r10, r24
    2b10:	f8 01       	movw	r30, r16
    2b12:	24 81       	ldd	r18, Z+4	; 0x04
    2b14:	35 81       	ldd	r19, Z+5	; 0x05
    2b16:	46 81       	ldd	r20, Z+6	; 0x06
    2b18:	57 81       	ldd	r21, Z+7	; 0x07
    2b1a:	6c 81       	ldd	r22, Y+4	; 0x04
    2b1c:	7d 81       	ldd	r23, Y+5	; 0x05
    2b1e:	8e 81       	ldd	r24, Y+6	; 0x06
    2b20:	9f 81       	ldd	r25, Y+7	; 0x07
    2b22:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2b26:	9b 01       	movw	r18, r22
    2b28:	ac 01       	movw	r20, r24
    2b2a:	c5 01       	movw	r24, r10
    2b2c:	b4 01       	movw	r22, r8
    2b2e:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2b32:	4b 01       	movw	r8, r22
    2b34:	5c 01       	movw	r10, r24
    2b36:	f8 01       	movw	r30, r16
    2b38:	20 85       	ldd	r18, Z+8	; 0x08
    2b3a:	31 85       	ldd	r19, Z+9	; 0x09
    2b3c:	42 85       	ldd	r20, Z+10	; 0x0a
    2b3e:	53 85       	ldd	r21, Z+11	; 0x0b
    2b40:	68 85       	ldd	r22, Y+8	; 0x08
    2b42:	79 85       	ldd	r23, Y+9	; 0x09
    2b44:	8a 85       	ldd	r24, Y+10	; 0x0a
    2b46:	9b 85       	ldd	r25, Y+11	; 0x0b
    2b48:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2b4c:	9b 01       	movw	r18, r22
    2b4e:	ac 01       	movw	r20, r24
    2b50:	c5 01       	movw	r24, r10
    2b52:	b4 01       	movw	r22, r8
    2b54:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2b58:	2c 85       	ldd	r18, Y+12	; 0x0c
    2b5a:	3d 85       	ldd	r19, Y+13	; 0x0d
    2b5c:	4e 85       	ldd	r20, Y+14	; 0x0e
    2b5e:	5f 85       	ldd	r21, Y+15	; 0x0f
    2b60:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2b64:	f7 01       	movw	r30, r14
    2b66:	60 83       	st	Z, r22
    2b68:	71 83       	std	Z+1, r23	; 0x01
    2b6a:	82 83       	std	Z+2, r24	; 0x02
    2b6c:	93 83       	std	Z+3, r25	; 0x03
    2b6e:	f8 01       	movw	r30, r16
    2b70:	20 81       	ld	r18, Z
    2b72:	31 81       	ldd	r19, Z+1	; 0x01
    2b74:	42 81       	ldd	r20, Z+2	; 0x02
    2b76:	53 81       	ldd	r21, Z+3	; 0x03
    2b78:	68 89       	ldd	r22, Y+16	; 0x10
    2b7a:	79 89       	ldd	r23, Y+17	; 0x11
    2b7c:	8a 89       	ldd	r24, Y+18	; 0x12
    2b7e:	9b 89       	ldd	r25, Y+19	; 0x13
    2b80:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2b84:	4b 01       	movw	r8, r22
    2b86:	5c 01       	movw	r10, r24
    2b88:	f8 01       	movw	r30, r16
    2b8a:	24 81       	ldd	r18, Z+4	; 0x04
    2b8c:	35 81       	ldd	r19, Z+5	; 0x05
    2b8e:	46 81       	ldd	r20, Z+6	; 0x06
    2b90:	57 81       	ldd	r21, Z+7	; 0x07
    2b92:	6c 89       	ldd	r22, Y+20	; 0x14
    2b94:	7d 89       	ldd	r23, Y+21	; 0x15
    2b96:	8e 89       	ldd	r24, Y+22	; 0x16
    2b98:	9f 89       	ldd	r25, Y+23	; 0x17
    2b9a:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2b9e:	9b 01       	movw	r18, r22
    2ba0:	ac 01       	movw	r20, r24
    2ba2:	c5 01       	movw	r24, r10
    2ba4:	b4 01       	movw	r22, r8
    2ba6:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2baa:	4b 01       	movw	r8, r22
    2bac:	5c 01       	movw	r10, r24
    2bae:	f8 01       	movw	r30, r16
    2bb0:	20 85       	ldd	r18, Z+8	; 0x08
    2bb2:	31 85       	ldd	r19, Z+9	; 0x09
    2bb4:	42 85       	ldd	r20, Z+10	; 0x0a
    2bb6:	53 85       	ldd	r21, Z+11	; 0x0b
    2bb8:	68 8d       	ldd	r22, Y+24	; 0x18
    2bba:	79 8d       	ldd	r23, Y+25	; 0x19
    2bbc:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2bbe:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2bc0:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2bc4:	9b 01       	movw	r18, r22
    2bc6:	ac 01       	movw	r20, r24
    2bc8:	c5 01       	movw	r24, r10
    2bca:	b4 01       	movw	r22, r8
    2bcc:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2bd0:	2c 8d       	ldd	r18, Y+28	; 0x1c
    2bd2:	3d 8d       	ldd	r19, Y+29	; 0x1d
    2bd4:	4e 8d       	ldd	r20, Y+30	; 0x1e
    2bd6:	5f 8d       	ldd	r21, Y+31	; 0x1f
    2bd8:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2bdc:	f7 01       	movw	r30, r14
    2bde:	64 83       	std	Z+4, r22	; 0x04
    2be0:	75 83       	std	Z+5, r23	; 0x05
    2be2:	86 83       	std	Z+6, r24	; 0x06
    2be4:	97 83       	std	Z+7, r25	; 0x07
    2be6:	f8 01       	movw	r30, r16
    2be8:	20 81       	ld	r18, Z
    2bea:	31 81       	ldd	r19, Z+1	; 0x01
    2bec:	42 81       	ldd	r20, Z+2	; 0x02
    2bee:	53 81       	ldd	r21, Z+3	; 0x03
    2bf0:	68 a1       	ldd	r22, Y+32	; 0x20
    2bf2:	79 a1       	ldd	r23, Y+33	; 0x21
    2bf4:	8a a1       	ldd	r24, Y+34	; 0x22
    2bf6:	9b a1       	ldd	r25, Y+35	; 0x23
    2bf8:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2bfc:	4b 01       	movw	r8, r22
    2bfe:	5c 01       	movw	r10, r24
    2c00:	f8 01       	movw	r30, r16
    2c02:	24 81       	ldd	r18, Z+4	; 0x04
    2c04:	35 81       	ldd	r19, Z+5	; 0x05
    2c06:	46 81       	ldd	r20, Z+6	; 0x06
    2c08:	57 81       	ldd	r21, Z+7	; 0x07
    2c0a:	6c a1       	ldd	r22, Y+36	; 0x24
    2c0c:	7d a1       	ldd	r23, Y+37	; 0x25
    2c0e:	8e a1       	ldd	r24, Y+38	; 0x26
    2c10:	9f a1       	ldd	r25, Y+39	; 0x27
    2c12:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2c16:	9b 01       	movw	r18, r22
    2c18:	ac 01       	movw	r20, r24
    2c1a:	c5 01       	movw	r24, r10
    2c1c:	b4 01       	movw	r22, r8
    2c1e:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2c22:	4b 01       	movw	r8, r22
    2c24:	5c 01       	movw	r10, r24
    2c26:	f8 01       	movw	r30, r16
    2c28:	20 85       	ldd	r18, Z+8	; 0x08
    2c2a:	31 85       	ldd	r19, Z+9	; 0x09
    2c2c:	42 85       	ldd	r20, Z+10	; 0x0a
    2c2e:	53 85       	ldd	r21, Z+11	; 0x0b
    2c30:	68 a5       	ldd	r22, Y+40	; 0x28
    2c32:	79 a5       	ldd	r23, Y+41	; 0x29
    2c34:	8a a5       	ldd	r24, Y+42	; 0x2a
    2c36:	9b a5       	ldd	r25, Y+43	; 0x2b
    2c38:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    2c3c:	9b 01       	movw	r18, r22
    2c3e:	ac 01       	movw	r20, r24
    2c40:	c5 01       	movw	r24, r10
    2c42:	b4 01       	movw	r22, r8
    2c44:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2c48:	2c a5       	ldd	r18, Y+44	; 0x2c
    2c4a:	3d a5       	ldd	r19, Y+45	; 0x2d
    2c4c:	4e a5       	ldd	r20, Y+46	; 0x2e
    2c4e:	5f a5       	ldd	r21, Y+47	; 0x2f
    2c50:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2c54:	f7 01       	movw	r30, r14
    2c56:	60 87       	std	Z+8, r22	; 0x08
    2c58:	71 87       	std	Z+9, r23	; 0x09
    2c5a:	82 87       	std	Z+10, r24	; 0x0a
    2c5c:	93 87       	std	Z+11, r25	; 0x0b
    2c5e:	df 91       	pop	r29
    2c60:	cf 91       	pop	r28
    2c62:	1f 91       	pop	r17
    2c64:	0f 91       	pop	r16
    2c66:	ff 90       	pop	r15
    2c68:	ef 90       	pop	r14
    2c6a:	bf 90       	pop	r11
    2c6c:	af 90       	pop	r10
    2c6e:	9f 90       	pop	r9
    2c70:	8f 90       	pop	r8
    2c72:	08 95       	ret

00002c74 <_ZL7StandByb>:
    2c74:	91 e0       	ldi	r25, 0x01	; 1
    2c76:	90 93 02 44 	sts	0x4402, r25	; 0x804402 <ads131+0x24>
    2c7a:	90 e1       	ldi	r25, 0x10	; 16
    2c7c:	90 93 66 04 	sts	0x0466, r25	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    2c80:	88 23       	and	r24, r24
    2c82:	21 f0       	breq	.+8      	; 0x2c8c <_ZL7StandByb+0x18>
    2c84:	80 e8       	ldi	r24, 0x80	; 128
    2c86:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
    2c8a:	08 95       	ret
    2c8c:	80 e8       	ldi	r24, 0x80	; 128
    2c8e:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    2c92:	08 95       	ret

00002c94 <_ZL20AddSyncFrameSetupADCv>:
    2c94:	e0 e8       	ldi	r30, 0x80	; 128
    2c96:	f0 e4       	ldi	r31, 0x40	; 64
    2c98:	81 e6       	ldi	r24, 0x61	; 97
    2c9a:	80 83       	st	Z, r24
    2c9c:	84 e8       	ldi	r24, 0x84	; 132
    2c9e:	81 83       	std	Z+1, r24	; 0x01
    2ca0:	80 e0       	ldi	r24, 0x00	; 0
    2ca2:	81 60       	ori	r24, 0x01	; 1
    2ca4:	82 60       	ori	r24, 0x02	; 2
    2ca6:	84 60       	ori	r24, 0x04	; 4
    2ca8:	88 60       	ori	r24, 0x08	; 8
    2caa:	80 61       	ori	r24, 0x10	; 16
    2cac:	80 62       	ori	r24, 0x20	; 32
    2cae:	80 64       	ori	r24, 0x40	; 64
    2cb0:	83 83       	std	Z+3, r24	; 0x03
    2cb2:	8e e9       	ldi	r24, 0x9E	; 158
    2cb4:	84 83       	std	Z+4, r24	; 0x04
    2cb6:	16 82       	std	Z+6, r1	; 0x06
    2cb8:	17 82       	std	Z+7, r1	; 0x07
    2cba:	11 86       	std	Z+9, r1	; 0x09
    2cbc:	12 86       	std	Z+10, r1	; 0x0a
    2cbe:	87 e0       	ldi	r24, 0x07	; 7
    2cc0:	84 87       	std	Z+12, r24	; 0x0c
    2cc2:	15 86       	std	Z+13, r1	; 0x0d
    2cc4:	ee ed       	ldi	r30, 0xDE	; 222
    2cc6:	f3 e4       	ldi	r31, 0x43	; 67
    2cc8:	81 e0       	ldi	r24, 0x01	; 1
    2cca:	80 83       	st	Z, r24
    2ccc:	11 82       	std	Z+1, r1	; 0x01
    2cce:	12 82       	std	Z+2, r1	; 0x02
    2cd0:	08 95       	ret

00002cd2 <ccp_write_io>:
    2cd2:	46 2f       	mov	r20, r22
    2cd4:	68 ed       	ldi	r22, 0xD8	; 216
    2cd6:	0c 94 bd 13 	jmp	0x277a	; 0x277a <protected_write_io>

00002cda <_ZL12RestoreTurbov>:
    2cda:	80 91 51 42 	lds	r24, 0x4251	; 0x804251 <_ZL8curTurbo>
    2cde:	83 30       	cpi	r24, 0x03	; 3
    2ce0:	b0 f0       	brcs	.+44     	; 0x2d0e <_ZL12RestoreTurbov+0x34>
    2ce2:	64 e1       	ldi	r22, 0x14	; 20
    2ce4:	88 e6       	ldi	r24, 0x68	; 104
    2ce6:	90 e0       	ldi	r25, 0x00	; 0
    2ce8:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
    2cec:	63 e8       	ldi	r22, 0x83	; 131
    2cee:	80 e6       	ldi	r24, 0x60	; 96
    2cf0:	90 e0       	ldi	r25, 0x00	; 0
    2cf2:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
    2cf6:	8f ef       	ldi	r24, 0xFF	; 255
    2cf8:	90 e0       	ldi	r25, 0x00	; 0
    2cfa:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    2cfe:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
    2d02:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    2d06:	80 fd       	sbrc	r24, 0
    2d08:	fc cf       	rjmp	.-8      	; 0x2d02 <_ZL12RestoreTurbov+0x28>
    2d0a:	10 92 dd 43 	sts	0x43DD, r1	; 0x8043dd <Clock+0x2>
    2d0e:	10 92 51 42 	sts	0x4251, r1	; 0x804251 <_ZL8curTurbo>
    2d12:	10 92 d7 43 	sts	0x43D7, r1	; 0x8043d7 <Indicator+0xc>
    2d16:	10 92 50 42 	sts	0x4250, r1	; 0x804250 <_ZL10TurboTimer>
    2d1a:	08 95       	ret

00002d1c <_ZL9cbReadADCh>:
    2d1c:	cf 93       	push	r28
    2d1e:	80 e1       	ldi	r24, 0x10	; 16
    2d20:	80 93 26 04 	sts	0x0426, r24	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
    2d24:	80 91 80 40 	lds	r24, 0x4080	; 0x804080 <__data_end>
    2d28:	80 93 62 08 	sts	0x0862, r24	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
    2d2c:	a1 e8       	ldi	r26, 0x81	; 129
    2d2e:	b0 e4       	ldi	r27, 0x40	; 64
    2d30:	8a e1       	ldi	r24, 0x1A	; 26
    2d32:	e4 ee       	ldi	r30, 0xE4	; 228
    2d34:	f0 e4       	ldi	r31, 0x40	; 64
    2d36:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    2d3a:	95 ff       	sbrs	r25, 5
    2d3c:	fc cf       	rjmp	.-8      	; 0x2d36 <_ZL9cbReadADCh+0x1a>
    2d3e:	9d 91       	ld	r25, X+
    2d40:	90 93 62 08 	sts	0x0862, r25	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
    2d44:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    2d48:	97 ff       	sbrs	r25, 7
    2d4a:	04 c0       	rjmp	.+8      	; 0x2d54 <_ZL9cbReadADCh+0x38>
    2d4c:	90 91 60 08 	lds	r25, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    2d50:	90 83       	st	Z, r25
    2d52:	31 96       	adiw	r30, 0x01	; 1
    2d54:	81 50       	subi	r24, 0x01	; 1
    2d56:	79 f7       	brne	.-34     	; 0x2d36 <_ZL9cbReadADCh+0x1a>
    2d58:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    2d5c:	87 ff       	sbrs	r24, 7
    2d5e:	04 c0       	rjmp	.+8      	; 0x2d68 <_ZL9cbReadADCh+0x4c>
    2d60:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    2d64:	80 83       	st	Z, r24
    2d66:	31 96       	adiw	r30, 0x01	; 1
    2d68:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    2d6c:	87 ff       	sbrs	r24, 7
    2d6e:	04 c0       	rjmp	.+8      	; 0x2d78 <_ZL9cbReadADCh+0x5c>
    2d70:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    2d74:	80 83       	st	Z, r24
    2d76:	31 96       	adiw	r30, 0x01	; 1
    2d78:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    2d7c:	87 ff       	sbrs	r24, 7
    2d7e:	03 c0       	rjmp	.+6      	; 0x2d86 <_ZL9cbReadADCh+0x6a>
    2d80:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    2d84:	80 83       	st	Z, r24
    2d86:	80 e1       	ldi	r24, 0x10	; 16
    2d88:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
    2d8c:	ea e4       	ldi	r30, 0x4A	; 74
    2d8e:	f1 e4       	ldi	r31, 0x41	; 65
    2d90:	a4 ee       	ldi	r26, 0xE4	; 228
    2d92:	b0 e4       	ldi	r27, 0x40	; 64
    2d94:	13 96       	adiw	r26, 0x03	; 3
    2d96:	11 96       	adiw	r26, 0x01	; 1
    2d98:	8c 91       	ld	r24, X
    2d9a:	11 97       	sbiw	r26, 0x01	; 1
    2d9c:	81 83       	std	Z+1, r24	; 0x01
    2d9e:	8c 91       	ld	r24, X
    2da0:	82 83       	std	Z+2, r24	; 0x02
    2da2:	32 96       	adiw	r30, 0x02	; 2
    2da4:	81 e4       	ldi	r24, 0x41	; 65
    2da6:	e8 35       	cpi	r30, 0x58	; 88
    2da8:	f8 07       	cpc	r31, r24
    2daa:	a1 f7       	brne	.-24     	; 0x2d94 <_ZL9cbReadADCh+0x78>
    2dac:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2db0:	8f 76       	andi	r24, 0x6F	; 111
    2db2:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2db6:	ea 98       	cbi	0x1d, 2	; 29
    2db8:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
    2dbc:	c1 e0       	ldi	r28, 0x01	; 1
    2dbe:	c0 93 06 0b 	sts	0x0B06, r28	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
    2dc2:	6f e0       	ldi	r22, 0x0F	; 15
    2dc4:	8a e4       	ldi	r24, 0x4A	; 74
    2dc6:	91 e4       	ldi	r25, 0x41	; 65
    2dc8:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
    2dcc:	80 93 59 41 	sts	0x4159, r24	; 0x804159 <serial2+0xf>
    2dd0:	90 93 5a 41 	sts	0x415A, r25	; 0x80415a <serial2+0x10>
    2dd4:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2dd8:	8f 76       	andi	r24, 0x6F	; 111
    2dda:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2dde:	ea 98       	cbi	0x1d, 2	; 29
    2de0:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
    2de4:	c0 93 06 0b 	sts	0x0B06, r28	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
    2de8:	e2 98       	cbi	0x1c, 2	; 28
    2dea:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    2dee:	83 ff       	sbrs	r24, 3
    2df0:	c0 93 a1 04 	sts	0x04A1, r28	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
    2df4:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2df8:	80 64       	ori	r24, 0x40	; 64
    2dfa:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    2dfe:	ea 9a       	sbi	0x1d, 2	; 29
    2e00:	81 e0       	ldi	r24, 0x01	; 1
    2e02:	80 93 49 42 	sts	0x4249, r24	; 0x804249 <serial2+0xff>
    2e06:	81 e1       	ldi	r24, 0x11	; 17
    2e08:	80 93 4a 42 	sts	0x424A, r24	; 0x80424a <serial2+0x100>
    2e0c:	80 91 4a 41 	lds	r24, 0x414A	; 0x80414a <serial2>
    2e10:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
    2e14:	cf 91       	pop	r28
    2e16:	08 95       	ret

00002e18 <_ZL11ResetWdrADCv>:
    2e18:	80 91 4e 42 	lds	r24, 0x424E	; 0x80424e <_ZL6WdrADC>
    2e1c:	81 11       	cpse	r24, r1
    2e1e:	23 c0       	rjmp	.+70     	; 0x2e66 <_ZL11ResetWdrADCv+0x4e>
    2e20:	10 92 33 04 	sts	0x0433, r1	; 0x800433 <__TEXT_REGION_LENGTH__+0x7e0433>
    2e24:	80 e2       	ldi	r24, 0x20	; 32
    2e26:	80 93 26 04 	sts	0x0426, r24	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
    2e2a:	ef ec       	ldi	r30, 0xCF	; 207
    2e2c:	f7 e0       	ldi	r31, 0x07	; 7
    2e2e:	31 97       	sbiw	r30, 0x01	; 1
    2e30:	f1 f7       	brne	.-4      	; 0x2e2e <_ZL11ResetWdrADCv+0x16>
    2e32:	00 c0       	rjmp	.+0      	; 0x2e34 <_ZL11ResetWdrADCv+0x1c>
    2e34:	00 00       	nop
    2e36:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
    2e3a:	81 e0       	ldi	r24, 0x01	; 1
    2e3c:	80 93 01 44 	sts	0x4401, r24	; 0x804401 <ads131+0x23>
    2e40:	80 ed       	ldi	r24, 0xD0	; 208
    2e42:	80 93 64 08 	sts	0x0864, r24	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    2e46:	82 ec       	ldi	r24, 0xC2	; 194
    2e48:	80 93 67 08 	sts	0x0867, r24	; 0x800867 <__TEXT_REGION_LENGTH__+0x7e0867>
    2e4c:	80 e4       	ldi	r24, 0x40	; 64
    2e4e:	90 e0       	ldi	r25, 0x00	; 0
    2e50:	80 93 68 08 	sts	0x0868, r24	; 0x800868 <__TEXT_REGION_LENGTH__+0x7e0868>
    2e54:	90 93 69 08 	sts	0x0869, r25	; 0x800869 <__TEXT_REGION_LENGTH__+0x7e0869>
    2e58:	80 91 28 04 	lds	r24, 0x0428	; 0x800428 <__TEXT_REGION_LENGTH__+0x7e0428>
    2e5c:	83 e0       	ldi	r24, 0x03	; 3
    2e5e:	80 93 33 04 	sts	0x0433, r24	; 0x800433 <__TEXT_REGION_LENGTH__+0x7e0433>
    2e62:	0e 94 4a 16 	call	0x2c94	; 0x2c94 <_ZL20AddSyncFrameSetupADCv>
    2e66:	10 92 4e 42 	sts	0x424E, r1	; 0x80424e <_ZL6WdrADC>
    2e6a:	08 95       	ret

00002e6c <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE>:
    2e6c:	4f 92       	push	r4
    2e6e:	5f 92       	push	r5
    2e70:	6f 92       	push	r6
    2e72:	7f 92       	push	r7
    2e74:	8f 92       	push	r8
    2e76:	9f 92       	push	r9
    2e78:	af 92       	push	r10
    2e7a:	bf 92       	push	r11
    2e7c:	cf 92       	push	r12
    2e7e:	df 92       	push	r13
    2e80:	ef 92       	push	r14
    2e82:	ff 92       	push	r15
    2e84:	cf 93       	push	r28
    2e86:	df 93       	push	r29
    2e88:	ec 01       	movw	r28, r24
    2e8a:	c8 80       	ld	r12, Y
    2e8c:	d9 80       	ldd	r13, Y+1	; 0x01
    2e8e:	ea 80       	ldd	r14, Y+2	; 0x02
    2e90:	fb 80       	ldd	r15, Y+3	; 0x03
    2e92:	20 e0       	ldi	r18, 0x00	; 0
    2e94:	30 e0       	ldi	r19, 0x00	; 0
    2e96:	a9 01       	movw	r20, r18
    2e98:	c7 01       	movw	r24, r14
    2e9a:	b6 01       	movw	r22, r12
    2e9c:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    2ea0:	81 11       	cpse	r24, r1
    2ea2:	17 c0       	rjmp	.+46     	; 0x2ed2 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x66>
    2ea4:	20 e0       	ldi	r18, 0x00	; 0
    2ea6:	30 e0       	ldi	r19, 0x00	; 0
    2ea8:	a9 01       	movw	r20, r18
    2eaa:	6c 81       	ldd	r22, Y+4	; 0x04
    2eac:	7d 81       	ldd	r23, Y+5	; 0x05
    2eae:	8e 81       	ldd	r24, Y+6	; 0x06
    2eb0:	9f 81       	ldd	r25, Y+7	; 0x07
    2eb2:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    2eb6:	81 11       	cpse	r24, r1
    2eb8:	0c c0       	rjmp	.+24     	; 0x2ed2 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x66>
    2eba:	20 e0       	ldi	r18, 0x00	; 0
    2ebc:	30 e0       	ldi	r19, 0x00	; 0
    2ebe:	a9 01       	movw	r20, r18
    2ec0:	68 85       	ldd	r22, Y+8	; 0x08
    2ec2:	79 85       	ldd	r23, Y+9	; 0x09
    2ec4:	8a 85       	ldd	r24, Y+10	; 0x0a
    2ec6:	9b 85       	ldd	r25, Y+11	; 0x0b
    2ec8:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    2ecc:	88 23       	and	r24, r24
    2ece:	09 f4       	brne	.+2      	; 0x2ed2 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x66>
    2ed0:	9c c0       	rjmp	.+312    	; 0x300a <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x19e>
    2ed2:	e8 94       	clt
    2ed4:	f7 f8       	bld	r15, 7
    2ed6:	4c 80       	ldd	r4, Y+4	; 0x04
    2ed8:	5d 80       	ldd	r5, Y+5	; 0x05
    2eda:	6e 80       	ldd	r6, Y+6	; 0x06
    2edc:	7f 80       	ldd	r7, Y+7	; 0x07
    2ede:	e8 94       	clt
    2ee0:	77 f8       	bld	r7, 7
    2ee2:	88 84       	ldd	r8, Y+8	; 0x08
    2ee4:	99 84       	ldd	r9, Y+9	; 0x09
    2ee6:	aa 84       	ldd	r10, Y+10	; 0x0a
    2ee8:	bb 84       	ldd	r11, Y+11	; 0x0b
    2eea:	e8 94       	clt
    2eec:	b7 f8       	bld	r11, 7
    2eee:	a3 01       	movw	r20, r6
    2ef0:	92 01       	movw	r18, r4
    2ef2:	c7 01       	movw	r24, r14
    2ef4:	b6 01       	movw	r22, r12
    2ef6:	0e 94 ba 38 	call	0x7174	; 0x7174 <__gesf2>
    2efa:	a5 01       	movw	r20, r10
    2efc:	94 01       	movw	r18, r8
    2efe:	18 16       	cp	r1, r24
    2f00:	74 f5       	brge	.+92     	; 0x2f5e <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0xf2>
    2f02:	c7 01       	movw	r24, r14
    2f04:	b6 01       	movw	r22, r12
    2f06:	0e 94 ba 38 	call	0x7174	; 0x7174 <__gesf2>
    2f0a:	18 16       	cp	r1, r24
    2f0c:	0c f0       	brlt	.+2      	; 0x2f10 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0xa4>
    2f0e:	54 c0       	rjmp	.+168    	; 0x2fb8 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x14c>
    2f10:	a7 01       	movw	r20, r14
    2f12:	96 01       	movw	r18, r12
    2f14:	c5 01       	movw	r24, r10
    2f16:	b4 01       	movw	r22, r8
    2f18:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    2f1c:	0e 94 29 3a 	call	0x7452	; 0x7452 <square>
    2f20:	4b 01       	movw	r8, r22
    2f22:	5c 01       	movw	r10, r24
    2f24:	a7 01       	movw	r20, r14
    2f26:	96 01       	movw	r18, r12
    2f28:	c3 01       	movw	r24, r6
    2f2a:	b2 01       	movw	r22, r4
    2f2c:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    2f30:	0e 94 29 3a 	call	0x7452	; 0x7452 <square>
    2f34:	2b 01       	movw	r4, r22
    2f36:	3c 01       	movw	r6, r24
    2f38:	20 e0       	ldi	r18, 0x00	; 0
    2f3a:	30 e0       	ldi	r19, 0x00	; 0
    2f3c:	40 e8       	ldi	r20, 0x80	; 128
    2f3e:	5f e3       	ldi	r21, 0x3F	; 63
    2f40:	c5 01       	movw	r24, r10
    2f42:	b4 01       	movw	r22, r8
    2f44:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2f48:	a3 01       	movw	r20, r6
    2f4a:	92 01       	movw	r18, r4
    2f4c:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2f50:	0e 94 e9 39 	call	0x73d2	; 0x73d2 <sqrt>
    2f54:	9b 01       	movw	r18, r22
    2f56:	ac 01       	movw	r20, r24
    2f58:	c7 01       	movw	r24, r14
    2f5a:	b6 01       	movw	r22, r12
    2f5c:	53 c0       	rjmp	.+166    	; 0x3004 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x198>
    2f5e:	c3 01       	movw	r24, r6
    2f60:	b2 01       	movw	r22, r4
    2f62:	0e 94 ba 38 	call	0x7174	; 0x7174 <__gesf2>
    2f66:	18 16       	cp	r1, r24
    2f68:	3c f5       	brge	.+78     	; 0x2fb8 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x14c>
    2f6a:	a3 01       	movw	r20, r6
    2f6c:	92 01       	movw	r18, r4
    2f6e:	c5 01       	movw	r24, r10
    2f70:	b4 01       	movw	r22, r8
    2f72:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    2f76:	0e 94 29 3a 	call	0x7452	; 0x7452 <square>
    2f7a:	4b 01       	movw	r8, r22
    2f7c:	5c 01       	movw	r10, r24
    2f7e:	a3 01       	movw	r20, r6
    2f80:	92 01       	movw	r18, r4
    2f82:	c7 01       	movw	r24, r14
    2f84:	b6 01       	movw	r22, r12
    2f86:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    2f8a:	0e 94 29 3a 	call	0x7452	; 0x7452 <square>
    2f8e:	6b 01       	movw	r12, r22
    2f90:	7c 01       	movw	r14, r24
    2f92:	20 e0       	ldi	r18, 0x00	; 0
    2f94:	30 e0       	ldi	r19, 0x00	; 0
    2f96:	40 e8       	ldi	r20, 0x80	; 128
    2f98:	5f e3       	ldi	r21, 0x3F	; 63
    2f9a:	c5 01       	movw	r24, r10
    2f9c:	b4 01       	movw	r22, r8
    2f9e:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2fa2:	a7 01       	movw	r20, r14
    2fa4:	96 01       	movw	r18, r12
    2fa6:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2faa:	0e 94 e9 39 	call	0x73d2	; 0x73d2 <sqrt>
    2fae:	9b 01       	movw	r18, r22
    2fb0:	ac 01       	movw	r20, r24
    2fb2:	c3 01       	movw	r24, r6
    2fb4:	b2 01       	movw	r22, r4
    2fb6:	26 c0       	rjmp	.+76     	; 0x3004 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x198>
    2fb8:	a5 01       	movw	r20, r10
    2fba:	94 01       	movw	r18, r8
    2fbc:	c7 01       	movw	r24, r14
    2fbe:	b6 01       	movw	r22, r12
    2fc0:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    2fc4:	0e 94 29 3a 	call	0x7452	; 0x7452 <square>
    2fc8:	6b 01       	movw	r12, r22
    2fca:	7c 01       	movw	r14, r24
    2fcc:	a5 01       	movw	r20, r10
    2fce:	94 01       	movw	r18, r8
    2fd0:	c3 01       	movw	r24, r6
    2fd2:	b2 01       	movw	r22, r4
    2fd4:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    2fd8:	0e 94 29 3a 	call	0x7452	; 0x7452 <square>
    2fdc:	2b 01       	movw	r4, r22
    2fde:	3c 01       	movw	r6, r24
    2fe0:	20 e0       	ldi	r18, 0x00	; 0
    2fe2:	30 e0       	ldi	r19, 0x00	; 0
    2fe4:	40 e8       	ldi	r20, 0x80	; 128
    2fe6:	5f e3       	ldi	r21, 0x3F	; 63
    2fe8:	c7 01       	movw	r24, r14
    2fea:	b6 01       	movw	r22, r12
    2fec:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2ff0:	a3 01       	movw	r20, r6
    2ff2:	92 01       	movw	r18, r4
    2ff4:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    2ff8:	0e 94 e9 39 	call	0x73d2	; 0x73d2 <sqrt>
    2ffc:	9b 01       	movw	r18, r22
    2ffe:	ac 01       	movw	r20, r24
    3000:	c5 01       	movw	r24, r10
    3002:	b4 01       	movw	r22, r8
    3004:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    3008:	03 c0       	rjmp	.+6      	; 0x3010 <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE+0x1a4>
    300a:	60 e0       	ldi	r22, 0x00	; 0
    300c:	70 e0       	ldi	r23, 0x00	; 0
    300e:	cb 01       	movw	r24, r22
    3010:	df 91       	pop	r29
    3012:	cf 91       	pop	r28
    3014:	ff 90       	pop	r15
    3016:	ef 90       	pop	r14
    3018:	df 90       	pop	r13
    301a:	cf 90       	pop	r12
    301c:	bf 90       	pop	r11
    301e:	af 90       	pop	r10
    3020:	9f 90       	pop	r9
    3022:	8f 90       	pop	r8
    3024:	7f 90       	pop	r7
    3026:	6f 90       	pop	r6
    3028:	5f 90       	pop	r5
    302a:	4f 90       	pop	r4
    302c:	08 95       	ret

0000302e <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>:
    302e:	e0 e0       	ldi	r30, 0x00	; 0
    3030:	f9 e0       	ldi	r31, 0x09	; 9
    3032:	83 81       	ldd	r24, Z+3	; 0x03
    3034:	8e 7f       	andi	r24, 0xFE	; 254
    3036:	83 83       	std	Z+3, r24	; 0x03
    3038:	10 82       	st	Z, r1
    303a:	12 82       	std	Z+2, r1	; 0x02
    303c:	82 e2       	ldi	r24, 0x22	; 34
    303e:	86 83       	std	Z+6, r24	; 0x06
    3040:	17 82       	std	Z+7, r1	; 0x07
    3042:	10 86       	std	Z+8, r1	; 0x08
    3044:	15 82       	std	Z+5, r1	; 0x05
    3046:	14 82       	std	Z+4, r1	; 0x04
    3048:	81 ec       	ldi	r24, 0xC1	; 193
    304a:	83 83       	std	Z+3, r24	; 0x03
    304c:	81 e0       	ldi	r24, 0x01	; 1
    304e:	85 83       	std	Z+5, r24	; 0x05
    3050:	08 95       	ret

00003052 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>:
    3052:	e0 e0       	ldi	r30, 0x00	; 0
    3054:	f9 e0       	ldi	r31, 0x09	; 9
    3056:	10 82       	st	Z, r1
    3058:	12 82       	std	Z+2, r1	; 0x02
    305a:	82 e2       	ldi	r24, 0x22	; 34
    305c:	86 83       	std	Z+6, r24	; 0x06
    305e:	13 82       	std	Z+3, r1	; 0x03
    3060:	15 82       	std	Z+5, r1	; 0x05
    3062:	17 82       	std	Z+7, r1	; 0x07
    3064:	14 82       	std	Z+4, r1	; 0x04
    3066:	10 86       	std	Z+8, r1	; 0x08
    3068:	83 81       	ldd	r24, Z+3	; 0x03
    306a:	8e 7f       	andi	r24, 0xFE	; 254
    306c:	83 83       	std	Z+3, r24	; 0x03
    306e:	81 e0       	ldi	r24, 0x01	; 1
    3070:	85 83       	std	Z+5, r24	; 0x05
    3072:	08 95       	ret

00003074 <_ZN8ltc2942c6I2CErrEv>:
    3074:	e9 e2       	ldi	r30, 0x29	; 41
    3076:	f4 e4       	ldi	r31, 0x44	; 68
    3078:	81 85       	ldd	r24, Z+9	; 0x09
    307a:	11 86       	std	Z+9, r1	; 0x09
    307c:	80 93 05 44 	sts	0x4405, r24	; 0x804405 <_ZN8ltc2942c5pdataE>
    3080:	10 92 22 44 	sts	0x4422, r1	; 0x804422 <_ZN8ltc2942c9StateSetCE>
    3084:	10 92 21 44 	sts	0x4421, r1	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    3088:	0c 94 29 18 	jmp	0x3052	; 0x3052 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>

0000308c <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6>:
    308c:	cf 92       	push	r12
    308e:	df 92       	push	r13
    3090:	ef 92       	push	r14
    3092:	ff 92       	push	r15
    3094:	cf 93       	push	r28
    3096:	df 93       	push	r29
    3098:	ec 01       	movw	r28, r24
    309a:	bc 01       	movw	r22, r24
    309c:	80 e0       	ldi	r24, 0x00	; 0
    309e:	90 e0       	ldi	r25, 0x00	; 0
    30a0:	0e 94 54 37 	call	0x6ea8	; 0x6ea8 <__floatunsisf>
    30a4:	6b 01       	movw	r12, r22
    30a6:	7c 01       	movw	r14, r24
    30a8:	9b 01       	movw	r18, r22
    30aa:	ac 01       	movw	r20, r24
    30ac:	60 e0       	ldi	r22, 0x00	; 0
    30ae:	70 e0       	ldi	r23, 0x00	; 0
    30b0:	8a ef       	ldi	r24, 0xFA	; 250
    30b2:	96 e4       	ldi	r25, 0x46	; 70
    30b4:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    30b8:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <__fixunssfsi>
    30bc:	60 34       	cpi	r22, 0x40	; 64
    30be:	71 05       	cpc	r23, r1
    30c0:	78 f4       	brcc	.+30     	; 0x30e0 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6+0x54>
    30c2:	a7 01       	movw	r20, r14
    30c4:	96 01       	movw	r18, r12
    30c6:	60 e0       	ldi	r22, 0x00	; 0
    30c8:	70 e0       	ldi	r23, 0x00	; 0
    30ca:	8a e7       	ldi	r24, 0x7A	; 122
    30cc:	97 e4       	ldi	r25, 0x47	; 71
    30ce:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    30d2:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <__fixunssfsi>
    30d6:	60 34       	cpi	r22, 0x40	; 64
    30d8:	71 05       	cpc	r23, r1
    30da:	60 f1       	brcs	.+88     	; 0x3134 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6+0xa8>
    30dc:	81 e0       	ldi	r24, 0x01	; 1
    30de:	01 c0       	rjmp	.+2      	; 0x30e2 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6+0x56>
    30e0:	80 e0       	ldi	r24, 0x00	; 0
    30e2:	60 93 48 08 	sts	0x0848, r22	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    30e6:	70 93 49 08 	sts	0x0849, r23	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
    30ea:	88 23       	and	r24, r24
    30ec:	21 f0       	breq	.+8      	; 0x30f6 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6+0x6a>
    30ee:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    30f2:	82 60       	ori	r24, 0x02	; 2
    30f4:	03 c0       	rjmp	.+6      	; 0x30fc <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6+0x70>
    30f6:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    30fa:	89 7f       	andi	r24, 0xF9	; 249
    30fc:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    3100:	c4 3f       	cpi	r28, 0xF4	; 244
    3102:	d1 40       	sbci	r29, 0x01	; 1
    3104:	58 f4       	brcc	.+22     	; 0x311c <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6+0x90>
    3106:	a7 01       	movw	r20, r14
    3108:	96 01       	movw	r18, r12
    310a:	60 e0       	ldi	r22, 0x00	; 0
    310c:	78 eb       	ldi	r23, 0xB8	; 184
    310e:	88 e8       	ldi	r24, 0x88	; 136
    3110:	98 e4       	ldi	r25, 0x48	; 72
    3112:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    3116:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <__fixunssfsi>
    311a:	02 c0       	rjmp	.+4      	; 0x3120 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6+0x94>
    311c:	60 e0       	ldi	r22, 0x00	; 0
    311e:	74 e0       	ldi	r23, 0x04	; 4
    3120:	60 93 0c 0b 	sts	0x0B0C, r22	; 0x800b0c <__TEXT_REGION_LENGTH__+0x7e0b0c>
    3124:	70 93 0d 0b 	sts	0x0B0D, r23	; 0x800b0d <__TEXT_REGION_LENGTH__+0x7e0b0d>
    3128:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    312c:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
    3130:	81 e0       	ldi	r24, 0x01	; 1
    3132:	01 c0       	rjmp	.+2      	; 0x3136 <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6+0xaa>
    3134:	80 e0       	ldi	r24, 0x00	; 0
    3136:	df 91       	pop	r29
    3138:	cf 91       	pop	r28
    313a:	ff 90       	pop	r15
    313c:	ef 90       	pop	r14
    313e:	df 90       	pop	r13
    3140:	cf 90       	pop	r12
    3142:	08 95       	ret

00003144 <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.10>:
    3144:	ed 99       	sbic	0x1d, 5	; 29
    3146:	08 c0       	rjmp	.+16     	; 0x3158 <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.10+0x14>
    3148:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    314c:	93 70       	andi	r25, 0x03	; 3
    314e:	81 e0       	ldi	r24, 0x01	; 1
    3150:	91 30       	cpi	r25, 0x01	; 1
    3152:	19 f4       	brne	.+6      	; 0x315a <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.10+0x16>
    3154:	80 e0       	ldi	r24, 0x00	; 0
    3156:	08 95       	ret
    3158:	81 e0       	ldi	r24, 0x01	; 1
    315a:	08 95       	ret

0000315c <_ZL6WakeUpv>:
    315c:	80 e8       	ldi	r24, 0x80	; 128
    315e:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    3162:	80 e1       	ldi	r24, 0x10	; 16
    3164:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
    3168:	90 91 01 44 	lds	r25, 0x4401	; 0x804401 <ads131+0x23>
    316c:	91 11       	cpse	r25, r1
    316e:	40 c0       	rjmp	.+128    	; 0x31f0 <_ZL6WakeUpv+0x94>
    3170:	10 92 80 40 	sts	0x4080, r1	; 0x804080 <__data_end>
    3174:	93 e3       	ldi	r25, 0x33	; 51
    3176:	90 93 81 40 	sts	0x4081, r25	; 0x804081 <__data_end+0x1>
    317a:	10 92 82 40 	sts	0x4082, r1	; 0x804082 <__data_end+0x2>
    317e:	80 93 26 04 	sts	0x0426, r24	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
    3182:	10 92 62 08 	sts	0x0862, r1	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
    3186:	a1 e8       	ldi	r26, 0x81	; 129
    3188:	b0 e4       	ldi	r27, 0x40	; 64
    318a:	82 e0       	ldi	r24, 0x02	; 2
    318c:	e4 ee       	ldi	r30, 0xE4	; 228
    318e:	f0 e4       	ldi	r31, 0x40	; 64
    3190:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3194:	95 ff       	sbrs	r25, 5
    3196:	fc cf       	rjmp	.-8      	; 0x3190 <_ZL6WakeUpv+0x34>
    3198:	9d 91       	ld	r25, X+
    319a:	90 93 62 08 	sts	0x0862, r25	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
    319e:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    31a2:	97 ff       	sbrs	r25, 7
    31a4:	04 c0       	rjmp	.+8      	; 0x31ae <_ZL6WakeUpv+0x52>
    31a6:	90 91 60 08 	lds	r25, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    31aa:	90 83       	st	Z, r25
    31ac:	31 96       	adiw	r30, 0x01	; 1
    31ae:	81 50       	subi	r24, 0x01	; 1
    31b0:	79 f7       	brne	.-34     	; 0x3190 <_ZL6WakeUpv+0x34>
    31b2:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    31b6:	87 ff       	sbrs	r24, 7
    31b8:	04 c0       	rjmp	.+8      	; 0x31c2 <_ZL6WakeUpv+0x66>
    31ba:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    31be:	80 83       	st	Z, r24
    31c0:	31 96       	adiw	r30, 0x01	; 1
    31c2:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    31c6:	87 ff       	sbrs	r24, 7
    31c8:	04 c0       	rjmp	.+8      	; 0x31d2 <_ZL6WakeUpv+0x76>
    31ca:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    31ce:	80 83       	st	Z, r24
    31d0:	31 96       	adiw	r30, 0x01	; 1
    31d2:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    31d6:	87 ff       	sbrs	r24, 7
    31d8:	03 c0       	rjmp	.+6      	; 0x31e0 <_ZL6WakeUpv+0x84>
    31da:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    31de:	80 83       	st	Z, r24
    31e0:	10 92 81 40 	sts	0x4081, r1	; 0x804081 <__data_end+0x1>
    31e4:	80 e1       	ldi	r24, 0x10	; 16
    31e6:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
    31ea:	81 e0       	ldi	r24, 0x01	; 1
    31ec:	80 93 01 44 	sts	0x4401, r24	; 0x804401 <ads131+0x23>
    31f0:	08 95       	ret

000031f2 <_ZN8twi_im_tILh0ELh2EE15I2C_EVENT_RESETEv.isra.24>:
    31f2:	e0 e0       	ldi	r30, 0x00	; 0
    31f4:	f9 e0       	ldi	r31, 0x09	; 9
    31f6:	83 81       	ldd	r24, Z+3	; 0x03
    31f8:	8e 7f       	andi	r24, 0xFE	; 254
    31fa:	83 83       	std	Z+3, r24	; 0x03
    31fc:	83 81       	ldd	r24, Z+3	; 0x03
    31fe:	81 60       	ori	r24, 0x01	; 1
    3200:	83 83       	std	Z+3, r24	; 0x03
    3202:	ed 98       	cbi	0x1d, 5	; 29
    3204:	80 e0       	ldi	r24, 0x00	; 0
    3206:	08 95       	ret

00003208 <ccp_write_spm.constprop.28>:
    3208:	48 2f       	mov	r20, r24
    320a:	6d e9       	ldi	r22, 0x9D	; 157
    320c:	80 e0       	ldi	r24, 0x00	; 0
    320e:	90 e1       	ldi	r25, 0x10	; 16
    3210:	0c 94 bd 13 	jmp	0x277a	; 0x277a <protected_write_io>

00003214 <_ZL29SaveChargeAndStateToEEP_Asyncv>:
    3214:	cf 93       	push	r28
    3216:	df 93       	push	r29
    3218:	cd b7       	in	r28, 0x3d	; 61
    321a:	de b7       	in	r29, 0x3e	; 62
    321c:	6d 97       	sbiw	r28, 0x1d	; 29
    321e:	cd bf       	out	0x3d, r28	; 61
    3220:	de bf       	out	0x3e, r29	; 62
    3222:	85 e0       	ldi	r24, 0x05	; 5
    3224:	e0 e0       	ldi	r30, 0x00	; 0
    3226:	f0 e4       	ldi	r31, 0x40	; 64
    3228:	de 01       	movw	r26, r28
    322a:	11 96       	adiw	r26, 0x01	; 1
    322c:	01 90       	ld	r0, Z+
    322e:	0d 92       	st	X+, r0
    3230:	8a 95       	dec	r24
    3232:	e1 f7       	brne	.-8      	; 0x322c <_ZL29SaveChargeAndStateToEEP_Asyncv+0x18>
    3234:	88 e1       	ldi	r24, 0x18	; 24
    3236:	e7 e5       	ldi	r30, 0x57	; 87
    3238:	f0 e4       	ldi	r31, 0x40	; 64
    323a:	de 01       	movw	r26, r28
    323c:	16 96       	adiw	r26, 0x06	; 6
    323e:	01 90       	ld	r0, Z+
    3240:	0d 92       	st	X+, r0
    3242:	8a 95       	dec	r24
    3244:	e1 f7       	brne	.-8      	; 0x323e <_ZL29SaveChargeAndStateToEEP_Asyncv+0x2a>
    3246:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    324a:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    324e:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3252:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    3256:	80 93 52 42 	sts	0x4252, r24	; 0x804252 <_ZL23LastKadrEEPChargeUpdate>
    325a:	90 93 53 42 	sts	0x4253, r25	; 0x804253 <_ZL23LastKadrEEPChargeUpdate+0x1>
    325e:	a0 93 54 42 	sts	0x4254, r26	; 0x804254 <_ZL23LastKadrEEPChargeUpdate+0x2>
    3262:	b0 93 55 42 	sts	0x4255, r27	; 0x804255 <_ZL23LastKadrEEPChargeUpdate+0x3>
    3266:	ef 99       	sbic	0x1d, 7	; 29
    3268:	4e c0       	rjmp	.+156    	; 0x3306 <_ZL29SaveChargeAndStateToEEP_Asyncv+0xf2>
    326a:	ef 9a       	sbi	0x1d, 7	; 29
    326c:	8d e1       	ldi	r24, 0x1D	; 29
    326e:	fe 01       	movw	r30, r28
    3270:	31 96       	adiw	r30, 0x01	; 1
    3272:	a9 e3       	ldi	r26, 0x39	; 57
    3274:	b4 e4       	ldi	r27, 0x44	; 68
    3276:	01 90       	ld	r0, Z+
    3278:	0d 92       	st	X+, r0
    327a:	8a 95       	dec	r24
    327c:	e1 f7       	brne	.-8      	; 0x3276 <_ZL29SaveChargeAndStateToEEP_Asyncv+0x62>
    327e:	80 e2       	ldi	r24, 0x20	; 32
    3280:	94 e1       	ldi	r25, 0x14	; 20
    3282:	80 93 5b 44 	sts	0x445B, r24	; 0x80445b <eep+0x22>
    3286:	90 93 5c 44 	sts	0x445C, r25	; 0x80445c <eep+0x23>
    328a:	8d e1       	ldi	r24, 0x1D	; 29
    328c:	80 93 59 44 	sts	0x4459, r24	; 0x804459 <eep+0x20>
    3290:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3294:	83 70       	andi	r24, 0x03	; 3
    3296:	e1 f7       	brne	.-8      	; 0x3290 <_ZL29SaveChargeAndStateToEEP_Asyncv+0x7c>
    3298:	8d e1       	ldi	r24, 0x1D	; 29
    329a:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    329e:	82 e0       	ldi	r24, 0x02	; 2
    32a0:	80 93 5a 44 	sts	0x445A, r24	; 0x80445a <eep+0x21>
    32a4:	f8 94       	cli
    32a6:	e0 91 5b 44 	lds	r30, 0x445B	; 0x80445b <eep+0x22>
    32aa:	f0 91 5c 44 	lds	r31, 0x445C	; 0x80445c <eep+0x23>
    32ae:	10 82       	st	Z, r1
    32b0:	81 e0       	ldi	r24, 0x01	; 1
    32b2:	80 93 04 10 	sts	0x1004, r24	; 0x801004 <__TEXT_REGION_LENGTH__+0x7e1004>
    32b6:	80 93 03 10 	sts	0x1003, r24	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
    32ba:	80 91 04 10 	lds	r24, 0x1004	; 0x801004 <__TEXT_REGION_LENGTH__+0x7e1004>
    32be:	88 23       	and	r24, r24
    32c0:	09 f1       	breq	.+66     	; 0x3304 <_ZL29SaveChargeAndStateToEEP_Asyncv+0xf0>
    32c2:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
    32c6:	82 e1       	ldi	r24, 0x12	; 18
    32c8:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    32cc:	80 e0       	ldi	r24, 0x00	; 0
    32ce:	90 91 59 44 	lds	r25, 0x4459	; 0x804459 <eep+0x20>
    32d2:	89 17       	cp	r24, r25
    32d4:	98 f4       	brcc	.+38     	; 0x32fc <_ZL29SaveChargeAndStateToEEP_Asyncv+0xe8>
    32d6:	a0 91 5b 44 	lds	r26, 0x445B	; 0x80445b <eep+0x22>
    32da:	b0 91 5c 44 	lds	r27, 0x445C	; 0x80445c <eep+0x23>
    32de:	9d 01       	movw	r18, r26
    32e0:	2f 5f       	subi	r18, 0xFF	; 255
    32e2:	3f 4f       	sbci	r19, 0xFF	; 255
    32e4:	20 93 5b 44 	sts	0x445B, r18	; 0x80445b <eep+0x22>
    32e8:	30 93 5c 44 	sts	0x445C, r19	; 0x80445c <eep+0x23>
    32ec:	e8 2f       	mov	r30, r24
    32ee:	f0 e0       	ldi	r31, 0x00	; 0
    32f0:	e7 5c       	subi	r30, 0xC7	; 199
    32f2:	fb 4b       	sbci	r31, 0xBB	; 187
    32f4:	90 81       	ld	r25, Z
    32f6:	9c 93       	st	X, r25
    32f8:	8f 5f       	subi	r24, 0xFF	; 255
    32fa:	e9 cf       	rjmp	.-46     	; 0x32ce <_ZL29SaveChargeAndStateToEEP_Asyncv+0xba>
    32fc:	80 e0       	ldi	r24, 0x00	; 0
    32fe:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    3302:	ef 98       	cbi	0x1d, 7	; 29
    3304:	78 94       	sei
    3306:	6d 96       	adiw	r28, 0x1d	; 29
    3308:	cd bf       	out	0x3d, r28	; 61
    330a:	de bf       	out	0x3e, r29	; 62
    330c:	df 91       	pop	r29
    330e:	cf 91       	pop	r28
    3310:	08 95       	ret

00003312 <_Z20FLASH_spm_write_wordmj>:
    3312:	0f 92       	push	r0
    3314:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    3318:	0f 92       	push	r0
    331a:	0a 01       	movw	r0, r20
    331c:	fb 01       	movw	r30, r22
    331e:	80 93 3b 00 	sts	0x003B, r24	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    3322:	e8 95       	spm
    3324:	11 24       	eor	r1, r1
    3326:	0f 90       	pop	r0
    3328:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x7e003b>
    332c:	0f 90       	pop	r0
    332e:	08 95       	ret

00003330 <_Z19FLASH_write_flash_njPhhb>:
    3330:	6f 92       	push	r6
    3332:	7f 92       	push	r7
    3334:	8f 92       	push	r8
    3336:	9f 92       	push	r9
    3338:	af 92       	push	r10
    333a:	bf 92       	push	r11
    333c:	cf 92       	push	r12
    333e:	df 92       	push	r13
    3340:	ef 92       	push	r14
    3342:	ff 92       	push	r15
    3344:	0f 93       	push	r16
    3346:	1f 93       	push	r17
    3348:	cf 93       	push	r28
    334a:	df 93       	push	r29
    334c:	6c 01       	movw	r12, r24
    334e:	16 2f       	mov	r17, r22
    3350:	07 2f       	mov	r16, r23
    3352:	c4 2f       	mov	r28, r20
    3354:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3358:	83 70       	andi	r24, 0x03	; 3
    335a:	e1 f7       	brne	.-8      	; 0x3354 <_Z19FLASH_write_flash_njPhhb+0x24>
    335c:	21 11       	cpse	r18, r1
    335e:	14 c0       	rjmp	.+40     	; 0x3388 <_Z19FLASH_write_flash_njPhhb+0x58>
    3360:	80 e0       	ldi	r24, 0x00	; 0
    3362:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    3366:	82 e0       	ldi	r24, 0x02	; 2
    3368:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    336c:	c6 95       	lsr	r28
    336e:	d0 e0       	ldi	r29, 0x00	; 0
    3370:	a1 2e       	mov	r10, r17
    3372:	b0 2e       	mov	r11, r16
    3374:	00 e0       	ldi	r16, 0x00	; 0
    3376:	10 e0       	ldi	r17, 0x00	; 0
    3378:	e1 2c       	mov	r14, r1
    337a:	f1 2c       	mov	r15, r1
    337c:	80 e8       	ldi	r24, 0x80	; 128
    337e:	d8 0e       	add	r13, r24
    3380:	81 e0       	ldi	r24, 0x01	; 1
    3382:	e8 1e       	adc	r14, r24
    3384:	f1 1c       	adc	r15, r1
    3386:	14 c0       	rjmp	.+40     	; 0x33b0 <_Z19FLASH_write_flash_njPhhb+0x80>
    3388:	88 e0       	ldi	r24, 0x08	; 8
    338a:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    338e:	c6 01       	movw	r24, r12
    3390:	a0 e0       	ldi	r26, 0x00	; 0
    3392:	b0 e0       	ldi	r27, 0x00	; 0
    3394:	bc 01       	movw	r22, r24
    3396:	cd 01       	movw	r24, r26
    3398:	70 58       	subi	r23, 0x80	; 128
    339a:	8e 4f       	sbci	r24, 0xFE	; 254
    339c:	9f 4f       	sbci	r25, 0xFF	; 255
    339e:	40 e0       	ldi	r20, 0x00	; 0
    33a0:	50 e0       	ldi	r21, 0x00	; 0
    33a2:	0e 94 89 19 	call	0x3312	; 0x3312 <_Z20FLASH_spm_write_wordmj>
    33a6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    33aa:	80 fd       	sbrc	r24, 0
    33ac:	fc cf       	rjmp	.-8      	; 0x33a6 <_Z19FLASH_write_flash_njPhhb+0x76>
    33ae:	d8 cf       	rjmp	.-80     	; 0x3360 <_Z19FLASH_write_flash_njPhhb+0x30>
    33b0:	0c 17       	cp	r16, r28
    33b2:	1d 07       	cpc	r17, r29
    33b4:	a0 f4       	brcc	.+40     	; 0x33de <_Z19FLASH_write_flash_njPhhb+0xae>
    33b6:	f5 01       	movw	r30, r10
    33b8:	41 91       	ld	r20, Z+
    33ba:	51 91       	ld	r21, Z+
    33bc:	5f 01       	movw	r10, r30
    33be:	c8 01       	movw	r24, r16
    33c0:	88 0f       	add	r24, r24
    33c2:	99 1f       	adc	r25, r25
    33c4:	36 01       	movw	r6, r12
    33c6:	47 01       	movw	r8, r14
    33c8:	68 0e       	add	r6, r24
    33ca:	79 1e       	adc	r7, r25
    33cc:	81 1c       	adc	r8, r1
    33ce:	91 1c       	adc	r9, r1
    33d0:	c4 01       	movw	r24, r8
    33d2:	b3 01       	movw	r22, r6
    33d4:	0e 94 89 19 	call	0x3312	; 0x3312 <_Z20FLASH_spm_write_wordmj>
    33d8:	0f 5f       	subi	r16, 0xFF	; 255
    33da:	1f 4f       	sbci	r17, 0xFF	; 255
    33dc:	e9 cf       	rjmp	.-46     	; 0x33b0 <_Z19FLASH_write_flash_njPhhb+0x80>
    33de:	80 e0       	ldi	r24, 0x00	; 0
    33e0:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    33e4:	90 91 02 10 	lds	r25, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    33e8:	90 77       	andi	r25, 0x70	; 112
    33ea:	81 e0       	ldi	r24, 0x01	; 1
    33ec:	09 f4       	brne	.+2      	; 0x33f0 <_Z19FLASH_write_flash_njPhhb+0xc0>
    33ee:	80 e0       	ldi	r24, 0x00	; 0
    33f0:	df 91       	pop	r29
    33f2:	cf 91       	pop	r28
    33f4:	1f 91       	pop	r17
    33f6:	0f 91       	pop	r16
    33f8:	ff 90       	pop	r15
    33fa:	ef 90       	pop	r14
    33fc:	df 90       	pop	r13
    33fe:	cf 90       	pop	r12
    3400:	bf 90       	pop	r11
    3402:	af 90       	pop	r10
    3404:	9f 90       	pop	r9
    3406:	8f 90       	pop	r8
    3408:	7f 90       	pop	r7
    340a:	6f 90       	pop	r6
    340c:	08 95       	ret

0000340e <_ZN8ltc2942c7StopGetEv>:
    340e:	8f 92       	push	r8
    3410:	9f 92       	push	r9
    3412:	af 92       	push	r10
    3414:	bf 92       	push	r11
    3416:	cf 92       	push	r12
    3418:	df 92       	push	r13
    341a:	ef 92       	push	r14
    341c:	ff 92       	push	r15
    341e:	cf 93       	push	r28
    3420:	df 93       	push	r29
    3422:	60 91 23 44 	lds	r22, 0x4423	; 0x804423 <_ZN8ltc2942c5CargeE>
    3426:	70 91 24 44 	lds	r23, 0x4424	; 0x804424 <_ZN8ltc2942c5CargeE+0x1>
    342a:	80 91 25 44 	lds	r24, 0x4425	; 0x804425 <_ZN8ltc2942c5CargeE+0x2>
    342e:	90 91 26 44 	lds	r25, 0x4426	; 0x804426 <_ZN8ltc2942c5CargeE+0x3>
    3432:	0e 94 54 37 	call	0x6ea8	; 0x6ea8 <__floatunsisf>
    3436:	2b e7       	ldi	r18, 0x7B	; 123
    3438:	34 e1       	ldi	r19, 0x14	; 20
    343a:	4e e2       	ldi	r20, 0x2E	; 46
    343c:	5a e3       	ldi	r21, 0x3A	; 58
    343e:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    3442:	20 e0       	ldi	r18, 0x00	; 0
    3444:	30 e0       	ldi	r19, 0x00	; 0
    3446:	4a e7       	ldi	r20, 0x7A	; 122
    3448:	54 e4       	ldi	r21, 0x44	; 68
    344a:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    344e:	9b 01       	movw	r18, r22
    3450:	ac 01       	movw	r20, r24
    3452:	60 93 06 44 	sts	0x4406, r22	; 0x804406 <_ZN8ltc2942c5pdataE+0x1>
    3456:	70 93 07 44 	sts	0x4407, r23	; 0x804407 <_ZN8ltc2942c5pdataE+0x2>
    345a:	80 93 08 44 	sts	0x4408, r24	; 0x804408 <_ZN8ltc2942c5pdataE+0x3>
    345e:	90 93 09 44 	sts	0x4409, r25	; 0x804409 <_ZN8ltc2942c5pdataE+0x4>
    3462:	c0 91 03 44 	lds	r28, 0x4403	; 0x804403 <_ZN8ltc2942c8BatVolumE>
    3466:	d0 91 04 44 	lds	r29, 0x4404	; 0x804404 <_ZN8ltc2942c8BatVolumE+0x1>
    346a:	68 81       	ld	r22, Y
    346c:	79 81       	ldd	r23, Y+1	; 0x01
    346e:	8a 81       	ldd	r24, Y+2	; 0x02
    3470:	9b 81       	ldd	r25, Y+3	; 0x03
    3472:	0e 94 c4 35 	call	0x6b88	; 0x6b88 <__subsf3>
    3476:	6b 01       	movw	r12, r22
    3478:	7c 01       	movw	r14, r24
    347a:	60 93 0a 44 	sts	0x440A, r22	; 0x80440a <_ZN8ltc2942c5pdataE+0x5>
    347e:	70 93 0b 44 	sts	0x440B, r23	; 0x80440b <_ZN8ltc2942c5pdataE+0x6>
    3482:	80 93 0c 44 	sts	0x440C, r24	; 0x80440c <_ZN8ltc2942c5pdataE+0x7>
    3486:	90 93 0d 44 	sts	0x440D, r25	; 0x80440d <_ZN8ltc2942c5pdataE+0x8>
    348a:	20 e0       	ldi	r18, 0x00	; 0
    348c:	30 e0       	ldi	r19, 0x00	; 0
    348e:	a9 01       	movw	r20, r18
    3490:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    3494:	87 ff       	sbrs	r24, 7
    3496:	07 c0       	rjmp	.+14     	; 0x34a6 <_ZN8ltc2942c7StopGetEv+0x98>
    3498:	10 92 0e 44 	sts	0x440E, r1	; 0x80440e <_ZN8ltc2942c5pdataE+0x9>
    349c:	10 92 0f 44 	sts	0x440F, r1	; 0x80440f <_ZN8ltc2942c5pdataE+0xa>
    34a0:	10 92 10 44 	sts	0x4410, r1	; 0x804410 <_ZN8ltc2942c5pdataE+0xb>
    34a4:	36 c0       	rjmp	.+108    	; 0x3512 <_ZN8ltc2942c7StopGetEv+0x104>
    34a6:	28 81       	ld	r18, Y
    34a8:	39 81       	ldd	r19, Y+1	; 0x01
    34aa:	4a 81       	ldd	r20, Y+2	; 0x02
    34ac:	5b 81       	ldd	r21, Y+3	; 0x03
    34ae:	c7 01       	movw	r24, r14
    34b0:	b6 01       	movw	r22, r12
    34b2:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    34b6:	20 e0       	ldi	r18, 0x00	; 0
    34b8:	30 e0       	ldi	r19, 0x00	; 0
    34ba:	48 ec       	ldi	r20, 0xC8	; 200
    34bc:	52 e4       	ldi	r21, 0x42	; 66
    34be:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    34c2:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <__fixunssfsi>
    34c6:	60 93 0e 44 	sts	0x440E, r22	; 0x80440e <_ZN8ltc2942c5pdataE+0x9>
    34ca:	80 90 6f 40 	lds	r8, 0x406F	; 0x80406f <_ZN8ltc2942c7expfltIE>
    34ce:	90 90 70 40 	lds	r9, 0x4070	; 0x804070 <_ZN8ltc2942c7expfltIE+0x1>
    34d2:	a0 90 71 40 	lds	r10, 0x4071	; 0x804071 <_ZN8ltc2942c7expfltIE+0x2>
    34d6:	b0 90 72 40 	lds	r11, 0x4072	; 0x804072 <_ZN8ltc2942c7expfltIE+0x3>
    34da:	20 e0       	ldi	r18, 0x00	; 0
    34dc:	30 e0       	ldi	r19, 0x00	; 0
    34de:	40 e8       	ldi	r20, 0x80	; 128
    34e0:	5f e3       	ldi	r21, 0x3F	; 63
    34e2:	c5 01       	movw	r24, r10
    34e4:	b4 01       	movw	r22, r8
    34e6:	0e 94 ba 38 	call	0x7174	; 0x7174 <__gesf2>
    34ea:	18 16       	cp	r1, r24
    34ec:	94 f4       	brge	.+36     	; 0x3512 <_ZN8ltc2942c7StopGetEv+0x104>
    34ee:	20 e0       	ldi	r18, 0x00	; 0
    34f0:	30 e0       	ldi	r19, 0x00	; 0
    34f2:	4a e7       	ldi	r20, 0x7A	; 122
    34f4:	54 e4       	ldi	r21, 0x44	; 68
    34f6:	c7 01       	movw	r24, r14
    34f8:	b6 01       	movw	r22, r12
    34fa:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    34fe:	a5 01       	movw	r20, r10
    3500:	94 01       	movw	r18, r8
    3502:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    3506:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <__fixunssfsi>
    350a:	60 93 0f 44 	sts	0x440F, r22	; 0x80440f <_ZN8ltc2942c5pdataE+0xa>
    350e:	70 93 10 44 	sts	0x4410, r23	; 0x804410 <_ZN8ltc2942c5pdataE+0xb>
    3512:	10 92 21 44 	sts	0x4421, r1	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    3516:	df 91       	pop	r29
    3518:	cf 91       	pop	r28
    351a:	ff 90       	pop	r15
    351c:	ef 90       	pop	r14
    351e:	df 90       	pop	r13
    3520:	cf 90       	pop	r12
    3522:	bf 90       	pop	r11
    3524:	af 90       	pop	r10
    3526:	9f 90       	pop	r9
    3528:	8f 90       	pop	r8
    352a:	0c 94 29 18 	jmp	0x3052	; 0x3052 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>

0000352e <__vector_36>:
    352e:	1f 92       	push	r1
    3530:	0f 92       	push	r0
    3532:	0f b6       	in	r0, 0x3f	; 63
    3534:	0f 92       	push	r0
    3536:	11 24       	eor	r1, r1
    3538:	0b b6       	in	r0, 0x3b	; 59
    353a:	0f 92       	push	r0
    353c:	2f 93       	push	r18
    353e:	3f 93       	push	r19
    3540:	4f 93       	push	r20
    3542:	5f 93       	push	r21
    3544:	6f 93       	push	r22
    3546:	7f 93       	push	r23
    3548:	8f 93       	push	r24
    354a:	9f 93       	push	r25
    354c:	af 93       	push	r26
    354e:	bf 93       	push	r27
    3550:	ef 93       	push	r30
    3552:	ff 93       	push	r31
    3554:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
    3558:	82 e1       	ldi	r24, 0x12	; 18
    355a:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    355e:	80 e0       	ldi	r24, 0x00	; 0
    3560:	90 91 59 44 	lds	r25, 0x4459	; 0x804459 <eep+0x20>
    3564:	89 17       	cp	r24, r25
    3566:	98 f4       	brcc	.+38     	; 0x358e <__vector_36+0x60>
    3568:	a0 91 5b 44 	lds	r26, 0x445B	; 0x80445b <eep+0x22>
    356c:	b0 91 5c 44 	lds	r27, 0x445C	; 0x80445c <eep+0x23>
    3570:	9d 01       	movw	r18, r26
    3572:	2f 5f       	subi	r18, 0xFF	; 255
    3574:	3f 4f       	sbci	r19, 0xFF	; 255
    3576:	20 93 5b 44 	sts	0x445B, r18	; 0x80445b <eep+0x22>
    357a:	30 93 5c 44 	sts	0x445C, r19	; 0x80445c <eep+0x23>
    357e:	e8 2f       	mov	r30, r24
    3580:	f0 e0       	ldi	r31, 0x00	; 0
    3582:	e7 5c       	subi	r30, 0xC7	; 199
    3584:	fb 4b       	sbci	r31, 0xBB	; 187
    3586:	90 81       	ld	r25, Z
    3588:	9c 93       	st	X, r25
    358a:	8f 5f       	subi	r24, 0xFF	; 255
    358c:	e9 cf       	rjmp	.-46     	; 0x3560 <__vector_36+0x32>
    358e:	80 e0       	ldi	r24, 0x00	; 0
    3590:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    3594:	ef 98       	cbi	0x1d, 7	; 29
    3596:	ff 91       	pop	r31
    3598:	ef 91       	pop	r30
    359a:	bf 91       	pop	r27
    359c:	af 91       	pop	r26
    359e:	9f 91       	pop	r25
    35a0:	8f 91       	pop	r24
    35a2:	7f 91       	pop	r23
    35a4:	6f 91       	pop	r22
    35a6:	5f 91       	pop	r21
    35a8:	4f 91       	pop	r20
    35aa:	3f 91       	pop	r19
    35ac:	2f 91       	pop	r18
    35ae:	0f 90       	pop	r0
    35b0:	0b be       	out	0x3b, r0	; 59
    35b2:	0f 90       	pop	r0
    35b4:	0f be       	out	0x3f, r0	; 63
    35b6:	0f 90       	pop	r0
    35b8:	1f 90       	pop	r1
    35ba:	18 95       	reti

000035bc <__vector_45>:
    35bc:	1f 92       	push	r1
    35be:	0f 92       	push	r0
    35c0:	0f b6       	in	r0, 0x3f	; 63
    35c2:	0f 92       	push	r0
    35c4:	11 24       	eor	r1, r1
    35c6:	8f 93       	push	r24
    35c8:	9f 93       	push	r25
    35ca:	80 91 5c 43 	lds	r24, 0x435C	; 0x80435c <hmc>
    35ce:	91 e0       	ldi	r25, 0x01	; 1
    35d0:	98 0f       	add	r25, r24
    35d2:	90 93 5c 43 	sts	0x435C, r25	; 0x80435c <hmc>
    35d6:	8d 31       	cpi	r24, 0x1D	; 29
    35d8:	28 f0       	brcs	.+10     	; 0x35e4 <__vector_45+0x28>
    35da:	80 e1       	ldi	r24, 0x10	; 16
    35dc:	80 93 07 04 	sts	0x0407, r24	; 0x800407 <__TEXT_REGION_LENGTH__+0x7e0407>
    35e0:	10 92 5c 43 	sts	0x435C, r1	; 0x80435c <hmc>
    35e4:	8f ef       	ldi	r24, 0xFF	; 255
    35e6:	80 93 29 04 	sts	0x0429, r24	; 0x800429 <__TEXT_REGION_LENGTH__+0x7e0429>
    35ea:	e5 9a       	sbi	0x1c, 5	; 28
    35ec:	9f 91       	pop	r25
    35ee:	8f 91       	pop	r24
    35f0:	0f 90       	pop	r0
    35f2:	0f be       	out	0x3f, r0	; 63
    35f4:	0f 90       	pop	r0
    35f6:	1f 90       	pop	r1
    35f8:	18 95       	reti

000035fa <__vector_1>:
    35fa:	1f 92       	push	r1
    35fc:	0f 92       	push	r0
    35fe:	0f b6       	in	r0, 0x3f	; 63
    3600:	0f 92       	push	r0
    3602:	11 24       	eor	r1, r1
    3604:	0b b6       	in	r0, 0x3b	; 59
    3606:	0f 92       	push	r0
    3608:	2f 93       	push	r18
    360a:	3f 93       	push	r19
    360c:	4f 93       	push	r20
    360e:	5f 93       	push	r21
    3610:	6f 93       	push	r22
    3612:	7f 93       	push	r23
    3614:	8f 93       	push	r24
    3616:	9f 93       	push	r25
    3618:	af 93       	push	r26
    361a:	bf 93       	push	r27
    361c:	ef 93       	push	r30
    361e:	ff 93       	push	r31
    3620:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
    3624:	80 ff       	sbrs	r24, 0
    3626:	13 c0       	rjmp	.+38     	; 0x364e <__vector_1+0x54>
    3628:	64 e1       	ldi	r22, 0x14	; 20
    362a:	88 e6       	ldi	r24, 0x68	; 104
    362c:	90 e0       	ldi	r25, 0x00	; 0
    362e:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
    3632:	60 e8       	ldi	r22, 0x80	; 128
    3634:	80 e6       	ldi	r24, 0x60	; 96
    3636:	90 e0       	ldi	r25, 0x00	; 0
    3638:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
    363c:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    3640:	80 fd       	sbrc	r24, 0
    3642:	fc cf       	rjmp	.-8      	; 0x363c <__vector_1+0x42>
    3644:	81 e0       	ldi	r24, 0x01	; 1
    3646:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
    364a:	80 93 dc 43 	sts	0x43DC, r24	; 0x8043dc <Clock+0x1>
    364e:	ff 91       	pop	r31
    3650:	ef 91       	pop	r30
    3652:	bf 91       	pop	r27
    3654:	af 91       	pop	r26
    3656:	9f 91       	pop	r25
    3658:	8f 91       	pop	r24
    365a:	7f 91       	pop	r23
    365c:	6f 91       	pop	r22
    365e:	5f 91       	pop	r21
    3660:	4f 91       	pop	r20
    3662:	3f 91       	pop	r19
    3664:	2f 91       	pop	r18
    3666:	0f 90       	pop	r0
    3668:	0b be       	out	0x3b, r0	; 59
    366a:	0f 90       	pop	r0
    366c:	0f be       	out	0x3f, r0	; 63
    366e:	0f 90       	pop	r0
    3670:	1f 90       	pop	r1
    3672:	18 95       	reti

00003674 <__vector_9>:
    3674:	1f 92       	push	r1
    3676:	0f 92       	push	r0
    3678:	0f b6       	in	r0, 0x3f	; 63
    367a:	0f 92       	push	r0
    367c:	11 24       	eor	r1, r1
    367e:	8f 93       	push	r24
    3680:	81 e0       	ldi	r24, 0x01	; 1
    3682:	80 93 0b 0a 	sts	0x0A0B, r24	; 0x800a0b <__TEXT_REGION_LENGTH__+0x7e0a0b>
    3686:	e6 9a       	sbi	0x1c, 6	; 28
    3688:	80 91 db 43 	lds	r24, 0x43DB	; 0x8043db <Clock>
    368c:	81 50       	subi	r24, 0x01	; 1
    368e:	19 f0       	breq	.+6      	; 0x3696 <__vector_9+0x22>
    3690:	80 93 db 43 	sts	0x43DB, r24	; 0x8043db <Clock>
    3694:	04 c0       	rjmp	.+8      	; 0x369e <__vector_9+0x2a>
    3696:	80 e4       	ldi	r24, 0x40	; 64
    3698:	80 93 db 43 	sts	0x43DB, r24	; 0x8043db <Clock>
    369c:	e7 9a       	sbi	0x1c, 7	; 28
    369e:	8f 91       	pop	r24
    36a0:	0f 90       	pop	r0
    36a2:	0f be       	out	0x3f, r0	; 63
    36a4:	0f 90       	pop	r0
    36a6:	1f 90       	pop	r1
    36a8:	18 95       	reti

000036aa <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>:
	TWI.MCTRLA &= ~(1 << TWI_ENABLE_bp);
	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;	
}

bool Write(uint16_t addr, uint8_t *data, uint8_t dataLength)
    36aa:	df 92       	push	r13
    36ac:	ef 92       	push	r14
    36ae:	ff 92       	push	r15
    36b0:	0f 93       	push	r16
    36b2:	1f 93       	push	r17
    36b4:	cf 93       	push	r28
    36b6:	df 93       	push	r29
    36b8:	ec 01       	movw	r28, r24
    36ba:	16 2f       	mov	r17, r22
    36bc:	d7 2e       	mov	r13, r23
    36be:	7a 01       	movw	r14, r20
    36c0:	02 2f       	mov	r16, r18
{
	bool retStatus = false;
	
	if (!IsBusy())
    36c2:	0e 94 a2 18 	call	0x3144	; 0x3144 <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.10>
    36c6:	81 11       	cpse	r24, r1
    36c8:	12 c0       	rjmp	.+36     	; 0x36ee <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh+0x44>
	{
		return GPR.GPR1 & (1 << (twiNo+5));
	}
	INLN void _busy_on(void)
	{
		GPR.GPR1 |= (1 << (twiNo+5));
    36ca:	ed 9a       	sbi	0x1d, 5	; 29
	bool retStatus = false;
	
	if (!IsBusy())
	{
		_busy_on(); //busy = true;
		address = addr;
    36cc:	18 83       	st	Y, r17
    36ce:	d9 82       	std	Y+1, r13	; 0x01
		switchToRead = false;
    36d0:	18 86       	std	Y+8, r1	; 0x08
		writePtr = data;
    36d2:	ea 82       	std	Y+2, r14	; 0x02
    36d4:	fb 82       	std	Y+3, r15	; 0x03
		writeLength = dataLength;
    36d6:	0c 83       	std	Y+4, r16	; 0x04
		readPtr = NULL;
    36d8:	1d 82       	std	Y+5, r1	; 0x05
    36da:	1e 82       	std	Y+6, r1	; 0x06
		readLength = 0;
    36dc:	1f 82       	std	Y+7, r1	; 0x07
		errorState = I2C_ERROR_NONE;
    36de:	19 86       	std	Y+9, r1	; 0x09
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    36e0:	11 0f       	add	r17, r17
    36e2:	10 93 07 09 	sts	0x0907, r17	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	state = I2C_EVENT_SEND_RD_ADDR();
}

 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
    36e6:	83 e0       	ldi	r24, 0x03	; 3
    36e8:	8a 87       	std	Y+10, r24	; 0x0a
    36ea:	81 e0       	ldi	r24, 0x01	; 1
    36ec:	01 c0       	rjmp	.+2      	; 0x36f0 <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh+0x46>
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;	
}

bool Write(uint16_t addr, uint8_t *data, uint8_t dataLength)
{
	bool retStatus = false;
    36ee:	80 e0       	ldi	r24, 0x00	; 0
		WriteStart();
		retStatus = true;
	}
	
	return retStatus;
}
    36f0:	df 91       	pop	r29
    36f2:	cf 91       	pop	r28
    36f4:	1f 91       	pop	r17
    36f6:	0f 91       	pop	r16
    36f8:	ff 90       	pop	r15
    36fa:	ef 90       	pop	r14
    36fc:	df 90       	pop	r13
    36fe:	08 95       	ret

00003700 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>:
	}
	
	return retStatus;
}

bool WriteRead(uint16_t addr, uint8_t *writeData, uint8_t wl, uint8_t *readData, uint8_t rl)
    3700:	af 92       	push	r10
    3702:	bf 92       	push	r11
    3704:	cf 92       	push	r12
    3706:	df 92       	push	r13
    3708:	ef 92       	push	r14
    370a:	ff 92       	push	r15
    370c:	0f 93       	push	r16
    370e:	1f 93       	push	r17
    3710:	cf 93       	push	r28
    3712:	df 93       	push	r29
    3714:	ec 01       	movw	r28, r24
    3716:	f6 2e       	mov	r15, r22
    3718:	c7 2e       	mov	r12, r23
    371a:	5a 01       	movw	r10, r20
    371c:	d2 2e       	mov	r13, r18
{
	bool retStatus = false;
	
	if (!IsBusy())
    371e:	0e 94 a2 18 	call	0x3144	; 0x3144 <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.10>
    3722:	81 11       	cpse	r24, r1
    3724:	13 c0       	rjmp	.+38     	; 0x374c <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h+0x4c>
	{
		return GPR.GPR1 & (1 << (twiNo+5));
	}
	INLN void _busy_on(void)
	{
		GPR.GPR1 |= (1 << (twiNo+5));
    3726:	ed 9a       	sbi	0x1d, 5	; 29
	bool retStatus = false;
	
	if (!IsBusy())
	{
		_busy_on(); //busy = true;
		address = addr;
    3728:	f8 82       	st	Y, r15
    372a:	c9 82       	std	Y+1, r12	; 0x01
		switchToRead = true;
    372c:	81 e0       	ldi	r24, 0x01	; 1
    372e:	88 87       	std	Y+8, r24	; 0x08
		writePtr = writeData;
    3730:	aa 82       	std	Y+2, r10	; 0x02
    3732:	bb 82       	std	Y+3, r11	; 0x03
		writeLength = wl;
    3734:	dc 82       	std	Y+4, r13	; 0x04
		readPtr = readData;
    3736:	0d 83       	std	Y+5, r16	; 0x05
    3738:	1e 83       	std	Y+6, r17	; 0x06
		readLength = rl;
    373a:	ef 82       	std	Y+7, r14	; 0x07
		errorState = I2C_ERROR_NONE;
    373c:	19 86       	std	Y+9, r1	; 0x09
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    373e:	ff 0c       	add	r15, r15
    3740:	f0 92 07 09 	sts	0x0907, r15	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	state = I2C_EVENT_SEND_RD_ADDR();
}

 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
    3744:	83 e0       	ldi	r24, 0x03	; 3
    3746:	8a 87       	std	Y+10, r24	; 0x0a
    3748:	81 e0       	ldi	r24, 0x01	; 1
    374a:	01 c0       	rjmp	.+2      	; 0x374e <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h+0x4e>
	return retStatus;
}

bool WriteRead(uint16_t addr, uint8_t *writeData, uint8_t wl, uint8_t *readData, uint8_t rl)
{
	bool retStatus = false;
    374c:	80 e0       	ldi	r24, 0x00	; 0
		WriteStart();
		retStatus = true;
	}
	
	return retStatus;
}
    374e:	df 91       	pop	r29
    3750:	cf 91       	pop	r28
    3752:	1f 91       	pop	r17
    3754:	0f 91       	pop	r16
    3756:	ff 90       	pop	r15
    3758:	ef 90       	pop	r14
    375a:	df 90       	pop	r13
    375c:	cf 90       	pop	r12
    375e:	bf 90       	pop	r11
    3760:	af 90       	pop	r10
    3762:	08 95       	ret

00003764 <_ZN8ltc2942c10TWIHandlerEv>:
		T_L= 0x0D,					// N Temperature LSB  R XXh
		THRESHOLD_T_HI=0x0E,		// O Temperature Threshold High R/W FFh
		THRESHOLD_T_LO=0x0F,		// P Temperature Threshold Low  R/W 00h
	};
	
	static void TWIHandler(void)
    3764:	8f 92       	push	r8
    3766:	9f 92       	push	r9
    3768:	af 92       	push	r10
    376a:	bf 92       	push	r11
    376c:	cf 92       	push	r12
    376e:	df 92       	push	r13
    3770:	ef 92       	push	r14
    3772:	ff 92       	push	r15
    3774:	0f 93       	push	r16
    3776:	1f 93       	push	r17
    3778:	cf 93       	push	r28
    377a:	df 93       	push	r29
	{
		if (!twi.IsBusy())
    377c:	0e 94 a2 18 	call	0x3144	; 0x3144 <_ZN8twi_im_tILh0ELh2EE6IsBusyEv.isra.10>
    3780:	81 11       	cpse	r24, r1
    3782:	64 c1       	rjmp	.+712    	; 0x3a4c <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
		{
			if (StateGetC)
    3784:	80 91 21 44 	lds	r24, 0x4421	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    3788:	88 23       	and	r24, r24
    378a:	09 f4       	brne	.+2      	; 0x378e <_ZN8ltc2942c10TWIHandlerEv+0x2a>
    378c:	18 c1       	rjmp	.+560    	; 0x39be <_ZN8ltc2942c10TWIHandlerEv+0x25a>
			{
				switch (StateGetC)
    378e:	c0 91 21 44 	lds	r28, 0x4421	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    3792:	c5 30       	cpi	r28, 0x05	; 5
    3794:	09 f4       	brne	.+2      	; 0x3798 <_ZN8ltc2942c10TWIHandlerEv+0x34>
    3796:	a8 c0       	rjmp	.+336    	; 0x38e8 <_ZN8ltc2942c10TWIHandlerEv+0x184>
    3798:	80 f5       	brcc	.+96     	; 0x37fa <_ZN8ltc2942c10TWIHandlerEv+0x96>
    379a:	c1 30       	cpi	r28, 0x01	; 1
    379c:	09 f4       	brne	.+2      	; 0x37a0 <_ZN8ltc2942c10TWIHandlerEv+0x3c>
    379e:	8e c0       	rjmp	.+284    	; 0x38bc <_ZN8ltc2942c10TWIHandlerEv+0x158>
    37a0:	c3 30       	cpi	r28, 0x03	; 3
    37a2:	09 f0       	breq	.+2      	; 0x37a6 <_ZN8ltc2942c10TWIHandlerEv+0x42>
    37a4:	0c c1       	rjmp	.+536    	; 0x39be <_ZN8ltc2942c10TWIHandlerEv+0x25a>
						StateGetC = 2;
					}
					break;
					
					case 3:
					pdata.V = ScaleV((uint16_t) read[0]<<8 | read[1]);
    37a6:	60 91 27 44 	lds	r22, 0x4427	; 0x804427 <_ZN8ltc2942c4readE>
    37aa:	70 91 28 44 	lds	r23, 0x4428	; 0x804428 <_ZN8ltc2942c4readE+0x1>
    37ae:	76 27       	eor	r23, r22
    37b0:	67 27       	eor	r22, r23
    37b2:	76 27       	eor	r23, r22
    37b4:	80 e0       	ldi	r24, 0x00	; 0
    37b6:	90 e0       	ldi	r25, 0x00	; 0
    37b8:	0e 94 54 37 	call	0x6ea8	; 0x6ea8 <__floatunsisf>
    37bc:	20 ec       	ldi	r18, 0xC0	; 192
    37be:	30 e0       	ldi	r19, 0x00	; 0
    37c0:	40 ec       	ldi	r20, 0xC0	; 192
    37c2:	58 e3       	ldi	r21, 0x38	; 56
    37c4:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    37c8:	60 93 15 44 	sts	0x4415, r22	; 0x804415 <_ZN8ltc2942c5pdataE+0x10>
    37cc:	70 93 16 44 	sts	0x4416, r23	; 0x804416 <_ZN8ltc2942c5pdataE+0x11>
    37d0:	80 93 17 44 	sts	0x4417, r24	; 0x804417 <_ZN8ltc2942c5pdataE+0x12>
    37d4:	90 93 18 44 	sts	0x4418, r25	; 0x804418 <_ZN8ltc2942c5pdataE+0x13>
					send[0] = CONTROL; send[1] = CONTT;
    37d8:	81 e0       	ldi	r24, 0x01	; 1
    37da:	80 93 36 44 	sts	0x4436, r24	; 0x804436 <_ZN8ltc2942c4sendE>
    37de:	80 e4       	ldi	r24, 0x40	; 64
    37e0:	80 93 37 44 	sts	0x4437, r24	; 0x804437 <_ZN8ltc2942c4sendE+0x1>
					twi.Write(LTCADR, send, 2);
    37e4:	22 e0       	ldi	r18, 0x02	; 2
    37e6:	46 e3       	ldi	r20, 0x36	; 54
    37e8:	54 e4       	ldi	r21, 0x44	; 68
    37ea:	64 e6       	ldi	r22, 0x64	; 100
    37ec:	70 e0       	ldi	r23, 0x00	; 0
    37ee:	89 e2       	ldi	r24, 0x29	; 41
    37f0:	94 e4       	ldi	r25, 0x44	; 68
    37f2:	0e 94 55 1b 	call	0x36aa	; 0x36aa <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
					StateGetC = 4;
    37f6:	84 e0       	ldi	r24, 0x04	; 4
    37f8:	d0 c0       	rjmp	.+416    	; 0x399a <_ZN8ltc2942c10TWIHandlerEv+0x236>
	{
		if (!twi.IsBusy())
		{
			if (StateGetC)
			{
				switch (StateGetC)
    37fa:	c7 30       	cpi	r28, 0x07	; 7
    37fc:	09 f4       	brne	.+2      	; 0x3800 <_ZN8ltc2942c10TWIHandlerEv+0x9c>
    37fe:	d0 c0       	rjmp	.+416    	; 0x39a0 <_ZN8ltc2942c10TWIHandlerEv+0x23c>
    3800:	08 f4       	brcc	.+2      	; 0x3804 <_ZN8ltc2942c10TWIHandlerEv+0xa0>
    3802:	a2 c0       	rjmp	.+324    	; 0x3948 <_ZN8ltc2942c10TWIHandlerEv+0x1e4>
    3804:	c8 30       	cpi	r28, 0x08	; 8
    3806:	09 f0       	breq	.+2      	; 0x380a <_ZN8ltc2942c10TWIHandlerEv+0xa6>
    3808:	da c0       	rjmp	.+436    	; 0x39be <_ZN8ltc2942c10TWIHandlerEv+0x25a>
    380a:	c0 91 27 44 	lds	r28, 0x4427	; 0x804427 <_ZN8ltc2942c4readE>
    380e:	d0 91 28 44 	lds	r29, 0x4428	; 0x804428 <_ZN8ltc2942c4readE+0x1>
    3812:	dc 27       	eor	r29, r28
    3814:	cd 27       	eor	r28, r29
    3816:	dc 27       	eor	r29, r28
		StateGetC = 0;
		twi.Deinitialize();
	}
INLN static float ScaleI(int32_t dC)
{
	return dC * 0.085/128/ (2.097152/3600);
    3818:	80 91 23 44 	lds	r24, 0x4423	; 0x804423 <_ZN8ltc2942c5CargeE>
    381c:	90 91 24 44 	lds	r25, 0x4424	; 0x804424 <_ZN8ltc2942c5CargeE+0x1>
    3820:	be 01       	movw	r22, r28
    3822:	68 1b       	sub	r22, r24
    3824:	79 0b       	sbc	r23, r25
    3826:	80 e0       	ldi	r24, 0x00	; 0
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	0e 94 56 37 	call	0x6eac	; 0x6eac <__floatsisf>
    382e:	2b e7       	ldi	r18, 0x7B	; 123
    3830:	34 e1       	ldi	r19, 0x14	; 20
    3832:	4e ea       	ldi	r20, 0xAE	; 174
    3834:	5d e3       	ldi	r21, 0x3D	; 61
    3836:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    383a:	20 e0       	ldi	r18, 0x00	; 0
    383c:	30 e0       	ldi	r19, 0x00	; 0
    383e:	40 e0       	ldi	r20, 0x00	; 0
    3840:	5c e3       	ldi	r21, 0x3C	; 60
    3842:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    3846:	2f eb       	ldi	r18, 0xBF	; 191
    3848:	35 eb       	ldi	r19, 0xB5	; 181
    384a:	48 e1       	ldi	r20, 0x18	; 24
    384c:	5a e3       	ldi	r21, 0x3A	; 58
    384e:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    3852:	6b 01       	movw	r12, r22
    3854:	7c 01       	movw	r14, r24
					StopGet();
					break;
					
					case 8:
					uint16_t tmpC =  (uint16_t) read[0]<<8 | read[1];
					pdata.I = ScaleI(tmpC-Carge.qzLH[0]);
    3856:	60 93 19 44 	sts	0x4419, r22	; 0x804419 <_ZN8ltc2942c5pdataE+0x14>
    385a:	70 93 1a 44 	sts	0x441A, r23	; 0x80441a <_ZN8ltc2942c5pdataE+0x15>
    385e:	80 93 1b 44 	sts	0x441B, r24	; 0x80441b <_ZN8ltc2942c5pdataE+0x16>
    3862:	90 93 1c 44 	sts	0x441C, r25	; 0x80441c <_ZN8ltc2942c5pdataE+0x17>
					expfltI = expfltI * (1 - 0.1) + pdata.I * 0.1;
    3866:	26 e6       	ldi	r18, 0x66	; 102
    3868:	36 e6       	ldi	r19, 0x66	; 102
    386a:	46 e6       	ldi	r20, 0x66	; 102
    386c:	5f e3       	ldi	r21, 0x3F	; 63
    386e:	60 91 6f 40 	lds	r22, 0x406F	; 0x80406f <_ZN8ltc2942c7expfltIE>
    3872:	70 91 70 40 	lds	r23, 0x4070	; 0x804070 <_ZN8ltc2942c7expfltIE+0x1>
    3876:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZN8ltc2942c7expfltIE+0x2>
    387a:	90 91 72 40 	lds	r25, 0x4072	; 0x804072 <_ZN8ltc2942c7expfltIE+0x3>
    387e:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    3882:	4b 01       	movw	r8, r22
    3884:	5c 01       	movw	r10, r24
    3886:	2d ec       	ldi	r18, 0xCD	; 205
    3888:	3c ec       	ldi	r19, 0xCC	; 204
    388a:	4c ec       	ldi	r20, 0xCC	; 204
    388c:	5d e3       	ldi	r21, 0x3D	; 61
    388e:	c7 01       	movw	r24, r14
    3890:	b6 01       	movw	r22, r12
    3892:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    3896:	9b 01       	movw	r18, r22
    3898:	ac 01       	movw	r20, r24
    389a:	c5 01       	movw	r24, r10
    389c:	b4 01       	movw	r22, r8
    389e:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    38a2:	60 93 6f 40 	sts	0x406F, r22	; 0x80406f <_ZN8ltc2942c7expfltIE>
    38a6:	70 93 70 40 	sts	0x4070, r23	; 0x804070 <_ZN8ltc2942c7expfltIE+0x1>
    38aa:	80 93 71 40 	sts	0x4071, r24	; 0x804071 <_ZN8ltc2942c7expfltIE+0x2>
    38ae:	90 93 72 40 	sts	0x4072, r25	; 0x804072 <_ZN8ltc2942c7expfltIE+0x3>
					Carge.qzLH[0] = tmpC;
    38b2:	c0 93 23 44 	sts	0x4423, r28	; 0x804423 <_ZN8ltc2942c5CargeE>
    38b6:	d0 93 24 44 	sts	0x4424, r29	; 0x804424 <_ZN8ltc2942c5CargeE+0x1>
    38ba:	7f c0       	rjmp	.+254    	; 0x39ba <_ZN8ltc2942c10TWIHandlerEv+0x256>
			if (StateGetC)
			{
				switch (StateGetC)
				{
					case 1:
					if (!StateSetC)
    38bc:	80 91 22 44 	lds	r24, 0x4422	; 0x804422 <_ZN8ltc2942c9StateSetCE>
    38c0:	81 11       	cpse	r24, r1
    38c2:	7d c0       	rjmp	.+250    	; 0x39be <_ZN8ltc2942c10TWIHandlerEv+0x25a>
					{
						twi.Initialize();
    38c4:	0e 94 17 18 	call	0x302e	; 0x302e <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>
						send[0] = CONTROL; send[1] = CONTV;
    38c8:	c0 93 36 44 	sts	0x4436, r28	; 0x804436 <_ZN8ltc2942c4sendE>
    38cc:	80 e8       	ldi	r24, 0x80	; 128
    38ce:	80 93 37 44 	sts	0x4437, r24	; 0x804437 <_ZN8ltc2942c4sendE+0x1>
						twi.Write(LTCADR, send, 2);
    38d2:	22 e0       	ldi	r18, 0x02	; 2
    38d4:	46 e3       	ldi	r20, 0x36	; 54
    38d6:	54 e4       	ldi	r21, 0x44	; 68
    38d8:	64 e6       	ldi	r22, 0x64	; 100
    38da:	70 e0       	ldi	r23, 0x00	; 0
    38dc:	89 e2       	ldi	r24, 0x29	; 41
    38de:	94 e4       	ldi	r25, 0x44	; 68
    38e0:	0e 94 55 1b 	call	0x36aa	; 0x36aa <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateGetC = 2;
    38e4:	82 e0       	ldi	r24, 0x02	; 2
    38e6:	59 c0       	rjmp	.+178    	; 0x399a <_ZN8ltc2942c10TWIHandlerEv+0x236>
					twi.Write(LTCADR, send, 2);
					StateGetC = 4;
					break;
					
					case 5:
					pdata.T = ScaleT((uint16_t) read[0]<<8 | read[1]);
    38e8:	60 91 27 44 	lds	r22, 0x4427	; 0x804427 <_ZN8ltc2942c4readE>
    38ec:	70 91 28 44 	lds	r23, 0x4428	; 0x804428 <_ZN8ltc2942c4readE+0x1>
    38f0:	76 27       	eor	r23, r22
    38f2:	67 27       	eor	r22, r23
    38f4:	76 27       	eor	r23, r22
    38f6:	80 e0       	ldi	r24, 0x00	; 0
    38f8:	90 e0       	ldi	r25, 0x00	; 0
    38fa:	0e 94 54 37 	call	0x6ea8	; 0x6ea8 <__floatunsisf>
    38fe:	26 e9       	ldi	r18, 0x96	; 150
    3900:	30 e0       	ldi	r19, 0x00	; 0
    3902:	46 e1       	ldi	r20, 0x16	; 22
    3904:	5c e3       	ldi	r21, 0x3C	; 60
    3906:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    390a:	20 e0       	ldi	r18, 0x00	; 0
    390c:	30 e8       	ldi	r19, 0x80	; 128
    390e:	48 e8       	ldi	r20, 0x88	; 136
    3910:	53 e4       	ldi	r21, 0x43	; 67
    3912:	0e 94 c4 35 	call	0x6b88	; 0x6b88 <__subsf3>
    3916:	60 93 11 44 	sts	0x4411, r22	; 0x804411 <_ZN8ltc2942c5pdataE+0xc>
    391a:	70 93 12 44 	sts	0x4412, r23	; 0x804412 <_ZN8ltc2942c5pdataE+0xd>
    391e:	80 93 13 44 	sts	0x4413, r24	; 0x804413 <_ZN8ltc2942c5pdataE+0xe>
    3922:	90 93 14 44 	sts	0x4414, r25	; 0x804414 <_ZN8ltc2942c5pdataE+0xf>
					send[0] = STASTUS;
    3926:	10 92 36 44 	sts	0x4436, r1	; 0x804436 <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 1);
    392a:	ee 24       	eor	r14, r14
    392c:	e3 94       	inc	r14
    392e:	07 e2       	ldi	r16, 0x27	; 39
    3930:	14 e4       	ldi	r17, 0x44	; 68
    3932:	21 e0       	ldi	r18, 0x01	; 1
    3934:	46 e3       	ldi	r20, 0x36	; 54
    3936:	54 e4       	ldi	r21, 0x44	; 68
    3938:	64 e6       	ldi	r22, 0x64	; 100
    393a:	70 e0       	ldi	r23, 0x00	; 0
    393c:	89 e2       	ldi	r24, 0x29	; 41
    393e:	94 e4       	ldi	r25, 0x44	; 68
    3940:	0e 94 80 1b 	call	0x3700	; 0x3700 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 6;
    3944:	86 e0       	ldi	r24, 0x06	; 6
    3946:	29 c0       	rjmp	.+82     	; 0x399a <_ZN8ltc2942c10TWIHandlerEv+0x236>
					break;
					
					case 6:
					pdata.status = read[0];
    3948:	80 91 27 44 	lds	r24, 0x4427	; 0x804427 <_ZN8ltc2942c4readE>
    394c:	80 93 05 44 	sts	0x4405, r24	; 0x804405 <_ZN8ltc2942c5pdataE>
					if (pdata.status & ACOVF)
    3950:	85 ff       	sbrs	r24, 5
    3952:	12 c0       	rjmp	.+36     	; 0x3978 <_ZN8ltc2942c10TWIHandlerEv+0x214>
					{
						send[0] = ACC_CHARGE_H; send[1] = 0; send[2] = 0;
    3954:	82 e0       	ldi	r24, 0x02	; 2
    3956:	80 93 36 44 	sts	0x4436, r24	; 0x804436 <_ZN8ltc2942c4sendE>
    395a:	10 92 37 44 	sts	0x4437, r1	; 0x804437 <_ZN8ltc2942c4sendE+0x1>
    395e:	10 92 38 44 	sts	0x4438, r1	; 0x804438 <_ZN8ltc2942c4sendE+0x2>
						twi.Write(LTCADR, send, 3);
    3962:	23 e0       	ldi	r18, 0x03	; 3
    3964:	46 e3       	ldi	r20, 0x36	; 54
    3966:	54 e4       	ldi	r21, 0x44	; 68
    3968:	64 e6       	ldi	r22, 0x64	; 100
    396a:	70 e0       	ldi	r23, 0x00	; 0
    396c:	89 e2       	ldi	r24, 0x29	; 41
    396e:	94 e4       	ldi	r25, 0x44	; 68
    3970:	0e 94 55 1b 	call	0x36aa	; 0x36aa <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateGetC = 7;
    3974:	87 e0       	ldi	r24, 0x07	; 7
    3976:	11 c0       	rjmp	.+34     	; 0x399a <_ZN8ltc2942c10TWIHandlerEv+0x236>
					}
					else
					{
						send[0] = ACC_CHARGE_H;
    3978:	82 e0       	ldi	r24, 0x02	; 2
    397a:	80 93 36 44 	sts	0x4436, r24	; 0x804436 <_ZN8ltc2942c4sendE>
						twi.WriteRead(LTCADR, send, 1, read, 2);
    397e:	82 e0       	ldi	r24, 0x02	; 2
    3980:	e8 2e       	mov	r14, r24
    3982:	07 e2       	ldi	r16, 0x27	; 39
    3984:	14 e4       	ldi	r17, 0x44	; 68
    3986:	21 e0       	ldi	r18, 0x01	; 1
    3988:	46 e3       	ldi	r20, 0x36	; 54
    398a:	54 e4       	ldi	r21, 0x44	; 68
    398c:	64 e6       	ldi	r22, 0x64	; 100
    398e:	70 e0       	ldi	r23, 0x00	; 0
    3990:	89 e2       	ldi	r24, 0x29	; 41
    3992:	94 e4       	ldi	r25, 0x44	; 68
    3994:	0e 94 80 1b 	call	0x3700	; 0x3700 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
						StateGetC = 8;
    3998:	88 e0       	ldi	r24, 0x08	; 8
    399a:	80 93 21 44 	sts	0x4421, r24	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    399e:	0f c0       	rjmp	.+30     	; 0x39be <_ZN8ltc2942c10TWIHandlerEv+0x25a>
					}
					break;
					
					case 7:
					Carge.qzLH[1]++;
    39a0:	80 91 25 44 	lds	r24, 0x4425	; 0x804425 <_ZN8ltc2942c5CargeE+0x2>
    39a4:	90 91 26 44 	lds	r25, 0x4426	; 0x804426 <_ZN8ltc2942c5CargeE+0x3>
    39a8:	01 96       	adiw	r24, 0x01	; 1
    39aa:	80 93 25 44 	sts	0x4425, r24	; 0x804425 <_ZN8ltc2942c5CargeE+0x2>
    39ae:	90 93 26 44 	sts	0x4426, r25	; 0x804426 <_ZN8ltc2942c5CargeE+0x3>
					Carge.qzLH[0] = 0;
    39b2:	10 92 23 44 	sts	0x4423, r1	; 0x804423 <_ZN8ltc2942c5CargeE>
    39b6:	10 92 24 44 	sts	0x4424, r1	; 0x804424 <_ZN8ltc2942c5CargeE+0x1>
					case 8:
					uint16_t tmpC =  (uint16_t) read[0]<<8 | read[1];
					pdata.I = ScaleI(tmpC-Carge.qzLH[0]);
					expfltI = expfltI * (1 - 0.1) + pdata.I * 0.1;
					Carge.qzLH[0] = tmpC;
					StopGet();
    39ba:	0e 94 07 1a 	call	0x340e	; 0x340e <_ZN8ltc2942c7StopGetEv>
					break;					
				};				
			}
			if (StateSetC)
    39be:	80 91 22 44 	lds	r24, 0x4422	; 0x804422 <_ZN8ltc2942c9StateSetCE>
    39c2:	88 23       	and	r24, r24
    39c4:	09 f4       	brne	.+2      	; 0x39c8 <_ZN8ltc2942c10TWIHandlerEv+0x264>
    39c6:	42 c0       	rjmp	.+132    	; 0x3a4c <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
			{
				switch(StateSetC)
    39c8:	80 91 22 44 	lds	r24, 0x4422	; 0x804422 <_ZN8ltc2942c9StateSetCE>
    39cc:	81 30       	cpi	r24, 0x01	; 1
    39ce:	11 f1       	breq	.+68     	; 0x3a14 <_ZN8ltc2942c10TWIHandlerEv+0x2b0>
    39d0:	82 30       	cpi	r24, 0x02	; 2
    39d2:	e1 f5       	brne	.+120    	; 0x3a4c <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
						StateSetC = 2;
					}					
					break;
					
					case 2:
					  Carge.qz = SetCarge.qz;
    39d4:	80 91 1d 44 	lds	r24, 0x441D	; 0x80441d <_ZN8ltc2942c8SetCargeE>
    39d8:	90 91 1e 44 	lds	r25, 0x441E	; 0x80441e <_ZN8ltc2942c8SetCargeE+0x1>
    39dc:	a0 91 1f 44 	lds	r26, 0x441F	; 0x80441f <_ZN8ltc2942c8SetCargeE+0x2>
    39e0:	b0 91 20 44 	lds	r27, 0x4420	; 0x804420 <_ZN8ltc2942c8SetCargeE+0x3>
    39e4:	80 93 23 44 	sts	0x4423, r24	; 0x804423 <_ZN8ltc2942c5CargeE>
    39e8:	90 93 24 44 	sts	0x4424, r25	; 0x804424 <_ZN8ltc2942c5CargeE+0x1>
    39ec:	a0 93 25 44 	sts	0x4425, r26	; 0x804425 <_ZN8ltc2942c5CargeE+0x2>
    39f0:	b0 93 26 44 	sts	0x4426, r27	; 0x804426 <_ZN8ltc2942c5CargeE+0x3>
					  StateSetC = 0;
    39f4:	10 92 22 44 	sts	0x4422, r1	; 0x804422 <_ZN8ltc2942c9StateSetCE>
					  twi.Deinitialize();
					break;
				}
			}
		}
	}
    39f8:	df 91       	pop	r29
    39fa:	cf 91       	pop	r28
    39fc:	1f 91       	pop	r17
    39fe:	0f 91       	pop	r16
    3a00:	ff 90       	pop	r15
    3a02:	ef 90       	pop	r14
    3a04:	df 90       	pop	r13
    3a06:	cf 90       	pop	r12
    3a08:	bf 90       	pop	r11
    3a0a:	af 90       	pop	r10
    3a0c:	9f 90       	pop	r9
    3a0e:	8f 90       	pop	r8
					break;
					
					case 2:
					  Carge.qz = SetCarge.qz;
					  StateSetC = 0;
					  twi.Deinitialize();
    3a10:	0c 94 29 18 	jmp	0x3052	; 0x3052 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>
			if (StateSetC)
			{
				switch(StateSetC)
				{
					case 1:
					if (!StateGetC)
    3a14:	80 91 21 44 	lds	r24, 0x4421	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    3a18:	81 11       	cpse	r24, r1
    3a1a:	18 c0       	rjmp	.+48     	; 0x3a4c <_ZN8ltc2942c10TWIHandlerEv+0x2e8>
					{
						send[0] = ACC_CHARGE_H; send[1] = (uint8_t)(SetCarge.qzLH[0]>>8); send[2] = (uint8_t) SetCarge.qzLH[0];
    3a1c:	c2 e0       	ldi	r28, 0x02	; 2
    3a1e:	c0 93 36 44 	sts	0x4436, r28	; 0x804436 <_ZN8ltc2942c4sendE>
    3a22:	80 91 1d 44 	lds	r24, 0x441D	; 0x80441d <_ZN8ltc2942c8SetCargeE>
    3a26:	90 91 1e 44 	lds	r25, 0x441E	; 0x80441e <_ZN8ltc2942c8SetCargeE+0x1>
    3a2a:	90 93 37 44 	sts	0x4437, r25	; 0x804437 <_ZN8ltc2942c4sendE+0x1>
    3a2e:	80 93 38 44 	sts	0x4438, r24	; 0x804438 <_ZN8ltc2942c4sendE+0x2>
						twi.Initialize();
    3a32:	0e 94 17 18 	call	0x302e	; 0x302e <_ZN8twi_im_tILh0ELh2EE10InitializeEv.isra.2>
						twi.Write(LTCADR,send,3);						
    3a36:	23 e0       	ldi	r18, 0x03	; 3
    3a38:	46 e3       	ldi	r20, 0x36	; 54
    3a3a:	54 e4       	ldi	r21, 0x44	; 68
    3a3c:	64 e6       	ldi	r22, 0x64	; 100
    3a3e:	70 e0       	ldi	r23, 0x00	; 0
    3a40:	89 e2       	ldi	r24, 0x29	; 41
    3a42:	94 e4       	ldi	r25, 0x44	; 68
    3a44:	0e 94 55 1b 	call	0x36aa	; 0x36aa <_ZN8twi_im_tILh0ELh2EE5WriteEjPhh>
						StateSetC = 2;
    3a48:	c0 93 22 44 	sts	0x4422, r28	; 0x804422 <_ZN8ltc2942c9StateSetCE>
					  twi.Deinitialize();
					break;
				}
			}
		}
	}
    3a4c:	df 91       	pop	r29
    3a4e:	cf 91       	pop	r28
    3a50:	1f 91       	pop	r17
    3a52:	0f 91       	pop	r16
    3a54:	ff 90       	pop	r15
    3a56:	ef 90       	pop	r14
    3a58:	df 90       	pop	r13
    3a5a:	cf 90       	pop	r12
    3a5c:	bf 90       	pop	r11
    3a5e:	af 90       	pop	r10
    3a60:	9f 90       	pop	r9
    3a62:	8f 90       	pop	r8
    3a64:	08 95       	ret

00003a66 <_ZL13UpdateFromEEPv>:
				| 1 << TCA_SINGLE_RUNSTDBY_bp; /* RUN STANDBY: enabled */
	
	}
	void updateDACREF(uint16_t Vmv)
	{
		AC.DACREF = Vmv/4;		
    3a66:	80 91 04 86 	lds	r24, 0x8604	; 0x808604 <_end+0x41a6>
    3a6a:	90 91 05 86 	lds	r25, 0x8605	; 0x808605 <_end+0x41a7>
    3a6e:	96 95       	lsr	r25
    3a70:	87 95       	ror	r24
    3a72:	96 95       	lsr	r25
    3a74:	87 95       	ror	r24
    3a76:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x7e0685>
			TWIHandler();
		}
	}
    static void Set(float* ch)
    {
		SetCarge.qz = ReScaleCharge(*ch);		
    3a7a:	20 e0       	ldi	r18, 0x00	; 0
    3a7c:	30 e0       	ldi	r19, 0x00	; 0
    3a7e:	4a e7       	ldi	r20, 0x7A	; 122
    3a80:	54 e4       	ldi	r21, 0x44	; 68
    3a82:	60 91 26 14 	lds	r22, 0x1426	; 0x801426 <__TEXT_REGION_LENGTH__+0x7e1426>
    3a86:	70 91 27 14 	lds	r23, 0x1427	; 0x801427 <__TEXT_REGION_LENGTH__+0x7e1427>
    3a8a:	80 91 28 14 	lds	r24, 0x1428	; 0x801428 <__TEXT_REGION_LENGTH__+0x7e1428>
    3a8e:	90 91 29 14 	lds	r25, 0x1429	; 0x801429 <__TEXT_REGION_LENGTH__+0x7e1429>
    3a92:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    3a96:	2b e7       	ldi	r18, 0x7B	; 123
    3a98:	34 e1       	ldi	r19, 0x14	; 20
    3a9a:	4e ea       	ldi	r20, 0xAE	; 174
    3a9c:	5d e3       	ldi	r21, 0x3D	; 61
    3a9e:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    3aa2:	20 e0       	ldi	r18, 0x00	; 0
    3aa4:	30 e0       	ldi	r19, 0x00	; 0
    3aa6:	40 e0       	ldi	r20, 0x00	; 0
    3aa8:	53 e4       	ldi	r21, 0x43	; 67
    3aaa:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    3aae:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <__fixunssfsi>
    3ab2:	60 93 1d 44 	sts	0x441D, r22	; 0x80441d <_ZN8ltc2942c8SetCargeE>
    3ab6:	70 93 1e 44 	sts	0x441E, r23	; 0x80441e <_ZN8ltc2942c8SetCargeE+0x1>
    3aba:	80 93 1f 44 	sts	0x441F, r24	; 0x80441f <_ZN8ltc2942c8SetCargeE+0x2>
    3abe:	90 93 20 44 	sts	0x4420, r25	; 0x804420 <_ZN8ltc2942c8SetCargeE+0x3>
		StateSetC = 1;
    3ac2:	81 e0       	ldi	r24, 0x01	; 1
    3ac4:	80 93 22 44 	sts	0x4422, r24	; 0x804422 <_ZN8ltc2942c9StateSetCE>
		TWIHandler();		
    3ac8:	0c 94 b2 1b 	jmp	0x3764	; 0x3764 <_ZN8ltc2942c10TWIHandlerEv>

00003acc <main>:
	//FLASH_write_eeprom_block((eeprom_adr_t)&eeprom, (uint8_t*) &workData.AppState, 5);
//}


int main(void)
{
    3acc:	cf 93       	push	r28
    3ace:	df 93       	push	r29
    3ad0:	cd b7       	in	r28, 0x3d	; 61
    3ad2:	de b7       	in	r29, 0x3e	; 62
    3ad4:	e8 97       	sbiw	r28, 0x38	; 56
    3ad6:	cd bf       	out	0x3d, r28	; 61
    3ad8:	de bf       	out	0x3e, r29	; 62
	
	//BOD.INTCTRL = 1 << BOD_VLMIE_bp        /* voltage level monitor interrrupt enable: enabled */
	//| BOD_VLMCFG_FALLING_gc; /* Interrupt when supply goes below VLM level */
	
	//  
	if (eep_kadr_charge.kadr.AppState != APP_IDLE) // 
    3ada:	80 91 20 14 	lds	r24, 0x1420	; 0x801420 <__TEXT_REGION_LENGTH__+0x7e1420>
    3ade:	84 30       	cpi	r24, 0x04	; 4
    3ae0:	09 f4       	brne	.+2      	; 0x3ae4 <main+0x18>
    3ae2:	66 c1       	rjmp	.+716    	; 0x3db0 <main+0x2e4>
	{		
			
		int32_t lastKadr = eep_kadr_charge.kadr.kadr;
    3ae4:	c0 90 21 14 	lds	r12, 0x1421	; 0x801421 <__TEXT_REGION_LENGTH__+0x7e1421>
    3ae8:	d0 90 22 14 	lds	r13, 0x1422	; 0x801422 <__TEXT_REGION_LENGTH__+0x7e1422>
    3aec:	e0 90 23 14 	lds	r14, 0x1423	; 0x801423 <__TEXT_REGION_LENGTH__+0x7e1423>
    3af0:	f0 90 24 14 	lds	r15, 0x1424	; 0x801424 <__TEXT_REGION_LENGTH__+0x7e1424>
	
		if (eep_kadr_charge.kadr.AppState == APP_DELAY)
    3af4:	82 30       	cpi	r24, 0x02	; 2
    3af6:	31 f4       	brne	.+12     	; 0x3b04 <main+0x38>
		{
			workData.AppState = APP_DELAY;
    3af8:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
			StandBy(false);
    3afc:	80 e0       	ldi	r24, 0x00	; 0
    3afe:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <_ZL7StandByb>
    3b02:	e3 c0       	rjmp	.+454    	; 0x3cca <main+0x1fe>

		}
		else if(eep_kadr_charge.kadr.AppState == APP_WORK)
    3b04:	83 30       	cpi	r24, 0x03	; 3
    3b06:	09 f0       	breq	.+2      	; 0x3b0a <main+0x3e>
    3b08:	e0 c0       	rjmp	.+448    	; 0x3cca <main+0x1fe>
		{
			workData.AppState = APP_WORK;
    3b0a:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
			StandBy(false);
    3b0e:	80 e0       	ldi	r24, 0x00	; 0
    3b10:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <_ZL7StandByb>
		deinit();
		
	}
	bool INLN Restore(uint16_t len, uint32_t* lastKadr)
	{
		uint32_t address = *lastKadr * len;
    3b14:	ae e6       	ldi	r26, 0x6E	; 110
    3b16:	b0 e0       	ldi	r27, 0x00	; 0
    3b18:	a7 01       	movw	r20, r14
    3b1a:	96 01       	movw	r18, r12
    3b1c:	0e 94 a9 34 	call	0x6952	; 0x6952 <__muluhisi3>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3b20:	51 e3       	ldi	r21, 0x31	; 49
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3b22:	40 e1       	ldi	r20, 0x10	; 16

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b24:	a3 e1       	ldi	r26, 0x13	; 19
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3b26:	9e 01       	movw	r18, r28
    3b28:	2b 5f       	subi	r18, 0xFB	; 251
    3b2a:	3f 4f       	sbci	r19, 0xFF	; 255
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3b2c:	50 93 60 09 	sts	0x0960, r21	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3b30:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3b34:	40 93 a6 04 	sts	0x04A6, r20	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b38:	a0 93 64 09 	sts	0x0964, r26	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b3c:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b40:	e7 ff       	sbrs	r30, 7
    3b42:	fc cf       	rjmp	.-8      	; 0x3b3c <main+0x70>
		return SPI.DATA;
    3b44:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b48:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b4c:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b50:	e7 ff       	sbrs	r30, 7
    3b52:	fc cf       	rjmp	.-8      	; 0x3b4c <main+0x80>
		return SPI.DATA;
    3b54:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b58:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b5c:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b60:	e7 ff       	sbrs	r30, 7
    3b62:	fc cf       	rjmp	.-8      	; 0x3b5c <main+0x90>
		return SPI.DATA;
    3b64:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b68:	70 93 64 09 	sts	0x0964, r23	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b6c:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b70:	e7 ff       	sbrs	r30, 7
    3b72:	fc cf       	rjmp	.-8      	; 0x3b6c <main+0xa0>
		return SPI.DATA;
    3b74:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b78:	60 93 64 09 	sts	0x0964, r22	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b7c:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b80:	e7 ff       	sbrs	r30, 7
    3b82:	fc cf       	rjmp	.-8      	; 0x3b7c <main+0xb0>
		return SPI.DATA;
    3b84:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3b88:	fe 01       	movw	r30, r28
    3b8a:	31 96       	adiw	r30, 0x01	; 1
    3b8c:	be 2f       	mov	r27, r30
    3b8e:	1f 2f       	mov	r17, r31
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3b90:	00 81       	ld	r16, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3b92:	00 93 64 09 	sts	0x0964, r16	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3b96:	00 91 63 09 	lds	r16, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3b9a:	07 ff       	sbrs	r16, 7
    3b9c:	fc cf       	rjmp	.-8      	; 0x3b96 <main+0xca>
		return SPI.DATA;
    3b9e:	00 91 64 09 	lds	r16, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3ba2:	01 93       	st	Z+, r16
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3ba4:	e2 17       	cp	r30, r18
    3ba6:	f3 07       	cpc	r31, r19
    3ba8:	99 f7       	brne	.-26     	; 0x3b90 <main+0xc4>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3baa:	40 93 a5 04 	sts	0x04A5, r20	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3bae:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3bb2:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		uint32_t x;
		while (true) 
		{			
			read((uint8_t*)&address, (uint8_t*)&x, 4);
			
			if (x != *lastKadr+1) break;
    3bb6:	89 80       	ldd	r8, Y+1	; 0x01
    3bb8:	9a 80       	ldd	r9, Y+2	; 0x02
    3bba:	ab 80       	ldd	r10, Y+3	; 0x03
    3bbc:	bc 80       	ldd	r11, Y+4	; 0x04
    3bbe:	26 01       	movw	r4, r12
    3bc0:	37 01       	movw	r6, r14
    3bc2:	0f ef       	ldi	r16, 0xFF	; 255
    3bc4:	40 1a       	sub	r4, r16
    3bc6:	50 0a       	sbc	r5, r16
    3bc8:	60 0a       	sbc	r6, r16
    3bca:	70 0a       	sbc	r7, r16
    3bcc:	84 14       	cp	r8, r4
    3bce:	95 04       	cpc	r9, r5
    3bd0:	a6 04       	cpc	r10, r6
    3bd2:	b7 04       	cpc	r11, r7
    3bd4:	39 f4       	brne	.+14     	; 0x3be4 <main+0x118>
    3bd6:	75 01       	movw	r14, r10
    3bd8:	64 01       	movw	r12, r8
			*lastKadr += 1;
			address += len;			
    3bda:	62 59       	subi	r22, 0x92	; 146
    3bdc:	7f 4f       	sbci	r23, 0xFF	; 255
    3bde:	8f 4f       	sbci	r24, 0xFF	; 255
    3be0:	9f 4f       	sbci	r25, 0xFF	; 255
    3be2:	a4 cf       	rjmp	.-184    	; 0x3b2c <main+0x60>
		}
		bool res = x == 0xFFFFFFFF;
		if (!res)
    3be4:	8b 20       	and	r8, r11
    3be6:	8a 20       	and	r8, r10
    3be8:	89 20       	and	r8, r9
    3bea:	80 94       	com	r8
    3bec:	09 f4       	brne	.+2      	; 0x3bf0 <main+0x124>
    3bee:	60 c0       	rjmp	.+192    	; 0x3cb0 <main+0x1e4>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3bf0:	51 e3       	ldi	r21, 0x31	; 49
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3bf2:	40 e1       	ldi	r20, 0x10	; 16

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3bf4:	a3 e1       	ldi	r26, 0x13	; 19
			address += len;			
		}
		bool res = x == 0xFFFFFFFF;
		if (!res)
		{
			while (address < 0x02000000)
    3bf6:	61 15       	cp	r22, r1
    3bf8:	71 05       	cpc	r23, r1
    3bfa:	81 05       	cpc	r24, r1
    3bfc:	e2 e0       	ldi	r30, 0x02	; 2
    3bfe:	9e 07       	cpc	r25, r30
    3c00:	08 f0       	brcs	.+2      	; 0x3c04 <main+0x138>
    3c02:	56 c0       	rjmp	.+172    	; 0x3cb0 <main+0x1e4>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    3c04:	50 93 60 09 	sts	0x0960, r21	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    3c08:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3c0c:	40 93 a6 04 	sts	0x04A6, r20	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c10:	a0 93 64 09 	sts	0x0964, r26	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c14:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c18:	e7 ff       	sbrs	r30, 7
    3c1a:	fc cf       	rjmp	.-8      	; 0x3c14 <main+0x148>
		return SPI.DATA;
    3c1c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c20:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c24:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c28:	e7 ff       	sbrs	r30, 7
    3c2a:	fc cf       	rjmp	.-8      	; 0x3c24 <main+0x158>
		return SPI.DATA;
    3c2c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c30:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c34:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c38:	e7 ff       	sbrs	r30, 7
    3c3a:	fc cf       	rjmp	.-8      	; 0x3c34 <main+0x168>
		return SPI.DATA;
    3c3c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c40:	70 93 64 09 	sts	0x0964, r23	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c44:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c48:	e7 ff       	sbrs	r30, 7
    3c4a:	fc cf       	rjmp	.-8      	; 0x3c44 <main+0x178>
		return SPI.DATA;
    3c4c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c50:	60 93 64 09 	sts	0x0964, r22	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c54:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c58:	e7 ff       	sbrs	r30, 7
    3c5a:	fc cf       	rjmp	.-8      	; 0x3c54 <main+0x188>
		return SPI.DATA;
    3c5c:	e0 91 64 09 	lds	r30, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    3c60:	eb 2f       	mov	r30, r27
    3c62:	f1 2f       	mov	r31, r17
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3c64:	00 81       	ld	r16, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    3c66:	00 93 64 09 	sts	0x0964, r16	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    3c6a:	00 91 63 09 	lds	r16, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    3c6e:	07 ff       	sbrs	r16, 7
    3c70:	fc cf       	rjmp	.-8      	; 0x3c6a <main+0x19e>
		return SPI.DATA;
    3c72:	00 91 64 09 	lds	r16, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    3c76:	01 93       	st	Z+, r16
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3c78:	e2 17       	cp	r30, r18
    3c7a:	f3 07       	cpc	r31, r19
    3c7c:	99 f7       	brne	.-26     	; 0x3c64 <main+0x198>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3c7e:	40 93 a5 04 	sts	0x04A5, r20	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    3c82:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    3c86:	e0 91 63 09 	lds	r30, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		{
			while (address < 0x02000000)
			{
                read((uint8_t*)&address, (uint8_t*)&x, 4);
                
				if (x == 0xFFFFFFFF) break;
    3c8a:	89 80       	ldd	r8, Y+1	; 0x01
    3c8c:	9a 80       	ldd	r9, Y+2	; 0x02
    3c8e:	ab 80       	ldd	r10, Y+3	; 0x03
    3c90:	bc 80       	ldd	r11, Y+4	; 0x04
    3c92:	8b 20       	and	r8, r11
    3c94:	8a 20       	and	r8, r10
    3c96:	89 20       	and	r8, r9
    3c98:	80 94       	com	r8
    3c9a:	51 f0       	breq	.+20     	; 0x3cb0 <main+0x1e4>
    3c9c:	0f ef       	ldi	r16, 0xFF	; 255
    3c9e:	c0 1a       	sub	r12, r16
    3ca0:	d0 0a       	sbc	r13, r16
    3ca2:	e0 0a       	sbc	r14, r16
    3ca4:	f0 0a       	sbc	r15, r16
				*lastKadr += 1;
				address += len;
    3ca6:	62 59       	subi	r22, 0x92	; 146
    3ca8:	7f 4f       	sbci	r23, 0xFF	; 255
    3caa:	8f 4f       	sbci	r24, 0xFF	; 255
    3cac:	9f 4f       	sbci	r25, 0xFF	; 255
    3cae:	a3 cf       	rjmp	.-186    	; 0x3bf6 <main+0x12a>
			}
		} 		
		waddr.u32 = address;		
    3cb0:	60 93 56 42 	sts	0x4256, r22	; 0x804256 <_ZL3Ram>
    3cb4:	70 93 57 42 	sts	0x4257, r23	; 0x804257 <_ZL3Ram+0x1>
    3cb8:	80 93 58 42 	sts	0x4258, r24	; 0x804258 <_ZL3Ram+0x2>
    3cbc:	90 93 59 42 	sts	0x4259, r25	; 0x804259 <_ZL3Ram+0x3>
		pageCnt = waddr.B[0];
    3cc0:	70 e0       	ldi	r23, 0x00	; 0
    3cc2:	60 93 5a 43 	sts	0x435A, r22	; 0x80435a <_ZL3Ram+0x104>
    3cc6:	70 93 5b 43 	sts	0x435B, r23	; 0x80435b <_ZL3Ram+0x105>
		}
		else
		{
			//  
		}
		workData.time = lastKadr;
    3cca:	c0 92 01 40 	sts	0x4001, r12	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3cce:	d0 92 02 40 	sts	0x4002, r13	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3cd2:	e0 92 03 40 	sts	0x4003, r14	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3cd6:	f0 92 04 40 	sts	0x4004, r15	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
}
// :  
static void SaveResetInEEP(int32_t* restored_kadr)
{
	reset_t r;
	r.ResetCount = eep_errors.reset.ResetCount+1;
    3cda:	80 91 10 14 	lds	r24, 0x1410	; 0x801410 <__TEXT_REGION_LENGTH__+0x7e1410>
    3cde:	90 91 11 14 	lds	r25, 0x1411	; 0x801411 <__TEXT_REGION_LENGTH__+0x7e1411>
    3ce2:	01 96       	adiw	r24, 0x01	; 1
	r.ResetFunction = ResetFunction;
    3ce4:	30 91 5d 44 	lds	r19, 0x445D	; 0x80445d <__bss_end>
	r.kadr_Reset = *restored_kadr;
	r.ResetRegister = RSTCTRL.RSTFR;
    3ce8:	20 91 40 00 	lds	r18, 0x0040	; 0x800040 <__TEXT_REGION_LENGTH__+0x7e0040>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    3cec:	ef 9b       	sbis	0x1d, 7	; 29
    3cee:	10 c0       	rjmp	.+32     	; 0x3d10 <main+0x244>
			//  
		}
		workData.time = lastKadr;
	
		SaveResetInEEP(&lastKadr);
		ResetFunction = 77;
    3cf0:	8d e4       	ldi	r24, 0x4D	; 77
    3cf2:	80 93 5d 44 	sts	0x445D, r24	; 0x80445d <__bss_end>
	
		wdt_enable(WDTO_N);
    3cf6:	88 ed       	ldi	r24, 0xD8	; 216
    3cf8:	a8 95       	wdr
    3cfa:	84 bf       	out	0x34, r24	; 52
    3cfc:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3d00:	84 60       	ori	r24, 0x04	; 4
    3d02:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    3d06:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    3d0a:	81 fd       	sbrc	r24, 1
    3d0c:	fc cf       	rjmp	.-8      	; 0x3d06 <main+0x23a>
    3d0e:	50 c0       	rjmp	.+160    	; 0x3db0 <main+0x2e4>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    3d10:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    3d12:	80 93 39 44 	sts	0x4439, r24	; 0x804439 <eep>
    3d16:	90 93 3a 44 	sts	0x443A, r25	; 0x80443a <eep+0x1>
    3d1a:	30 93 3b 44 	sts	0x443B, r19	; 0x80443b <eep+0x2>
    3d1e:	20 93 3c 44 	sts	0x443C, r18	; 0x80443c <eep+0x3>
    3d22:	c0 92 3d 44 	sts	0x443D, r12	; 0x80443d <eep+0x4>
    3d26:	d0 92 3e 44 	sts	0x443E, r13	; 0x80443e <eep+0x5>
    3d2a:	e0 92 3f 44 	sts	0x443F, r14	; 0x80443f <eep+0x6>
    3d2e:	f0 92 40 44 	sts	0x4440, r15	; 0x804440 <eep+0x7>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    3d32:	80 e1       	ldi	r24, 0x10	; 16
    3d34:	94 e1       	ldi	r25, 0x14	; 20
    3d36:	80 93 5b 44 	sts	0x445B, r24	; 0x80445b <eep+0x22>
    3d3a:	90 93 5c 44 	sts	0x445C, r25	; 0x80445c <eep+0x23>
		writeN = cnt;
    3d3e:	88 e0       	ldi	r24, 0x08	; 8
    3d40:	80 93 59 44 	sts	0x4459, r24	; 0x804459 <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    3d44:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3d48:	83 70       	andi	r24, 0x03	; 3
    3d4a:	e1 f7       	brne	.-8      	; 0x3d44 <main+0x278>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    3d4c:	8b e1       	ldi	r24, 0x1B	; 27
    3d4e:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    3d52:	e0 91 5b 44 	lds	r30, 0x445B	; 0x80445b <eep+0x22>
    3d56:	f0 91 5c 44 	lds	r31, 0x445C	; 0x80445c <eep+0x23>
    3d5a:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    3d5c:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3d60:	83 70       	andi	r24, 0x03	; 3
    3d62:	e1 f7       	brne	.-8      	; 0x3d5c <main+0x290>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    3d64:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    3d68:	82 e1       	ldi	r24, 0x12	; 18
    3d6a:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    3d6e:	80 e0       	ldi	r24, 0x00	; 0
    3d70:	90 91 59 44 	lds	r25, 0x4459	; 0x804459 <eep+0x20>
    3d74:	89 17       	cp	r24, r25
    3d76:	98 f4       	brcc	.+38     	; 0x3d9e <main+0x2d2>
    3d78:	a0 91 5b 44 	lds	r26, 0x445B	; 0x80445b <eep+0x22>
    3d7c:	b0 91 5c 44 	lds	r27, 0x445C	; 0x80445c <eep+0x23>
    3d80:	9d 01       	movw	r18, r26
    3d82:	2f 5f       	subi	r18, 0xFF	; 255
    3d84:	3f 4f       	sbci	r19, 0xFF	; 255
    3d86:	20 93 5b 44 	sts	0x445B, r18	; 0x80445b <eep+0x22>
    3d8a:	30 93 5c 44 	sts	0x445C, r19	; 0x80445c <eep+0x23>
    3d8e:	e8 2f       	mov	r30, r24
    3d90:	f0 e0       	ldi	r31, 0x00	; 0
    3d92:	e7 5c       	subi	r30, 0xC7	; 199
    3d94:	fb 4b       	sbci	r31, 0xBB	; 187
    3d96:	90 81       	ld	r25, Z
    3d98:	9c 93       	st	X, r25
    3d9a:	8f 5f       	subi	r24, 0xFF	; 255
    3d9c:	e9 cf       	rjmp	.-46     	; 0x3d70 <main+0x2a4>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    3d9e:	80 e0       	ldi	r24, 0x00	; 0
    3da0:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    3da4:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    3da6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    3daa:	83 70       	andi	r24, 0x03	; 3
    3dac:	e1 f7       	brne	.-8      	; 0x3da6 <main+0x2da>
    3dae:	a0 cf       	rjmp	.-192    	; 0x3cf0 <main+0x224>
	}

	LastKadrEEPChargeUpdate = workData.time;
    3db0:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    3db4:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    3db8:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    3dbc:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    3dc0:	80 93 52 42 	sts	0x4252, r24	; 0x804252 <_ZL23LastKadrEEPChargeUpdate>
    3dc4:	90 93 53 42 	sts	0x4253, r25	; 0x804253 <_ZL23LastKadrEEPChargeUpdate+0x1>
    3dc8:	a0 93 54 42 	sts	0x4254, r26	; 0x804254 <_ZL23LastKadrEEPChargeUpdate+0x2>
    3dcc:	b0 93 55 42 	sts	0x4255, r27	; 0x804255 <_ZL23LastKadrEEPChargeUpdate+0x3>
		p->DIRSET = 1 << PINS;
		p->OUTSET = 1 << PINS;		
	}
	INLN void setRS485mode(void)
	{
		UART.CTRLA |= USART_RS485_bm;
    3dd0:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    3dd4:	81 60       	ori	r24, 0x01	; 1
    3dd6:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << (PINS + 3);
    3dda:	88 e0       	ldi	r24, 0x08	; 8
    3ddc:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		PORT_t* p = getUsartPort();
		p->OUTCLR = 1 << (PINS + 3);		
	}
	INLN void setFullDuplexmode(void)
	{
		UART.CTRLA &= ~USART_LBME_bm;
    3de0:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    3de4:	87 7f       	andi	r24, 0xF7	; 247
    3de6:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		UART.CTRLB &= ~USART_ODME_bm;
    3dea:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    3dee:	87 7f       	andi	r24, 0xF7	; 247
    3df0:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << PINS;
    3df4:	11 e0       	ldi	r17, 0x01	; 1
    3df6:	10 93 a1 04 	sts	0x04A1, r17	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		p->OUTSET = 1 << PINS;		
    3dfa:	10 93 a5 04 	sts	0x04A5, r17	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
    
	Com.setRS485mode();
	#ifdef FULL_DUPLEX
    	Com.setFullDuplexmode();
	#endif	
	Com.setBaud(DEF_SPEED);
    3dfe:	8d e7       	ldi	r24, 0x7D	; 125
    3e00:	90 e0       	ldi	r25, 0x00	; 0
    3e02:	0e 94 46 18 	call	0x308c	; 0x308c <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6>
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    3e06:	90 ed       	ldi	r25, 0xD0	; 208
    3e08:	90 93 44 08 	sts	0x0844, r25	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    3e0c:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    3e10:	80 6c       	ori	r24, 0xC0	; 192
    3e12:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    3e16:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    3e1a:	80 69       	ori	r24, 0x90	; 144
    3e1c:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	}
	INLN void DataReadyIntDesable(void)
	{
		register8_t* rdy = &PRDY.PIN0CTRL;
		rdy += bitRDY;
		*rdy = PORT_ISC_INTDISABLE_gc;
    3e20:	10 92 33 04 	sts	0x0433, r1	; 0x800433 <__TEXT_REGION_LENGTH__+0x7e0433>
	
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
private:
	uint8_t cmdStandBy;
    INLN void SNC_on(void){PSNC.OUTCLR = 1 << bitSYNC;};
    3e24:	80 e2       	ldi	r24, 0x20	; 32
    3e26:	80 93 26 04 	sts	0x0426, r24	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    3e2a:	af ec       	ldi	r26, 0xCF	; 207
    3e2c:	b7 e0       	ldi	r27, 0x07	; 7
    3e2e:	11 97       	sbiw	r26, 0x01	; 1
    3e30:	f1 f7       	brne	.-4      	; 0x3e2e <main+0x362>
    3e32:	00 c0       	rjmp	.+0      	; 0x3e34 <main+0x368>
    3e34:	00 00       	nop
    INLN void SNC_off(void){PSNC.OUTSET = 1 << bitSYNC;};
    3e36:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
	{
		// reset
		SNC_on();
		_delay_ms(1);
		SNC_off();
		IsOn = 1;		
    3e3a:	10 93 01 44 	sts	0x4401, r17	; 0x804401 <ads131+0x23>
	INLN void Init(void)
	{
		DataReadyIntDesable();
		Reset();
		//SPI settings are CPOL = 0 and CPHA = 1
		URT.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    3e3e:	90 93 64 08 	sts	0x0864, r25	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
		URT.CTRLC = USART_CMODE_MSPI_gc | USART_UCPHA_bm;// | USART_UDORD_bm ;
    3e42:	82 ec       	ldi	r24, 0xC2	; 194
    3e44:	80 93 67 08 	sts	0x0867, r24	; 0x800867 <__TEXT_REGION_LENGTH__+0x7e0867>
			uint16_t baud = (F_CPU/1e3)/2/fbaudDiv1000;
			baud <<=6;
			
			if (baud < 64) return false;
			
			UART.BAUD = baud;			
    3e48:	80 e4       	ldi	r24, 0x40	; 64
    3e4a:	90 e0       	ldi	r25, 0x00	; 0
    3e4c:	80 93 68 08 	sts	0x0868, r24	; 0x800868 <__TEXT_REGION_LENGTH__+0x7e0868>
    3e50:	90 93 69 08 	sts	0x0869, r25	; 0x800869 <__TEXT_REGION_LENGTH__+0x7e0869>
		Uart.setBaud((F_CPU/1e3)/2);
		while(!(PRDY.IN | (1 << bitRDY)));
    3e54:	80 91 28 04 	lds	r24, 0x0428	; 0x800428 <__TEXT_REGION_LENGTH__+0x7e0428>
	adscallback_t cbf;
	INLN void DataReadyIntEnable(void)
	{
		register8_t* rdy = &PRDY.PIN0CTRL;
		rdy += bitRDY;
		*rdy = PORT_ISC_FALLING_gc;
    3e58:	83 e0       	ldi	r24, 0x03	; 3
    3e5a:	80 93 33 04 	sts	0x0433, r24	; 0x800433 <__TEXT_REGION_LENGTH__+0x7e0433>
	Com.enableRxD();
	
	// Reset, setup Uart, Enable DataReady Interrupt, wait Ready
   	ads131.Init();	   
	//    DataReady (   sei()   ads131.DataReadyHandler();)
	AddSyncFrameSetupADC();
    3e5e:	0e 94 4a 16 	call	0x2c94	; 0x2c94 <_ZL20AddSyncFrameSetupADCv>
	return (_busy() || ((TWI.MSTATUS & TWI_BUSSTATE_gm) != TWI_BUSSTATE_IDLE_gc));
}

void CallbackRegister(void (*callbackHandler)(void))
{
	if (callbackHandler != NULL)
    3e62:	8a e3       	ldi	r24, 0x3A	; 58
    3e64:	98 e1       	ldi	r25, 0x18	; 24
    3e66:	00 97       	sbiw	r24, 0x00	; 0
    3e68:	21 f0       	breq	.+8      	; 0x3e72 <main+0x3a6>
	{
		Callback = callbackHandler;
    3e6a:	80 93 34 44 	sts	0x4434, r24	; 0x804434 <_ZN8ltc2942c3twiE+0xb>
    3e6e:	90 93 35 44 	sts	0x4435, r25	; 0x804435 <_ZN8ltc2942c3twiE+0xc>
	
	ltc2942c::twi.CallbackRegister(ltc2942c::I2CErr);
	
    //Indicator.User = true;
    
	sei();	
    3e72:	78 94       	sei
	
	UpdateFromEEP();
    3e74:	0e 94 33 1d 	call	0x3a66	; 0x3a66 <_ZL13UpdateFromEEPv>
	
	//  
	if (workData.AppState == APP_WORK) 
    3e78:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    3e7c:	83 30       	cpi	r24, 0x03	; 3
    3e7e:	41 f4       	brne	.+16     	; 0x3e90 <main+0x3c4>
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
	}
	INLN void On(void)
	{
		PINOUTDEF.OUTSET = 1 << bit;
    3e80:	80 e1       	ldi	r24, 0x10	; 16
    3e82:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7e0465>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    3e86:	fe 01       	movw	r30, r28
    3e88:	35 96       	adiw	r30, 0x05	; 5
    3e8a:	ed 87       	std	Y+13, r30	; 0x0d
    3e8c:	fe 87       	std	Y+14, r31	; 0x0e
    3e8e:	88 c2       	rjmp	.+1296   	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
		DataReadyIntEnable();
	}
	//    ( )
	INLN void AddSyncFrameStandBy(void)
	{
		cmdStandBy = 1;
    3e90:	81 e0       	ldi	r24, 0x01	; 1
    3e92:	80 93 02 44 	sts	0x4402, r24	; 0x804402 <ads131+0x24>
    3e96:	f7 cf       	rjmp	.-18     	; 0x3e86 <main+0x3ba>
		{
			#ifdef BT2
			 if ((Com.Count > 3) && ((Com.buf[0] == ADDRESS_PROCESSOR) || (Com.buf[0] == 0xFF)) && (crc16(Com.buf, Com.Count) == 0))
			#else
			 uint8_t tmp = Com.buf[0] & 0xF0;
			 if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    3e98:	80 3f       	cpi	r24, 0xF0	; 240
    3e9a:	09 f4       	brne	.+2      	; 0x3e9e <main+0x3d2>
    3e9c:	5a c2       	rjmp	.+1204   	; 0x4352 <__DATA_REGION_LENGTH__+0x352>
			Uart.buf[1] = 0;
			IsOn = 0;
		}
	}
	
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3e9e:	60 e1       	ldi	r22, 0x10	; 16
    3ea0:	36 2e       	mov	r3, r22
    while (1) 
    {	/// GPR.GPR0: uarts data ready
		///           70ms ticks
		///           2s ticks		
		///    GPR.GPR0 == 0  
		if (GPR.GPR0 == 0)
    3ea2:	8c b3       	in	r24, 0x1c	; 28
    3ea4:	88 23       	and	r24, r24
    3ea6:	09 f4       	brne	.+2      	; 0x3eaa <main+0x3de>
    3ea8:	7e c2       	rjmp	.+1276   	; 0x43a6 <__DATA_REGION_LENGTH__+0x3a6>
		    //PORTD.OUTCLR = 1 << 1;
			// 
			sleep_cpu();			
			//PORTD.OUTSET = 1 << 1;
		}
		wdt_reset();
    3eaa:	a8 95       	wdr
		GPR.GPR0 |= 0x20;
	}
	//   ( )
	INLN bool checkDataReady(void)
	{
		if (GPR.GPR0 & 0x20)
    3eac:	e5 9b       	sbis	0x1c, 5	; 28
    3eae:	36 c2       	rjmp	.+1132   	; 0x431c <__DATA_REGION_LENGTH__+0x31c>
		{
			GPR.GPR0 &= ~0x20;
    3eb0:	e5 98       	cbi	0x1c, 5	; 28
			Uart.buf[1] = 0;
			IsOn = 0;
		}
	}
	
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3eb2:	30 92 26 04 	sts	0x0426, r3	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	}
	// data: burr[cnt] ready input data: @buf[buffLen / 2][cnt]  
	INLN void SpiTransaction(uint8_t cnt)
	{
		uint8_t* ptr = SpiData(); 
		UART.TXDATAL = buf[0];
    3eb6:	80 91 80 40 	lds	r24, 0x4080	; 0x804080 <__data_end>
    3eba:	80 93 62 08 	sts	0x0862, r24	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
    3ebe:	01 e8       	ldi	r16, 0x81	; 129
    3ec0:	10 e4       	ldi	r17, 0x40	; 64
    3ec2:	d8 01       	movw	r26, r16
    3ec4:	8d e1       	ldi	r24, 0x1D	; 29
		return &buf[buffLen / 2];
	}
	// data: burr[cnt] ready input data: @buf[buffLen / 2][cnt]  
	INLN void SpiTransaction(uint8_t cnt)
	{
		uint8_t* ptr = SpiData(); 
    3ec6:	e4 ee       	ldi	r30, 0xE4	; 228
    3ec8:	f0 e4       	ldi	r31, 0x40	; 64
		UART.TXDATAL = buf[0];
		for(buf_len_t i = 1; i < cnt; i++)
		{
			while (!(UART.STATUS & USART_DREIF_bm));
    3eca:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3ece:	95 ff       	sbrs	r25, 5
    3ed0:	fc cf       	rjmp	.-8      	; 0x3eca <main+0x3fe>
			UART.TXDATAL = buf[i];
    3ed2:	9d 91       	ld	r25, X+
    3ed4:	90 93 62 08 	sts	0x0862, r25	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
			if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
    3ed8:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3edc:	97 ff       	sbrs	r25, 7
    3ede:	04 c0       	rjmp	.+8      	; 0x3ee8 <main+0x41c>
    3ee0:	90 91 60 08 	lds	r25, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    3ee4:	90 83       	st	Z, r25
    3ee6:	31 96       	adiw	r30, 0x01	; 1
    3ee8:	81 50       	subi	r24, 0x01	; 1
	// data: burr[cnt] ready input data: @buf[buffLen / 2][cnt]  
	INLN void SpiTransaction(uint8_t cnt)
	{
		uint8_t* ptr = SpiData(); 
		UART.TXDATAL = buf[0];
		for(buf_len_t i = 1; i < cnt; i++)
    3eea:	79 f7       	brne	.-34     	; 0x3eca <main+0x3fe>
		{
			while (!(UART.STATUS & USART_DREIF_bm));
			UART.TXDATAL = buf[i];
			if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
		}
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
    3eec:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3ef0:	87 ff       	sbrs	r24, 7
    3ef2:	04 c0       	rjmp	.+8      	; 0x3efc <main+0x430>
    3ef4:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    3ef8:	80 83       	st	Z, r24
    3efa:	31 96       	adiw	r30, 0x01	; 1
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
    3efc:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3f00:	87 ff       	sbrs	r24, 7
    3f02:	04 c0       	rjmp	.+8      	; 0x3f0c <main+0x440>
    3f04:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    3f08:	80 83       	st	Z, r24
    3f0a:	31 96       	adiw	r30, 0x01	; 1
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
    3f0c:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3f10:	87 ff       	sbrs	r24, 7
    3f12:	03 c0       	rjmp	.+6      	; 0x3f1a <main+0x44e>
    3f14:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    3f18:	80 83       	st	Z, r24
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3f1a:	30 92 25 04 	sts	0x0425, r3	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
    3f1e:	a1 ee       	ldi	r26, 0xE1	; 225
    3f20:	b3 e4       	ldi	r27, 0x43	; 67
	INLN void DataReadyHandler(void)
	{			
		Transaction(10);
		
		uint8_t* ptr = Uart.SpiData();
		ptr += 3;
    3f22:	e7 ee       	ldi	r30, 0xE7	; 231
    3f24:	f0 e4       	ldi	r31, 0x40	; 64
		*rdy = PORT_ISC_INTDISABLE_gc;
	}
	INLN int32_t _convert(uint8_t* ptr)
	{
		unio32_t res;
		res.B[2] = *ptr++;
    3f26:	80 81       	ld	r24, Z
		res.B[1] = *ptr++;
    3f28:	21 81       	ldd	r18, Z+1	; 0x01
		res.B[0] = *ptr++;
    3f2a:	32 81       	ldd	r19, Z+2	; 0x02
		res.B[3] = (res.B[2] & 0x80)? 0xFF:0;
    3f2c:	98 2f       	mov	r25, r24
    3f2e:	99 0f       	add	r25, r25
    3f30:	99 0b       	sbc	r25, r25
		
		uint8_t* ptr = Uart.SpiData();
		ptr += 3;
		for (uint8_t i = 0; i<8; i++)
		{
			data[i] = _convert(ptr);
    3f32:	3c 93       	st	X, r19
    3f34:	11 96       	adiw	r26, 0x01	; 1
    3f36:	2c 93       	st	X, r18
    3f38:	11 97       	sbiw	r26, 0x01	; 1
    3f3a:	12 96       	adiw	r26, 0x02	; 2
    3f3c:	8c 93       	st	X, r24
    3f3e:	12 97       	sbiw	r26, 0x02	; 2
    3f40:	13 96       	adiw	r26, 0x03	; 3
    3f42:	9c 93       	st	X, r25
    3f44:	13 97       	sbiw	r26, 0x03	; 3
    3f46:	14 96       	adiw	r26, 0x04	; 4
			
			ptr += 3;
    3f48:	33 96       	adiw	r30, 0x03	; 3
	{			
		Transaction(10);
		
		uint8_t* ptr = Uart.SpiData();
		ptr += 3;
		for (uint8_t i = 0; i<8; i++)
    3f4a:	20 e4       	ldi	r18, 0x40	; 64
    3f4c:	ef 3f       	cpi	r30, 0xFF	; 255
    3f4e:	f2 07       	cpc	r31, r18
    3f50:	51 f7       	brne	.-44     	; 0x3f26 <main+0x45a>
		{
			data[i] = _convert(ptr);
			
			ptr += 3;
		}
		if (UserCmd)
    3f52:	80 91 de 43 	lds	r24, 0x43DE	; 0x8043de <ads131>
    3f56:	81 11       	cpse	r24, r1
    3f58:	31 c2       	rjmp	.+1122   	; 0x43bc <__DATA_REGION_LENGTH__+0x3bc>
				cbf =0;
			}
			Uart.buf[0] = 0;
			Uart.buf[1] = 0;			
		}
		if (cmdStandBy)
    3f5a:	80 91 02 44 	lds	r24, 0x4402	; 0x804402 <ads131+0x24>
    3f5e:	88 23       	and	r24, r24
    3f60:	09 f4       	brne	.+2      	; 0x3f64 <main+0x498>
    3f62:	3e c0       	rjmp	.+124    	; 0x3fe0 <main+0x514>
		{
			cmdStandBy = 0;
    3f64:	10 92 02 44 	sts	0x4402, r1	; 0x804402 <ads131+0x24>
			Uart.buf[0] = 0;
    3f68:	10 92 80 40 	sts	0x4080, r1	; 0x804080 <__data_end>
			Uart.buf[1] = 0x22;
    3f6c:	32 e2       	ldi	r19, 0x22	; 34
    3f6e:	30 93 81 40 	sts	0x4081, r19	; 0x804081 <__data_end+0x1>
			Uart.buf[1] = 0;
			IsOn = 0;
		}
	}
	
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    3f72:	30 92 26 04 	sts	0x0426, r3	; 0x800426 <__TEXT_REGION_LENGTH__+0x7e0426>
	}
	// data: burr[cnt] ready input data: @buf[buffLen / 2][cnt]  
	INLN void SpiTransaction(uint8_t cnt)
	{
		uint8_t* ptr = SpiData(); 
		UART.TXDATAL = buf[0];
    3f76:	10 92 62 08 	sts	0x0862, r1	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
    3f7a:	82 e0       	ldi	r24, 0x02	; 2
		return &buf[buffLen / 2];
	}
	// data: burr[cnt] ready input data: @buf[buffLen / 2][cnt]  
	INLN void SpiTransaction(uint8_t cnt)
	{
		uint8_t* ptr = SpiData(); 
    3f7c:	e4 ee       	ldi	r30, 0xE4	; 228
    3f7e:	f0 e4       	ldi	r31, 0x40	; 64
		UART.TXDATAL = buf[0];
		for(buf_len_t i = 1; i < cnt; i++)
		{
			while (!(UART.STATUS & USART_DREIF_bm));
    3f80:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3f84:	95 ff       	sbrs	r25, 5
    3f86:	fc cf       	rjmp	.-8      	; 0x3f80 <main+0x4b4>
			UART.TXDATAL = buf[i];
    3f88:	d8 01       	movw	r26, r16
    3f8a:	9d 91       	ld	r25, X+
    3f8c:	8d 01       	movw	r16, r26
    3f8e:	90 93 62 08 	sts	0x0862, r25	; 0x800862 <__TEXT_REGION_LENGTH__+0x7e0862>
			if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
    3f92:	90 91 64 08 	lds	r25, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3f96:	97 ff       	sbrs	r25, 7
    3f98:	04 c0       	rjmp	.+8      	; 0x3fa2 <main+0x4d6>
    3f9a:	90 91 60 08 	lds	r25, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    3f9e:	90 83       	st	Z, r25
    3fa0:	31 96       	adiw	r30, 0x01	; 1
    3fa2:	81 50       	subi	r24, 0x01	; 1
	// data: burr[cnt] ready input data: @buf[buffLen / 2][cnt]  
	INLN void SpiTransaction(uint8_t cnt)
	{
		uint8_t* ptr = SpiData(); 
		UART.TXDATAL = buf[0];
		for(buf_len_t i = 1; i < cnt; i++)
    3fa4:	69 f7       	brne	.-38     	; 0x3f80 <main+0x4b4>
		{
			while (!(UART.STATUS & USART_DREIF_bm));
			UART.TXDATAL = buf[i];
			if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
		}
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
    3fa6:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3faa:	87 ff       	sbrs	r24, 7
    3fac:	04 c0       	rjmp	.+8      	; 0x3fb6 <main+0x4ea>
    3fae:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    3fb2:	80 83       	st	Z, r24
    3fb4:	31 96       	adiw	r30, 0x01	; 1
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
    3fb6:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3fba:	87 ff       	sbrs	r24, 7
    3fbc:	04 c0       	rjmp	.+8      	; 0x3fc6 <main+0x4fa>
    3fbe:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    3fc2:	80 83       	st	Z, r24
    3fc4:	31 96       	adiw	r30, 0x01	; 1
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
    3fc6:	80 91 64 08 	lds	r24, 0x0864	; 0x800864 <__TEXT_REGION_LENGTH__+0x7e0864>
    3fca:	87 ff       	sbrs	r24, 7
    3fcc:	03 c0       	rjmp	.+6      	; 0x3fd4 <main+0x508>
    3fce:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x7e0860>
    3fd2:	80 83       	st	Z, r24
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    3fd4:	30 92 25 04 	sts	0x0425, r3	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
		{
			cmdStandBy = 0;
			Uart.buf[0] = 0;
			Uart.buf[1] = 0x22;
			Transaction(1);
			Uart.buf[1] = 0;
    3fd8:	10 92 81 40 	sts	0x4081, r1	; 0x804081 <__data_end+0x1>
			IsOn = 0;
    3fdc:	10 92 01 44 	sts	0x4401, r1	; 0x804401 <ads131+0x23>
		int64_t sum[4];
		uint16_t cnt; 
	public:
	void SummData(int32_t* data)
	{
		sum[0] += data[cht];
    3fe0:	80 91 e1 43 	lds	r24, 0x43E1	; 0x8043e1 <ads131+0x3>
    3fe4:	90 91 e2 43 	lds	r25, 0x43E2	; 0x8043e2 <ads131+0x4>
    3fe8:	a0 91 e3 43 	lds	r26, 0x43E3	; 0x8043e3 <ads131+0x5>
    3fec:	b0 91 e4 43 	lds	r27, 0x43E4	; 0x8043e4 <ads131+0x6>
    3ff0:	6c 01       	movw	r12, r24
    3ff2:	7d 01       	movw	r14, r26
    3ff4:	ff 0c       	add	r15, r15
    3ff6:	cc 08       	sbc	r12, r12
    3ff8:	dc 2c       	mov	r13, r12
    3ffa:	76 01       	movw	r14, r12
    3ffc:	9c 01       	movw	r18, r24
    3ffe:	ad 01       	movw	r20, r26
    4000:	6c 2d       	mov	r22, r12
    4002:	7c 2d       	mov	r23, r12
    4004:	8c 2d       	mov	r24, r12
    4006:	9c 2d       	mov	r25, r12
    4008:	a0 90 a9 43 	lds	r10, 0x43A9	; 0x8043a9 <_ZL6adx356>
    400c:	b0 90 aa 43 	lds	r11, 0x43AA	; 0x8043aa <_ZL6adx356+0x1>
    4010:	c0 90 ab 43 	lds	r12, 0x43AB	; 0x8043ab <_ZL6adx356+0x2>
    4014:	d0 90 ac 43 	lds	r13, 0x43AC	; 0x8043ac <_ZL6adx356+0x3>
    4018:	e0 90 ad 43 	lds	r14, 0x43AD	; 0x8043ad <_ZL6adx356+0x4>
    401c:	f0 90 ae 43 	lds	r15, 0x43AE	; 0x8043ae <_ZL6adx356+0x5>
    4020:	00 91 af 43 	lds	r16, 0x43AF	; 0x8043af <_ZL6adx356+0x6>
    4024:	10 91 b0 43 	lds	r17, 0x43B0	; 0x8043b0 <_ZL6adx356+0x7>
    4028:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    402c:	20 93 a9 43 	sts	0x43A9, r18	; 0x8043a9 <_ZL6adx356>
    4030:	30 93 aa 43 	sts	0x43AA, r19	; 0x8043aa <_ZL6adx356+0x1>
    4034:	40 93 ab 43 	sts	0x43AB, r20	; 0x8043ab <_ZL6adx356+0x2>
    4038:	50 93 ac 43 	sts	0x43AC, r21	; 0x8043ac <_ZL6adx356+0x3>
    403c:	60 93 ad 43 	sts	0x43AD, r22	; 0x8043ad <_ZL6adx356+0x4>
    4040:	70 93 ae 43 	sts	0x43AE, r23	; 0x8043ae <_ZL6adx356+0x5>
    4044:	80 93 af 43 	sts	0x43AF, r24	; 0x8043af <_ZL6adx356+0x6>
    4048:	90 93 b0 43 	sts	0x43B0, r25	; 0x8043b0 <_ZL6adx356+0x7>
		sum[1] += data[abs(chx)];
    404c:	80 91 ed 43 	lds	r24, 0x43ED	; 0x8043ed <ads131+0xf>
    4050:	90 91 ee 43 	lds	r25, 0x43EE	; 0x8043ee <ads131+0x10>
    4054:	a0 91 ef 43 	lds	r26, 0x43EF	; 0x8043ef <ads131+0x11>
    4058:	b0 91 f0 43 	lds	r27, 0x43F0	; 0x8043f0 <ads131+0x12>
    405c:	6c 01       	movw	r12, r24
    405e:	7d 01       	movw	r14, r26
    4060:	ff 0c       	add	r15, r15
    4062:	cc 08       	sbc	r12, r12
    4064:	dc 2c       	mov	r13, r12
    4066:	76 01       	movw	r14, r12
    4068:	9c 01       	movw	r18, r24
    406a:	ad 01       	movw	r20, r26
    406c:	6c 2d       	mov	r22, r12
    406e:	7c 2d       	mov	r23, r12
    4070:	8c 2d       	mov	r24, r12
    4072:	9c 2d       	mov	r25, r12
    4074:	a0 90 b1 43 	lds	r10, 0x43B1	; 0x8043b1 <_ZL6adx356+0x8>
    4078:	b0 90 b2 43 	lds	r11, 0x43B2	; 0x8043b2 <_ZL6adx356+0x9>
    407c:	c0 90 b3 43 	lds	r12, 0x43B3	; 0x8043b3 <_ZL6adx356+0xa>
    4080:	d0 90 b4 43 	lds	r13, 0x43B4	; 0x8043b4 <_ZL6adx356+0xb>
    4084:	e0 90 b5 43 	lds	r14, 0x43B5	; 0x8043b5 <_ZL6adx356+0xc>
    4088:	f0 90 b6 43 	lds	r15, 0x43B6	; 0x8043b6 <_ZL6adx356+0xd>
    408c:	00 91 b7 43 	lds	r16, 0x43B7	; 0x8043b7 <_ZL6adx356+0xe>
    4090:	10 91 b8 43 	lds	r17, 0x43B8	; 0x8043b8 <_ZL6adx356+0xf>
    4094:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4098:	20 93 b1 43 	sts	0x43B1, r18	; 0x8043b1 <_ZL6adx356+0x8>
    409c:	30 93 b2 43 	sts	0x43B2, r19	; 0x8043b2 <_ZL6adx356+0x9>
    40a0:	40 93 b3 43 	sts	0x43B3, r20	; 0x8043b3 <_ZL6adx356+0xa>
    40a4:	50 93 b4 43 	sts	0x43B4, r21	; 0x8043b4 <_ZL6adx356+0xb>
    40a8:	60 93 b5 43 	sts	0x43B5, r22	; 0x8043b5 <_ZL6adx356+0xc>
    40ac:	70 93 b6 43 	sts	0x43B6, r23	; 0x8043b6 <_ZL6adx356+0xd>
    40b0:	80 93 b7 43 	sts	0x43B7, r24	; 0x8043b7 <_ZL6adx356+0xe>
    40b4:	90 93 b8 43 	sts	0x43B8, r25	; 0x8043b8 <_ZL6adx356+0xf>
		sum[2] += data[abs(chy)];
    40b8:	80 91 f9 43 	lds	r24, 0x43F9	; 0x8043f9 <ads131+0x1b>
    40bc:	90 91 fa 43 	lds	r25, 0x43FA	; 0x8043fa <ads131+0x1c>
    40c0:	a0 91 fb 43 	lds	r26, 0x43FB	; 0x8043fb <ads131+0x1d>
    40c4:	b0 91 fc 43 	lds	r27, 0x43FC	; 0x8043fc <ads131+0x1e>
    40c8:	6c 01       	movw	r12, r24
    40ca:	7d 01       	movw	r14, r26
    40cc:	ff 0c       	add	r15, r15
    40ce:	cc 08       	sbc	r12, r12
    40d0:	dc 2c       	mov	r13, r12
    40d2:	76 01       	movw	r14, r12
    40d4:	9c 01       	movw	r18, r24
    40d6:	ad 01       	movw	r20, r26
    40d8:	6c 2d       	mov	r22, r12
    40da:	7c 2d       	mov	r23, r12
    40dc:	8c 2d       	mov	r24, r12
    40de:	9c 2d       	mov	r25, r12
    40e0:	a0 90 b9 43 	lds	r10, 0x43B9	; 0x8043b9 <_ZL6adx356+0x10>
    40e4:	b0 90 ba 43 	lds	r11, 0x43BA	; 0x8043ba <_ZL6adx356+0x11>
    40e8:	c0 90 bb 43 	lds	r12, 0x43BB	; 0x8043bb <_ZL6adx356+0x12>
    40ec:	d0 90 bc 43 	lds	r13, 0x43BC	; 0x8043bc <_ZL6adx356+0x13>
    40f0:	e0 90 bd 43 	lds	r14, 0x43BD	; 0x8043bd <_ZL6adx356+0x14>
    40f4:	f0 90 be 43 	lds	r15, 0x43BE	; 0x8043be <_ZL6adx356+0x15>
    40f8:	00 91 bf 43 	lds	r16, 0x43BF	; 0x8043bf <_ZL6adx356+0x16>
    40fc:	10 91 c0 43 	lds	r17, 0x43C0	; 0x8043c0 <_ZL6adx356+0x17>
    4100:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4104:	20 93 b9 43 	sts	0x43B9, r18	; 0x8043b9 <_ZL6adx356+0x10>
    4108:	30 93 ba 43 	sts	0x43BA, r19	; 0x8043ba <_ZL6adx356+0x11>
    410c:	40 93 bb 43 	sts	0x43BB, r20	; 0x8043bb <_ZL6adx356+0x12>
    4110:	50 93 bc 43 	sts	0x43BC, r21	; 0x8043bc <_ZL6adx356+0x13>
    4114:	60 93 bd 43 	sts	0x43BD, r22	; 0x8043bd <_ZL6adx356+0x14>
    4118:	70 93 be 43 	sts	0x43BE, r23	; 0x8043be <_ZL6adx356+0x15>
    411c:	80 93 bf 43 	sts	0x43BF, r24	; 0x8043bf <_ZL6adx356+0x16>
    4120:	90 93 c0 43 	sts	0x43C0, r25	; 0x8043c0 <_ZL6adx356+0x17>
		sum[3] += data[abs(chz)];
    4124:	80 91 f1 43 	lds	r24, 0x43F1	; 0x8043f1 <ads131+0x13>
    4128:	90 91 f2 43 	lds	r25, 0x43F2	; 0x8043f2 <ads131+0x14>
    412c:	a0 91 f3 43 	lds	r26, 0x43F3	; 0x8043f3 <ads131+0x15>
    4130:	b0 91 f4 43 	lds	r27, 0x43F4	; 0x8043f4 <ads131+0x16>
    4134:	6c 01       	movw	r12, r24
    4136:	7d 01       	movw	r14, r26
    4138:	ff 0c       	add	r15, r15
    413a:	cc 08       	sbc	r12, r12
    413c:	dc 2c       	mov	r13, r12
    413e:	76 01       	movw	r14, r12
    4140:	9c 01       	movw	r18, r24
    4142:	ad 01       	movw	r20, r26
    4144:	6c 2d       	mov	r22, r12
    4146:	7c 2d       	mov	r23, r12
    4148:	8c 2d       	mov	r24, r12
    414a:	9c 2d       	mov	r25, r12
    414c:	a0 90 c1 43 	lds	r10, 0x43C1	; 0x8043c1 <_ZL6adx356+0x18>
    4150:	b0 90 c2 43 	lds	r11, 0x43C2	; 0x8043c2 <_ZL6adx356+0x19>
    4154:	c0 90 c3 43 	lds	r12, 0x43C3	; 0x8043c3 <_ZL6adx356+0x1a>
    4158:	d0 90 c4 43 	lds	r13, 0x43C4	; 0x8043c4 <_ZL6adx356+0x1b>
    415c:	e0 90 c5 43 	lds	r14, 0x43C5	; 0x8043c5 <_ZL6adx356+0x1c>
    4160:	f0 90 c6 43 	lds	r15, 0x43C6	; 0x8043c6 <_ZL6adx356+0x1d>
    4164:	00 91 c7 43 	lds	r16, 0x43C7	; 0x8043c7 <_ZL6adx356+0x1e>
    4168:	10 91 c8 43 	lds	r17, 0x43C8	; 0x8043c8 <_ZL6adx356+0x1f>
    416c:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4170:	20 93 c1 43 	sts	0x43C1, r18	; 0x8043c1 <_ZL6adx356+0x18>
    4174:	30 93 c2 43 	sts	0x43C2, r19	; 0x8043c2 <_ZL6adx356+0x19>
    4178:	40 93 c3 43 	sts	0x43C3, r20	; 0x8043c3 <_ZL6adx356+0x1a>
    417c:	50 93 c4 43 	sts	0x43C4, r21	; 0x8043c4 <_ZL6adx356+0x1b>
    4180:	60 93 c5 43 	sts	0x43C5, r22	; 0x8043c5 <_ZL6adx356+0x1c>
    4184:	70 93 c6 43 	sts	0x43C6, r23	; 0x8043c6 <_ZL6adx356+0x1d>
    4188:	80 93 c7 43 	sts	0x43C7, r24	; 0x8043c7 <_ZL6adx356+0x1e>
    418c:	90 93 c8 43 	sts	0x43C8, r25	; 0x8043c8 <_ZL6adx356+0x1f>
		cnt++;
    4190:	80 91 c9 43 	lds	r24, 0x43C9	; 0x8043c9 <_ZL6adx356+0x20>
    4194:	90 91 ca 43 	lds	r25, 0x43CA	; 0x8043ca <_ZL6adx356+0x21>
    4198:	01 96       	adiw	r24, 0x01	; 1
    419a:	80 93 c9 43 	sts	0x43C9, r24	; 0x8043c9 <_ZL6adx356+0x20>
    419e:	90 93 ca 43 	sts	0x43CA, r25	; 0x8043ca <_ZL6adx356+0x21>
		SRHMC.DIRSET = 1 << SRbit;
		Set();
	}
	void SummData(int32_t*data)
	{
		if (srCount > 1)
    41a2:	80 91 5c 43 	lds	r24, 0x435C	; 0x80435c <hmc>
    41a6:	82 30       	cpi	r24, 0x02	; 2
    41a8:	08 f4       	brcc	.+2      	; 0x41ac <__DATA_REGION_LENGTH__+0x1ac>
    41aa:	b6 c1       	rjmp	.+876    	; 0x4518 <__DATA_REGION_LENGTH__+0x518>
	{
		SRHMC.OUTCLR = (1 << SRbit);
	}
	INLN bool IsSet(void)
	{
		return	SRHMC.OUT & (1 << SRbit);
    41ac:	80 91 04 04 	lds	r24, 0x0404	; 0x800404 <__TEXT_REGION_LENGTH__+0x7e0404>
    41b0:	e0 90 e5 43 	lds	r14, 0x43E5	; 0x8043e5 <ads131+0x7>
    41b4:	f0 90 e6 43 	lds	r15, 0x43E6	; 0x8043e6 <ads131+0x8>
    41b8:	00 91 e7 43 	lds	r16, 0x43E7	; 0x8043e7 <ads131+0x9>
    41bc:	10 91 e8 43 	lds	r17, 0x43E8	; 0x8043e8 <ads131+0xa>
    41c0:	40 90 f5 43 	lds	r4, 0x43F5	; 0x8043f5 <ads131+0x17>
    41c4:	50 90 f6 43 	lds	r5, 0x43F6	; 0x8043f6 <ads131+0x18>
    41c8:	60 90 f7 43 	lds	r6, 0x43F7	; 0x8043f7 <ads131+0x19>
    41cc:	70 90 f8 43 	lds	r7, 0x43F8	; 0x8043f8 <ads131+0x1a>
    41d0:	20 91 e9 43 	lds	r18, 0x43E9	; 0x8043e9 <ads131+0xb>
    41d4:	30 91 ea 43 	lds	r19, 0x43EA	; 0x8043ea <ads131+0xc>
    41d8:	40 91 eb 43 	lds	r20, 0x43EB	; 0x8043eb <ads131+0xd>
    41dc:	50 91 ec 43 	lds	r21, 0x43EC	; 0x8043ec <ads131+0xe>
    41e0:	2f 87       	std	Y+15, r18	; 0x0f
    41e2:	38 8b       	std	Y+16, r19	; 0x10
    41e4:	49 8b       	std	Y+17, r20	; 0x11
    41e6:	5a 8b       	std	Y+18, r21	; 0x12
	}
	void SummData(int32_t*data)
	{
		if (srCount > 1)
		{
			if (IsSet()) 
    41e8:	84 ff       	sbrs	r24, 4
    41ea:	fa c0       	rjmp	.+500    	; 0x43e0 <__DATA_REGION_LENGTH__+0x3e0>
			{
				sumPlus[0] += data[abs(chx)];
    41ec:	47 01       	movw	r8, r14
    41ee:	58 01       	movw	r10, r16
    41f0:	bb 0c       	add	r11, r11
    41f2:	88 08       	sbc	r8, r8
    41f4:	98 2c       	mov	r9, r8
    41f6:	54 01       	movw	r10, r8
    41f8:	97 01       	movw	r18, r14
    41fa:	a8 01       	movw	r20, r16
    41fc:	68 2d       	mov	r22, r8
    41fe:	78 2d       	mov	r23, r8
    4200:	88 2d       	mov	r24, r8
    4202:	98 2d       	mov	r25, r8
    4204:	a0 90 5f 43 	lds	r10, 0x435F	; 0x80435f <hmc+0x3>
    4208:	b0 90 60 43 	lds	r11, 0x4360	; 0x804360 <hmc+0x4>
    420c:	c0 90 61 43 	lds	r12, 0x4361	; 0x804361 <hmc+0x5>
    4210:	d0 90 62 43 	lds	r13, 0x4362	; 0x804362 <hmc+0x6>
    4214:	e0 90 63 43 	lds	r14, 0x4363	; 0x804363 <hmc+0x7>
    4218:	f0 90 64 43 	lds	r15, 0x4364	; 0x804364 <hmc+0x8>
    421c:	00 91 65 43 	lds	r16, 0x4365	; 0x804365 <hmc+0x9>
    4220:	10 91 66 43 	lds	r17, 0x4366	; 0x804366 <hmc+0xa>
    4224:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4228:	20 93 5f 43 	sts	0x435F, r18	; 0x80435f <hmc+0x3>
    422c:	30 93 60 43 	sts	0x4360, r19	; 0x804360 <hmc+0x4>
    4230:	40 93 61 43 	sts	0x4361, r20	; 0x804361 <hmc+0x5>
    4234:	50 93 62 43 	sts	0x4362, r21	; 0x804362 <hmc+0x6>
    4238:	60 93 63 43 	sts	0x4363, r22	; 0x804363 <hmc+0x7>
    423c:	70 93 64 43 	sts	0x4364, r23	; 0x804364 <hmc+0x8>
    4240:	80 93 65 43 	sts	0x4365, r24	; 0x804365 <hmc+0x9>
    4244:	90 93 66 43 	sts	0x4366, r25	; 0x804366 <hmc+0xa>
				sumPlus[1] += data[abs(chy)];
    4248:	73 01       	movw	r14, r6
    424a:	62 01       	movw	r12, r4
    424c:	ff 0c       	add	r15, r15
    424e:	cc 08       	sbc	r12, r12
    4250:	dc 2c       	mov	r13, r12
    4252:	76 01       	movw	r14, r12
    4254:	92 01       	movw	r18, r4
    4256:	a3 01       	movw	r20, r6
    4258:	6c 2d       	mov	r22, r12
    425a:	7c 2d       	mov	r23, r12
    425c:	8c 2d       	mov	r24, r12
    425e:	9c 2d       	mov	r25, r12
    4260:	a0 90 67 43 	lds	r10, 0x4367	; 0x804367 <hmc+0xb>
    4264:	b0 90 68 43 	lds	r11, 0x4368	; 0x804368 <hmc+0xc>
    4268:	c0 90 69 43 	lds	r12, 0x4369	; 0x804369 <hmc+0xd>
    426c:	d0 90 6a 43 	lds	r13, 0x436A	; 0x80436a <hmc+0xe>
    4270:	e0 90 6b 43 	lds	r14, 0x436B	; 0x80436b <hmc+0xf>
    4274:	f0 90 6c 43 	lds	r15, 0x436C	; 0x80436c <hmc+0x10>
    4278:	00 91 6d 43 	lds	r16, 0x436D	; 0x80436d <hmc+0x11>
    427c:	10 91 6e 43 	lds	r17, 0x436E	; 0x80436e <hmc+0x12>
    4280:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4284:	20 93 67 43 	sts	0x4367, r18	; 0x804367 <hmc+0xb>
    4288:	30 93 68 43 	sts	0x4368, r19	; 0x804368 <hmc+0xc>
    428c:	40 93 69 43 	sts	0x4369, r20	; 0x804369 <hmc+0xd>
    4290:	50 93 6a 43 	sts	0x436A, r21	; 0x80436a <hmc+0xe>
    4294:	60 93 6b 43 	sts	0x436B, r22	; 0x80436b <hmc+0xf>
    4298:	70 93 6c 43 	sts	0x436C, r23	; 0x80436c <hmc+0x10>
    429c:	80 93 6d 43 	sts	0x436D, r24	; 0x80436d <hmc+0x11>
    42a0:	90 93 6e 43 	sts	0x436E, r25	; 0x80436e <hmc+0x12>
				sumPlus[2] += data[abs(chz)];
    42a4:	cf 84       	ldd	r12, Y+15	; 0x0f
    42a6:	d8 88       	ldd	r13, Y+16	; 0x10
    42a8:	e9 88       	ldd	r14, Y+17	; 0x11
    42aa:	fa 88       	ldd	r15, Y+18	; 0x12
    42ac:	ff 0c       	add	r15, r15
    42ae:	cc 08       	sbc	r12, r12
    42b0:	dc 2c       	mov	r13, r12
    42b2:	76 01       	movw	r14, r12
    42b4:	2f 85       	ldd	r18, Y+15	; 0x0f
    42b6:	38 89       	ldd	r19, Y+16	; 0x10
    42b8:	49 89       	ldd	r20, Y+17	; 0x11
    42ba:	5a 89       	ldd	r21, Y+18	; 0x12
    42bc:	6c 2d       	mov	r22, r12
    42be:	7c 2d       	mov	r23, r12
    42c0:	8c 2d       	mov	r24, r12
    42c2:	9c 2d       	mov	r25, r12
    42c4:	a0 90 6f 43 	lds	r10, 0x436F	; 0x80436f <hmc+0x13>
    42c8:	b0 90 70 43 	lds	r11, 0x4370	; 0x804370 <hmc+0x14>
    42cc:	c0 90 71 43 	lds	r12, 0x4371	; 0x804371 <hmc+0x15>
    42d0:	d0 90 72 43 	lds	r13, 0x4372	; 0x804372 <hmc+0x16>
    42d4:	e0 90 73 43 	lds	r14, 0x4373	; 0x804373 <hmc+0x17>
    42d8:	f0 90 74 43 	lds	r15, 0x4374	; 0x804374 <hmc+0x18>
    42dc:	00 91 75 43 	lds	r16, 0x4375	; 0x804375 <hmc+0x19>
    42e0:	10 91 76 43 	lds	r17, 0x4376	; 0x804376 <hmc+0x1a>
    42e4:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    42e8:	20 93 6f 43 	sts	0x436F, r18	; 0x80436f <hmc+0x13>
    42ec:	30 93 70 43 	sts	0x4370, r19	; 0x804370 <hmc+0x14>
    42f0:	40 93 71 43 	sts	0x4371, r20	; 0x804371 <hmc+0x15>
    42f4:	50 93 72 43 	sts	0x4372, r21	; 0x804372 <hmc+0x16>
    42f8:	60 93 73 43 	sts	0x4373, r22	; 0x804373 <hmc+0x17>
    42fc:	70 93 74 43 	sts	0x4374, r23	; 0x804374 <hmc+0x18>
    4300:	80 93 75 43 	sts	0x4375, r24	; 0x804375 <hmc+0x19>
    4304:	90 93 76 43 	sts	0x4376, r25	; 0x804376 <hmc+0x1a>
				cntPlus++;
    4308:	80 91 5d 43 	lds	r24, 0x435D	; 0x80435d <hmc+0x1>
    430c:	8f 5f       	subi	r24, 0xFF	; 255
    430e:	80 93 5d 43 	sts	0x435D, r24	; 0x80435d <hmc+0x1>
		if (ads131.checkDataReady())
		{
			ads131.DataReadyHandler();
			adx356.SummData(&ads131.data[0]);
			hmc.SummData(&ads131.data[0]);
			WdrADC++;
    4312:	80 91 4e 42 	lds	r24, 0x424E	; 0x80424e <_ZL6WdrADC>
    4316:	8f 5f       	subi	r24, 0xFF	; 255
    4318:	80 93 4e 42 	sts	0x424E, r24	; 0x80424e <_ZL6WdrADC>
		}

		ResetFunction = 55;
    431c:	77 e3       	ldi	r23, 0x37	; 55
    431e:	70 93 5d 44 	sts	0x445D, r23	; 0x80445d <__bss_end>
		ltc2942c::TWIHandler();
    4322:	0e 94 b2 1b 	call	0x3764	; 0x3764 <_ZN8ltc2942c10TWIHandlerEv>
		ResetFunction = 0;
    4326:	10 92 5d 44 	sts	0x445D, r1	; 0x80445d <__bss_end>
		
		if (!eep.Busy() && Clock.IsQzErr())
    432a:	ef 9b       	sbis	0x1d, 7	; 29
    432c:	42 c2       	rjmp	.+1156   	; 0x47b2 <__DATA_REGION_LENGTH__+0x7b2>
	{
		return (clkSel == CLKRTC)? 69 : 64;
	}
	INLN bool checkReadyTik(void)
	{
		if (GPR.GPR0 & 0x40)
    432e:	e6 99       	sbic	0x1c, 6	; 28
    4330:	99 c2       	rjmp	.+1330   	; 0x4864 <__DATA_REGION_LENGTH__+0x864>
		
	}

	INLN bool checkReady2Sec(void)
	{
		if (GPR.GPR0 & 0x80)
    4332:	e7 99       	sbic	0x1c, 7	; 28
    4334:	45 c3       	rjmp	.+1674   	; 0x49c0 <__DATA_REGION_LENGTH__+0x9c0>
	}
	
	INLN bool checkReadyRxD(void)
	{
		
		if (GPR.GPR0 & (1 << usartNo))
    4336:	e2 9b       	sbis	0x1c, 2	; 28
    4338:	b4 cd       	rjmp	.-1176   	; 0x3ea2 <main+0x3d6>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    433a:	e2 98       	cbi	0x1c, 2	; 28
		{
			#ifdef BT2
			 if ((Com.Count > 3) && ((Com.buf[0] == ADDRESS_PROCESSOR) || (Com.buf[0] == 0xFF)) && (crc16(Com.buf, Com.Count) == 0))
			#else
			 uint8_t tmp = Com.buf[0] & 0xF0;
			 if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    433c:	60 91 4a 42 	lds	r22, 0x424A	; 0x80424a <serial2+0x100>
    4340:	63 30       	cpi	r22, 0x03	; 3
    4342:	08 f4       	brcc	.+2      	; 0x4346 <__DATA_REGION_LENGTH__+0x346>
    4344:	ac cd       	rjmp	.-1192   	; 0x3e9e <main+0x3d2>
		if (Com.checkReadyRxD())
		{
			#ifdef BT2
			 if ((Com.Count > 3) && ((Com.buf[0] == ADDRESS_PROCESSOR) || (Com.buf[0] == 0xFF)) && (crc16(Com.buf, Com.Count) == 0))
			#else
			 uint8_t tmp = Com.buf[0] & 0xF0;
    4346:	80 91 4a 41 	lds	r24, 0x414A	; 0x80414a <serial2>
    434a:	80 7f       	andi	r24, 0xF0	; 240
			 if ((Com.Count > 2) && ((tmp == ADDRESS) || (tmp == 0xF0)) && (crc16(Com.buf, Com.Count) == 0))
    434c:	80 33       	cpi	r24, 0x30	; 48
    434e:	09 f0       	breq	.+2      	; 0x4352 <__DATA_REGION_LENGTH__+0x352>
    4350:	a3 cd       	rjmp	.-1210   	; 0x3e98 <main+0x3cc>
    4352:	8a e4       	ldi	r24, 0x4A	; 74
    4354:	91 e4       	ldi	r25, 0x41	; 65
    4356:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
    435a:	bc 01       	movw	r22, r24
    435c:	89 2b       	or	r24, r25
    435e:	09 f0       	breq	.+2      	; 0x4362 <__DATA_REGION_LENGTH__+0x362>
    4360:	9e cd       	rjmp	.-1220   	; 0x3e9e <main+0x3d2>
			#endif
			{
				if (TurboTimer > 0) TurboTimer = 4;
    4362:	80 91 50 42 	lds	r24, 0x4250	; 0x804250 <_ZL10TurboTimer>
    4366:	88 23       	and	r24, r24
    4368:	19 f0       	breq	.+6      	; 0x4370 <__DATA_REGION_LENGTH__+0x370>
    436a:	84 e0       	ldi	r24, 0x04	; 4
    436c:	80 93 50 42 	sts	0x4250, r24	; 0x804250 <_ZL10TurboTimer>
	TurboTimer = 0;
}

static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
    4370:	90 91 4a 41 	lds	r25, 0x414A	; 0x80414a <serial2>
    4374:	98 33       	cpi	r25, 0x38	; 56
    4376:	11 f4       	brne	.+4      	; 0x437c <__DATA_REGION_LENGTH__+0x37c>
    4378:	0c 94 94 2d 	jmp	0x5b28	; 0x5b28 <__DATA_REGION_LENGTH__+0x1b28>
    437c:	10 f0       	brcs	.+4      	; 0x4382 <__DATA_REGION_LENGTH__+0x382>
    437e:	0c 94 45 2c 	jmp	0x588a	; 0x588a <__DATA_REGION_LENGTH__+0x188a>
    4382:	95 33       	cpi	r25, 0x35	; 53
    4384:	11 f4       	brne	.+4      	; 0x438a <__DATA_REGION_LENGTH__+0x38a>
    4386:	0c 94 62 30 	jmp	0x60c4	; 0x60c4 <__DATA_REGION_LENGTH__+0x20c4>
    438a:	10 f0       	brcs	.+4      	; 0x4390 <__DATA_REGION_LENGTH__+0x390>
    438c:	0c 94 3d 2c 	jmp	0x587a	; 0x587a <__DATA_REGION_LENGTH__+0x187a>
    4390:	91 33       	cpi	r25, 0x31	; 49
    4392:	11 f4       	brne	.+4      	; 0x4398 <__DATA_REGION_LENGTH__+0x398>
    4394:	0c 94 ef 2d 	jmp	0x5bde	; 0x5bde <__DATA_REGION_LENGTH__+0x1bde>
    4398:	92 33       	cpi	r25, 0x32	; 50
    439a:	11 f4       	brne	.+4      	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
    439c:	0c 94 85 32 	jmp	0x650a	; 0x650a <__DATA_REGION_LENGTH__+0x250a>
		///    GPR.GPR0 == 0  
		if (GPR.GPR0 == 0)
		{
			/// GPR.GPR1 - uarts lock  -  ,     IDLE
			if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
			else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1; 
    43a0:	73 e0       	ldi	r23, 0x03	; 3
    43a2:	27 2e       	mov	r2, r23
    43a4:	7c cd       	rjmp	.-1288   	; 0x3e9e <main+0x3d2>
		///           2s ticks		
		///    GPR.GPR0 == 0  
		if (GPR.GPR0 == 0)
		{
			/// GPR.GPR1 - uarts lock  -  ,     IDLE
			if (GPR.GPR1) SLPCTRL.CTRLA = SLPCTRL_SMODE_IDLE_gc | 1;
    43a6:	8d b3       	in	r24, 0x1d	; 29
    43a8:	88 23       	and	r24, r24
    43aa:	21 f0       	breq	.+8      	; 0x43b4 <__DATA_REGION_LENGTH__+0x3b4>
    43ac:	f1 e0       	ldi	r31, 0x01	; 1
    43ae:	f0 93 50 00 	sts	0x0050, r31	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
    43b2:	02 c0       	rjmp	.+4      	; 0x43b8 <__DATA_REGION_LENGTH__+0x3b8>
			else SLPCTRL.CTRLA = SLPCTRL_SMODE_STDBY_gc | 1; 
    43b4:	20 92 50 00 	sts	0x0050, r2	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
			
		    //PORTD.OUTCLR = 1 << 1;
			// 
			sleep_cpu();			
    43b8:	88 95       	sleep
    43ba:	77 cd       	rjmp	.-1298   	; 0x3eaa <main+0x3de>
			ptr += 3;
		}
		if (UserCmd)
		{
			uint8_t s = UserCmd;
			UserCmd = 0;
    43bc:	10 92 de 43 	sts	0x43DE, r1	; 0x8043de <ads131>
			if (cbf)
    43c0:	e0 91 df 43 	lds	r30, 0x43DF	; 0x8043df <ads131+0x1>
    43c4:	f0 91 e0 43 	lds	r31, 0x43E0	; 0x8043e0 <ads131+0x2>
    43c8:	30 97       	sbiw	r30, 0x00	; 0
    43ca:	29 f0       	breq	.+10     	; 0x43d6 <__DATA_REGION_LENGTH__+0x3d6>
			{
				cbf(s);
    43cc:	09 95       	icall
				cbf =0;
    43ce:	10 92 df 43 	sts	0x43DF, r1	; 0x8043df <ads131+0x1>
    43d2:	10 92 e0 43 	sts	0x43E0, r1	; 0x8043e0 <ads131+0x2>
			}
			Uart.buf[0] = 0;
    43d6:	10 92 80 40 	sts	0x4080, r1	; 0x804080 <__data_end>
			Uart.buf[1] = 0;			
    43da:	10 92 81 40 	sts	0x4081, r1	; 0x804081 <__data_end+0x1>
    43de:	bd cd       	rjmp	.-1158   	; 0x3f5a <main+0x48e>
			}
			else
			{
				sumMinus[0] -= data[abs(chx)];
    43e0:	b8 01       	movw	r22, r16
    43e2:	a7 01       	movw	r20, r14
    43e4:	77 0f       	add	r23, r23
    43e6:	44 0b       	sbc	r20, r20
    43e8:	54 2f       	mov	r21, r20
    43ea:	ba 01       	movw	r22, r20
    43ec:	4f 8b       	std	Y+23, r20	; 0x17
    43ee:	58 8f       	std	Y+24, r21	; 0x18
    43f0:	69 8f       	std	Y+25, r22	; 0x19
    43f2:	7a 8f       	std	Y+26, r23	; 0x1a
    43f4:	20 91 77 43 	lds	r18, 0x4377	; 0x804377 <hmc+0x1b>
    43f8:	30 91 78 43 	lds	r19, 0x4378	; 0x804378 <hmc+0x1c>
    43fc:	40 91 79 43 	lds	r20, 0x4379	; 0x804379 <hmc+0x1d>
    4400:	50 91 7a 43 	lds	r21, 0x437A	; 0x80437a <hmc+0x1e>
    4404:	60 91 7b 43 	lds	r22, 0x437B	; 0x80437b <hmc+0x1f>
    4408:	70 91 7c 43 	lds	r23, 0x437C	; 0x80437c <hmc+0x20>
    440c:	80 91 7d 43 	lds	r24, 0x437D	; 0x80437d <hmc+0x21>
    4410:	90 91 7e 43 	lds	r25, 0x437E	; 0x80437e <hmc+0x22>
    4414:	57 01       	movw	r10, r14
    4416:	68 01       	movw	r12, r16
    4418:	ef 88       	ldd	r14, Y+23	; 0x17
    441a:	fe 2c       	mov	r15, r14
    441c:	0e 2d       	mov	r16, r14
    441e:	1e 2d       	mov	r17, r14
    4420:	0e 94 ac 35 	call	0x6b58	; 0x6b58 <__subdi3>
    4424:	20 93 77 43 	sts	0x4377, r18	; 0x804377 <hmc+0x1b>
    4428:	30 93 78 43 	sts	0x4378, r19	; 0x804378 <hmc+0x1c>
    442c:	40 93 79 43 	sts	0x4379, r20	; 0x804379 <hmc+0x1d>
    4430:	50 93 7a 43 	sts	0x437A, r21	; 0x80437a <hmc+0x1e>
    4434:	60 93 7b 43 	sts	0x437B, r22	; 0x80437b <hmc+0x1f>
    4438:	70 93 7c 43 	sts	0x437C, r23	; 0x80437c <hmc+0x20>
    443c:	80 93 7d 43 	sts	0x437D, r24	; 0x80437d <hmc+0x21>
    4440:	90 93 7e 43 	sts	0x437E, r25	; 0x80437e <hmc+0x22>
				sumMinus[1] -= data[abs(chy)];
    4444:	c3 01       	movw	r24, r6
    4446:	b2 01       	movw	r22, r4
    4448:	99 0f       	add	r25, r25
    444a:	66 0b       	sbc	r22, r22
    444c:	76 2f       	mov	r23, r22
    444e:	cb 01       	movw	r24, r22
    4450:	6f 8b       	std	Y+23, r22	; 0x17
    4452:	78 8f       	std	Y+24, r23	; 0x18
    4454:	89 8f       	std	Y+25, r24	; 0x19
    4456:	9a 8f       	std	Y+26, r25	; 0x1a
    4458:	20 91 7f 43 	lds	r18, 0x437F	; 0x80437f <hmc+0x23>
    445c:	30 91 80 43 	lds	r19, 0x4380	; 0x804380 <hmc+0x24>
    4460:	40 91 81 43 	lds	r20, 0x4381	; 0x804381 <hmc+0x25>
    4464:	50 91 82 43 	lds	r21, 0x4382	; 0x804382 <hmc+0x26>
    4468:	60 91 83 43 	lds	r22, 0x4383	; 0x804383 <hmc+0x27>
    446c:	70 91 84 43 	lds	r23, 0x4384	; 0x804384 <hmc+0x28>
    4470:	80 91 85 43 	lds	r24, 0x4385	; 0x804385 <hmc+0x29>
    4474:	90 91 86 43 	lds	r25, 0x4386	; 0x804386 <hmc+0x2a>
    4478:	52 01       	movw	r10, r4
    447a:	63 01       	movw	r12, r6
    447c:	ef 88       	ldd	r14, Y+23	; 0x17
    447e:	fe 2c       	mov	r15, r14
    4480:	0e 2d       	mov	r16, r14
    4482:	1e 2d       	mov	r17, r14
    4484:	0e 94 ac 35 	call	0x6b58	; 0x6b58 <__subdi3>
    4488:	20 93 7f 43 	sts	0x437F, r18	; 0x80437f <hmc+0x23>
    448c:	30 93 80 43 	sts	0x4380, r19	; 0x804380 <hmc+0x24>
    4490:	40 93 81 43 	sts	0x4381, r20	; 0x804381 <hmc+0x25>
    4494:	50 93 82 43 	sts	0x4382, r21	; 0x804382 <hmc+0x26>
    4498:	60 93 83 43 	sts	0x4383, r22	; 0x804383 <hmc+0x27>
    449c:	70 93 84 43 	sts	0x4384, r23	; 0x804384 <hmc+0x28>
    44a0:	80 93 85 43 	sts	0x4385, r24	; 0x804385 <hmc+0x29>
    44a4:	90 93 86 43 	sts	0x4386, r25	; 0x804386 <hmc+0x2a>
				sumMinus[2] -= data[abs(chz)];
    44a8:	4f 84       	ldd	r4, Y+15	; 0x0f
    44aa:	58 88       	ldd	r5, Y+16	; 0x10
    44ac:	69 88       	ldd	r6, Y+17	; 0x11
    44ae:	7a 88       	ldd	r7, Y+18	; 0x12
    44b0:	77 0c       	add	r7, r7
    44b2:	44 08       	sbc	r4, r4
    44b4:	54 2c       	mov	r5, r4
    44b6:	32 01       	movw	r6, r4
    44b8:	20 91 87 43 	lds	r18, 0x4387	; 0x804387 <hmc+0x2b>
    44bc:	30 91 88 43 	lds	r19, 0x4388	; 0x804388 <hmc+0x2c>
    44c0:	40 91 89 43 	lds	r20, 0x4389	; 0x804389 <hmc+0x2d>
    44c4:	50 91 8a 43 	lds	r21, 0x438A	; 0x80438a <hmc+0x2e>
    44c8:	60 91 8b 43 	lds	r22, 0x438B	; 0x80438b <hmc+0x2f>
    44cc:	70 91 8c 43 	lds	r23, 0x438C	; 0x80438c <hmc+0x30>
    44d0:	80 91 8d 43 	lds	r24, 0x438D	; 0x80438d <hmc+0x31>
    44d4:	90 91 8e 43 	lds	r25, 0x438E	; 0x80438e <hmc+0x32>
    44d8:	af 84       	ldd	r10, Y+15	; 0x0f
    44da:	b8 88       	ldd	r11, Y+16	; 0x10
    44dc:	c9 88       	ldd	r12, Y+17	; 0x11
    44de:	da 88       	ldd	r13, Y+18	; 0x12
    44e0:	e4 2c       	mov	r14, r4
    44e2:	f4 2c       	mov	r15, r4
    44e4:	04 2d       	mov	r16, r4
    44e6:	14 2d       	mov	r17, r4
    44e8:	0e 94 ac 35 	call	0x6b58	; 0x6b58 <__subdi3>
    44ec:	20 93 87 43 	sts	0x4387, r18	; 0x804387 <hmc+0x2b>
    44f0:	30 93 88 43 	sts	0x4388, r19	; 0x804388 <hmc+0x2c>
    44f4:	40 93 89 43 	sts	0x4389, r20	; 0x804389 <hmc+0x2d>
    44f8:	50 93 8a 43 	sts	0x438A, r21	; 0x80438a <hmc+0x2e>
    44fc:	60 93 8b 43 	sts	0x438B, r22	; 0x80438b <hmc+0x2f>
    4500:	70 93 8c 43 	sts	0x438C, r23	; 0x80438c <hmc+0x30>
    4504:	80 93 8d 43 	sts	0x438D, r24	; 0x80438d <hmc+0x31>
    4508:	90 93 8e 43 	sts	0x438E, r25	; 0x80438e <hmc+0x32>
				cntMinus++;
    450c:	80 91 5e 43 	lds	r24, 0x435E	; 0x80435e <hmc+0x2>
    4510:	8f 5f       	subi	r24, 0xFF	; 255
    4512:	80 93 5e 43 	sts	0x435E, r24	; 0x80435e <hmc+0x2>
    4516:	fd ce       	rjmp	.-518    	; 0x4312 <__DATA_REGION_LENGTH__+0x312>
			}
		}
		else if ((srCount == 0)&&(cntMinus>0)&&(cntPlus>0))
    4518:	81 11       	cpse	r24, r1
    451a:	fb ce       	rjmp	.-522    	; 0x4312 <__DATA_REGION_LENGTH__+0x312>
    451c:	e0 91 5e 43 	lds	r30, 0x435E	; 0x80435e <hmc+0x2>
    4520:	ee 23       	and	r30, r30
    4522:	09 f4       	brne	.+2      	; 0x4526 <__DATA_REGION_LENGTH__+0x526>
    4524:	f6 ce       	rjmp	.-532    	; 0x4312 <__DATA_REGION_LENGTH__+0x312>
    4526:	80 91 5d 43 	lds	r24, 0x435D	; 0x80435d <hmc+0x1>
    452a:	88 23       	and	r24, r24
    452c:	09 f4       	brne	.+2      	; 0x4530 <__DATA_REGION_LENGTH__+0x530>
    452e:	f1 ce       	rjmp	.-542    	; 0x4312 <__DATA_REGION_LENGTH__+0x312>
		{
			if(cntMinus==cntPlus)
    4530:	e8 13       	cpse	r30, r24
    4532:	da c0       	rjmp	.+436    	; 0x46e8 <__DATA_REGION_LENGTH__+0x6e8>
			{
				sum[0] += sumPlus[0] + sumMinus[0];
    4534:	20 91 5f 43 	lds	r18, 0x435F	; 0x80435f <hmc+0x3>
    4538:	30 91 60 43 	lds	r19, 0x4360	; 0x804360 <hmc+0x4>
    453c:	40 91 61 43 	lds	r20, 0x4361	; 0x804361 <hmc+0x5>
    4540:	50 91 62 43 	lds	r21, 0x4362	; 0x804362 <hmc+0x6>
    4544:	60 91 63 43 	lds	r22, 0x4363	; 0x804363 <hmc+0x7>
    4548:	70 91 64 43 	lds	r23, 0x4364	; 0x804364 <hmc+0x8>
    454c:	80 91 65 43 	lds	r24, 0x4365	; 0x804365 <hmc+0x9>
    4550:	90 91 66 43 	lds	r25, 0x4366	; 0x804366 <hmc+0xa>
    4554:	a0 90 77 43 	lds	r10, 0x4377	; 0x804377 <hmc+0x1b>
    4558:	b0 90 78 43 	lds	r11, 0x4378	; 0x804378 <hmc+0x1c>
    455c:	c0 90 79 43 	lds	r12, 0x4379	; 0x804379 <hmc+0x1d>
    4560:	d0 90 7a 43 	lds	r13, 0x437A	; 0x80437a <hmc+0x1e>
    4564:	e0 90 7b 43 	lds	r14, 0x437B	; 0x80437b <hmc+0x1f>
    4568:	f0 90 7c 43 	lds	r15, 0x437C	; 0x80437c <hmc+0x20>
    456c:	00 91 7d 43 	lds	r16, 0x437D	; 0x80437d <hmc+0x21>
    4570:	10 91 7e 43 	lds	r17, 0x437E	; 0x80437e <hmc+0x22>
    4574:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4578:	a0 90 8f 43 	lds	r10, 0x438F	; 0x80438f <hmc+0x33>
    457c:	b0 90 90 43 	lds	r11, 0x4390	; 0x804390 <hmc+0x34>
    4580:	c0 90 91 43 	lds	r12, 0x4391	; 0x804391 <hmc+0x35>
    4584:	d0 90 92 43 	lds	r13, 0x4392	; 0x804392 <hmc+0x36>
    4588:	e0 90 93 43 	lds	r14, 0x4393	; 0x804393 <hmc+0x37>
    458c:	f0 90 94 43 	lds	r15, 0x4394	; 0x804394 <hmc+0x38>
    4590:	00 91 95 43 	lds	r16, 0x4395	; 0x804395 <hmc+0x39>
    4594:	10 91 96 43 	lds	r17, 0x4396	; 0x804396 <hmc+0x3a>
    4598:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    459c:	20 93 8f 43 	sts	0x438F, r18	; 0x80438f <hmc+0x33>
    45a0:	30 93 90 43 	sts	0x4390, r19	; 0x804390 <hmc+0x34>
    45a4:	40 93 91 43 	sts	0x4391, r20	; 0x804391 <hmc+0x35>
    45a8:	50 93 92 43 	sts	0x4392, r21	; 0x804392 <hmc+0x36>
    45ac:	60 93 93 43 	sts	0x4393, r22	; 0x804393 <hmc+0x37>
    45b0:	70 93 94 43 	sts	0x4394, r23	; 0x804394 <hmc+0x38>
    45b4:	80 93 95 43 	sts	0x4395, r24	; 0x804395 <hmc+0x39>
    45b8:	90 93 96 43 	sts	0x4396, r25	; 0x804396 <hmc+0x3a>
				sum[1] += sumPlus[1] + sumMinus[1];
    45bc:	20 91 67 43 	lds	r18, 0x4367	; 0x804367 <hmc+0xb>
    45c0:	30 91 68 43 	lds	r19, 0x4368	; 0x804368 <hmc+0xc>
    45c4:	40 91 69 43 	lds	r20, 0x4369	; 0x804369 <hmc+0xd>
    45c8:	50 91 6a 43 	lds	r21, 0x436A	; 0x80436a <hmc+0xe>
    45cc:	60 91 6b 43 	lds	r22, 0x436B	; 0x80436b <hmc+0xf>
    45d0:	70 91 6c 43 	lds	r23, 0x436C	; 0x80436c <hmc+0x10>
    45d4:	80 91 6d 43 	lds	r24, 0x436D	; 0x80436d <hmc+0x11>
    45d8:	90 91 6e 43 	lds	r25, 0x436E	; 0x80436e <hmc+0x12>
    45dc:	a0 90 7f 43 	lds	r10, 0x437F	; 0x80437f <hmc+0x23>
    45e0:	b0 90 80 43 	lds	r11, 0x4380	; 0x804380 <hmc+0x24>
    45e4:	c0 90 81 43 	lds	r12, 0x4381	; 0x804381 <hmc+0x25>
    45e8:	d0 90 82 43 	lds	r13, 0x4382	; 0x804382 <hmc+0x26>
    45ec:	e0 90 83 43 	lds	r14, 0x4383	; 0x804383 <hmc+0x27>
    45f0:	f0 90 84 43 	lds	r15, 0x4384	; 0x804384 <hmc+0x28>
    45f4:	00 91 85 43 	lds	r16, 0x4385	; 0x804385 <hmc+0x29>
    45f8:	10 91 86 43 	lds	r17, 0x4386	; 0x804386 <hmc+0x2a>
    45fc:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4600:	a0 90 97 43 	lds	r10, 0x4397	; 0x804397 <hmc+0x3b>
    4604:	b0 90 98 43 	lds	r11, 0x4398	; 0x804398 <hmc+0x3c>
    4608:	c0 90 99 43 	lds	r12, 0x4399	; 0x804399 <hmc+0x3d>
    460c:	d0 90 9a 43 	lds	r13, 0x439A	; 0x80439a <hmc+0x3e>
    4610:	e0 90 9b 43 	lds	r14, 0x439B	; 0x80439b <hmc+0x3f>
    4614:	f0 90 9c 43 	lds	r15, 0x439C	; 0x80439c <hmc+0x40>
    4618:	00 91 9d 43 	lds	r16, 0x439D	; 0x80439d <hmc+0x41>
    461c:	10 91 9e 43 	lds	r17, 0x439E	; 0x80439e <hmc+0x42>
    4620:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4624:	20 93 97 43 	sts	0x4397, r18	; 0x804397 <hmc+0x3b>
    4628:	30 93 98 43 	sts	0x4398, r19	; 0x804398 <hmc+0x3c>
    462c:	40 93 99 43 	sts	0x4399, r20	; 0x804399 <hmc+0x3d>
    4630:	50 93 9a 43 	sts	0x439A, r21	; 0x80439a <hmc+0x3e>
    4634:	60 93 9b 43 	sts	0x439B, r22	; 0x80439b <hmc+0x3f>
    4638:	70 93 9c 43 	sts	0x439C, r23	; 0x80439c <hmc+0x40>
    463c:	80 93 9d 43 	sts	0x439D, r24	; 0x80439d <hmc+0x41>
    4640:	90 93 9e 43 	sts	0x439E, r25	; 0x80439e <hmc+0x42>
				sum[2] += sumPlus[2] + sumMinus[2];
    4644:	20 91 6f 43 	lds	r18, 0x436F	; 0x80436f <hmc+0x13>
    4648:	30 91 70 43 	lds	r19, 0x4370	; 0x804370 <hmc+0x14>
    464c:	40 91 71 43 	lds	r20, 0x4371	; 0x804371 <hmc+0x15>
    4650:	50 91 72 43 	lds	r21, 0x4372	; 0x804372 <hmc+0x16>
    4654:	60 91 73 43 	lds	r22, 0x4373	; 0x804373 <hmc+0x17>
    4658:	70 91 74 43 	lds	r23, 0x4374	; 0x804374 <hmc+0x18>
    465c:	80 91 75 43 	lds	r24, 0x4375	; 0x804375 <hmc+0x19>
    4660:	90 91 76 43 	lds	r25, 0x4376	; 0x804376 <hmc+0x1a>
    4664:	a0 90 87 43 	lds	r10, 0x4387	; 0x804387 <hmc+0x2b>
    4668:	b0 90 88 43 	lds	r11, 0x4388	; 0x804388 <hmc+0x2c>
    466c:	c0 90 89 43 	lds	r12, 0x4389	; 0x804389 <hmc+0x2d>
    4670:	d0 90 8a 43 	lds	r13, 0x438A	; 0x80438a <hmc+0x2e>
    4674:	e0 90 8b 43 	lds	r14, 0x438B	; 0x80438b <hmc+0x2f>
    4678:	f0 90 8c 43 	lds	r15, 0x438C	; 0x80438c <hmc+0x30>
    467c:	00 91 8d 43 	lds	r16, 0x438D	; 0x80438d <hmc+0x31>
    4680:	10 91 8e 43 	lds	r17, 0x438E	; 0x80438e <hmc+0x32>
    4684:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    4688:	a0 90 9f 43 	lds	r10, 0x439F	; 0x80439f <hmc+0x43>
    468c:	b0 90 a0 43 	lds	r11, 0x43A0	; 0x8043a0 <hmc+0x44>
    4690:	c0 90 a1 43 	lds	r12, 0x43A1	; 0x8043a1 <hmc+0x45>
    4694:	d0 90 a2 43 	lds	r13, 0x43A2	; 0x8043a2 <hmc+0x46>
    4698:	e0 90 a3 43 	lds	r14, 0x43A3	; 0x8043a3 <hmc+0x47>
    469c:	f0 90 a4 43 	lds	r15, 0x43A4	; 0x8043a4 <hmc+0x48>
    46a0:	00 91 a5 43 	lds	r16, 0x43A5	; 0x8043a5 <hmc+0x49>
    46a4:	10 91 a6 43 	lds	r17, 0x43A6	; 0x8043a6 <hmc+0x4a>
    46a8:	0e 94 a3 35 	call	0x6b46	; 0x6b46 <__adddi3>
    46ac:	20 93 9f 43 	sts	0x439F, r18	; 0x80439f <hmc+0x43>
    46b0:	30 93 a0 43 	sts	0x43A0, r19	; 0x8043a0 <hmc+0x44>
    46b4:	40 93 a1 43 	sts	0x43A1, r20	; 0x8043a1 <hmc+0x45>
    46b8:	50 93 a2 43 	sts	0x43A2, r21	; 0x8043a2 <hmc+0x46>
    46bc:	60 93 a3 43 	sts	0x43A3, r22	; 0x8043a3 <hmc+0x47>
    46c0:	70 93 a4 43 	sts	0x43A4, r23	; 0x8043a4 <hmc+0x48>
    46c4:	80 93 a5 43 	sts	0x43A5, r24	; 0x8043a5 <hmc+0x49>
    46c8:	90 93 a6 43 	sts	0x43A6, r25	; 0x8043a6 <hmc+0x4a>
				cnt += (cntMinus)*2;				
    46cc:	30 91 a7 43 	lds	r19, 0x43A7	; 0x8043a7 <hmc+0x4b>
    46d0:	20 91 a8 43 	lds	r18, 0x43A8	; 0x8043a8 <hmc+0x4c>
    46d4:	83 2f       	mov	r24, r19
    46d6:	92 2f       	mov	r25, r18
    46d8:	8e 0f       	add	r24, r30
    46da:	91 1d       	adc	r25, r1
    46dc:	8e 0f       	add	r24, r30
    46de:	91 1d       	adc	r25, r1
    46e0:	80 93 a7 43 	sts	0x43A7, r24	; 0x8043a7 <hmc+0x4b>
    46e4:	90 93 a8 43 	sts	0x43A8, r25	; 0x8043a8 <hmc+0x4c>
			}
			sumPlus[0] = 0;
    46e8:	10 92 5f 43 	sts	0x435F, r1	; 0x80435f <hmc+0x3>
    46ec:	10 92 60 43 	sts	0x4360, r1	; 0x804360 <hmc+0x4>
    46f0:	10 92 61 43 	sts	0x4361, r1	; 0x804361 <hmc+0x5>
    46f4:	10 92 62 43 	sts	0x4362, r1	; 0x804362 <hmc+0x6>
    46f8:	10 92 63 43 	sts	0x4363, r1	; 0x804363 <hmc+0x7>
    46fc:	10 92 64 43 	sts	0x4364, r1	; 0x804364 <hmc+0x8>
    4700:	10 92 65 43 	sts	0x4365, r1	; 0x804365 <hmc+0x9>
    4704:	10 92 66 43 	sts	0x4366, r1	; 0x804366 <hmc+0xa>
			sumPlus[1] = 0;
    4708:	10 92 67 43 	sts	0x4367, r1	; 0x804367 <hmc+0xb>
    470c:	10 92 68 43 	sts	0x4368, r1	; 0x804368 <hmc+0xc>
    4710:	10 92 69 43 	sts	0x4369, r1	; 0x804369 <hmc+0xd>
    4714:	10 92 6a 43 	sts	0x436A, r1	; 0x80436a <hmc+0xe>
    4718:	10 92 6b 43 	sts	0x436B, r1	; 0x80436b <hmc+0xf>
    471c:	10 92 6c 43 	sts	0x436C, r1	; 0x80436c <hmc+0x10>
    4720:	10 92 6d 43 	sts	0x436D, r1	; 0x80436d <hmc+0x11>
    4724:	10 92 6e 43 	sts	0x436E, r1	; 0x80436e <hmc+0x12>
			sumPlus[2] = 0;
    4728:	10 92 6f 43 	sts	0x436F, r1	; 0x80436f <hmc+0x13>
    472c:	10 92 70 43 	sts	0x4370, r1	; 0x804370 <hmc+0x14>
    4730:	10 92 71 43 	sts	0x4371, r1	; 0x804371 <hmc+0x15>
    4734:	10 92 72 43 	sts	0x4372, r1	; 0x804372 <hmc+0x16>
    4738:	10 92 73 43 	sts	0x4373, r1	; 0x804373 <hmc+0x17>
    473c:	10 92 74 43 	sts	0x4374, r1	; 0x804374 <hmc+0x18>
    4740:	10 92 75 43 	sts	0x4375, r1	; 0x804375 <hmc+0x19>
    4744:	10 92 76 43 	sts	0x4376, r1	; 0x804376 <hmc+0x1a>
			sumMinus[0] = 0;
    4748:	10 92 77 43 	sts	0x4377, r1	; 0x804377 <hmc+0x1b>
    474c:	10 92 78 43 	sts	0x4378, r1	; 0x804378 <hmc+0x1c>
    4750:	10 92 79 43 	sts	0x4379, r1	; 0x804379 <hmc+0x1d>
    4754:	10 92 7a 43 	sts	0x437A, r1	; 0x80437a <hmc+0x1e>
    4758:	10 92 7b 43 	sts	0x437B, r1	; 0x80437b <hmc+0x1f>
    475c:	10 92 7c 43 	sts	0x437C, r1	; 0x80437c <hmc+0x20>
    4760:	10 92 7d 43 	sts	0x437D, r1	; 0x80437d <hmc+0x21>
    4764:	10 92 7e 43 	sts	0x437E, r1	; 0x80437e <hmc+0x22>
			sumMinus[1] = 0;
    4768:	10 92 7f 43 	sts	0x437F, r1	; 0x80437f <hmc+0x23>
    476c:	10 92 80 43 	sts	0x4380, r1	; 0x804380 <hmc+0x24>
    4770:	10 92 81 43 	sts	0x4381, r1	; 0x804381 <hmc+0x25>
    4774:	10 92 82 43 	sts	0x4382, r1	; 0x804382 <hmc+0x26>
    4778:	10 92 83 43 	sts	0x4383, r1	; 0x804383 <hmc+0x27>
    477c:	10 92 84 43 	sts	0x4384, r1	; 0x804384 <hmc+0x28>
    4780:	10 92 85 43 	sts	0x4385, r1	; 0x804385 <hmc+0x29>
    4784:	10 92 86 43 	sts	0x4386, r1	; 0x804386 <hmc+0x2a>
			sumMinus[2] = 0;
    4788:	10 92 87 43 	sts	0x4387, r1	; 0x804387 <hmc+0x2b>
    478c:	10 92 88 43 	sts	0x4388, r1	; 0x804388 <hmc+0x2c>
    4790:	10 92 89 43 	sts	0x4389, r1	; 0x804389 <hmc+0x2d>
    4794:	10 92 8a 43 	sts	0x438A, r1	; 0x80438a <hmc+0x2e>
    4798:	10 92 8b 43 	sts	0x438B, r1	; 0x80438b <hmc+0x2f>
    479c:	10 92 8c 43 	sts	0x438C, r1	; 0x80438c <hmc+0x30>
    47a0:	10 92 8d 43 	sts	0x438D, r1	; 0x80438d <hmc+0x31>
    47a4:	10 92 8e 43 	sts	0x438E, r1	; 0x80438e <hmc+0x32>
			cntPlus = cntMinus =0;
    47a8:	10 92 5e 43 	sts	0x435E, r1	; 0x80435e <hmc+0x2>
    47ac:	10 92 5d 43 	sts	0x435D, r1	; 0x80435d <hmc+0x1>
    47b0:	b0 cd       	rjmp	.-1184   	; 0x4312 <__DATA_REGION_LENGTH__+0x312>
	}	
  }
  
   INLN bool IsQzErr(void)
   {
	  if (QzError) 
    47b2:	80 91 dc 43 	lds	r24, 0x43DC	; 0x8043dc <Clock+0x1>
    47b6:	88 23       	and	r24, r24
    47b8:	09 f4       	brne	.+2      	; 0x47bc <__DATA_REGION_LENGTH__+0x7bc>
    47ba:	b9 cd       	rjmp	.-1166   	; 0x432e <__DATA_REGION_LENGTH__+0x32e>
	  {
		  QzError = false;
    47bc:	10 92 dc 43 	sts	0x43DC, r1	; 0x8043dc <Clock+0x1>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    47c0:	ef 99       	sbic	0x1d, 7	; 29
    47c2:	b5 cd       	rjmp	.-1174   	; 0x432e <__DATA_REGION_LENGTH__+0x32e>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    47c4:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    47c6:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    47ca:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    47ce:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    47d2:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    47d6:	80 93 39 44 	sts	0x4439, r24	; 0x804439 <eep>
    47da:	90 93 3a 44 	sts	0x443A, r25	; 0x80443a <eep+0x1>
    47de:	a0 93 3b 44 	sts	0x443B, r26	; 0x80443b <eep+0x2>
    47e2:	b0 93 3c 44 	sts	0x443C, r27	; 0x80443c <eep+0x3>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    47e6:	88 e1       	ldi	r24, 0x18	; 24
    47e8:	94 e1       	ldi	r25, 0x14	; 20
    47ea:	80 93 5b 44 	sts	0x445B, r24	; 0x80445b <eep+0x22>
    47ee:	90 93 5c 44 	sts	0x445C, r25	; 0x80445c <eep+0x23>
		writeN = cnt;
    47f2:	94 e0       	ldi	r25, 0x04	; 4
    47f4:	90 93 59 44 	sts	0x4459, r25	; 0x804459 <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    47f8:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    47fc:	83 70       	andi	r24, 0x03	; 3
    47fe:	e1 f7       	brne	.-8      	; 0x47f8 <__DATA_REGION_LENGTH__+0x7f8>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    4800:	8a e1       	ldi	r24, 0x1A	; 26
    4802:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    4806:	e0 91 5b 44 	lds	r30, 0x445B	; 0x80445b <eep+0x22>
    480a:	f0 91 5c 44 	lds	r31, 0x445C	; 0x80445c <eep+0x23>
    480e:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    4810:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    4814:	83 70       	andi	r24, 0x03	; 3
    4816:	e1 f7       	brne	.-8      	; 0x4810 <__DATA_REGION_LENGTH__+0x810>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    4818:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    481c:	82 e1       	ldi	r24, 0x12	; 18
    481e:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    4822:	80 e0       	ldi	r24, 0x00	; 0
    4824:	90 91 59 44 	lds	r25, 0x4459	; 0x804459 <eep+0x20>
    4828:	89 17       	cp	r24, r25
    482a:	98 f4       	brcc	.+38     	; 0x4852 <__DATA_REGION_LENGTH__+0x852>
    482c:	a0 91 5b 44 	lds	r26, 0x445B	; 0x80445b <eep+0x22>
    4830:	b0 91 5c 44 	lds	r27, 0x445C	; 0x80445c <eep+0x23>
    4834:	9d 01       	movw	r18, r26
    4836:	2f 5f       	subi	r18, 0xFF	; 255
    4838:	3f 4f       	sbci	r19, 0xFF	; 255
    483a:	20 93 5b 44 	sts	0x445B, r18	; 0x80445b <eep+0x22>
    483e:	30 93 5c 44 	sts	0x445C, r19	; 0x80445c <eep+0x23>
    4842:	e8 2f       	mov	r30, r24
    4844:	f0 e0       	ldi	r31, 0x00	; 0
    4846:	e7 5c       	subi	r30, 0xC7	; 199
    4848:	fb 4b       	sbci	r31, 0xBB	; 187
    484a:	90 81       	ld	r25, Z
    484c:	9c 93       	st	X, r25
    484e:	8f 5f       	subi	r24, 0xFF	; 255
    4850:	e9 cf       	rjmp	.-46     	; 0x4824 <__DATA_REGION_LENGTH__+0x824>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    4852:	80 e0       	ldi	r24, 0x00	; 0
    4854:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    4858:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    485a:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    485e:	83 70       	andi	r24, 0x03	; 3
    4860:	e1 f7       	brne	.-8      	; 0x485a <__DATA_REGION_LENGTH__+0x85a>
    4862:	65 cd       	rjmp	.-1334   	; 0x432e <__DATA_REGION_LENGTH__+0x32e>
	}
	INLN bool checkReadyTik(void)
	{
		if (GPR.GPR0 & 0x40)
		{
			GPR.GPR0 &= ~0x40;
    4864:	e6 98       	cbi	0x1c, 6	; 28
		if (inv) PINDIC.OUTSET = 1 << pin;
		else PINDIC.OUTCLR = 1 << pin;		
	}
	void Handler64(uint8_t status)
	{
		if (User) return;
    4866:	80 91 d7 43 	lds	r24, 0x43D7	; 0x8043d7 <Indicator+0xc>
    486a:	81 11       	cpse	r24, r1
    486c:	7b c0       	rjmp	.+246    	; 0x4964 <__DATA_REGION_LENGTH__+0x964>
		uint8_t st = status & 0x3F;
		if (Error3 ||Error2 || Error1)
    486e:	80 91 d8 43 	lds	r24, 0x43D8	; 0x8043d8 <Indicator+0xd>
    4872:	81 11       	cpse	r24, r1
    4874:	4c c0       	rjmp	.+152    	; 0x490e <__DATA_REGION_LENGTH__+0x90e>
    4876:	80 91 d9 43 	lds	r24, 0x43D9	; 0x8043d9 <Indicator+0xe>
    487a:	81 11       	cpse	r24, r1
    487c:	48 c0       	rjmp	.+144    	; 0x490e <__DATA_REGION_LENGTH__+0x90e>
    487e:	80 91 da 43 	lds	r24, 0x43DA	; 0x8043da <Indicator+0xf>
    4882:	81 11       	cpse	r24, r1
    4884:	44 c0       	rjmp	.+136    	; 0x490e <__DATA_REGION_LENGTH__+0x90e>
		else PINDIC.OUTCLR = 1 << pin;		
	}
	void Handler64(uint8_t status)
	{
		if (User) return;
		uint8_t st = status & 0x3F;
    4886:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    488a:	8f 73       	andi	r24, 0x3F	; 63
		//{
			//appTurbo = turbo;
			//if (turbo) data.u64 = IND_ERROR;
			//else appSatate = 0; 
		//}
		else if (appSatate != st)
    488c:	90 91 d6 43 	lds	r25, 0x43D6	; 0x8043d6 <Indicator+0xb>
    4890:	89 17       	cp	r24, r25
    4892:	e9 f1       	breq	.+122    	; 0x490e <__DATA_REGION_LENGTH__+0x90e>
		{
			//data.u64 = IND_ERROR;
			switch(st)
    4894:	82 30       	cpi	r24, 0x02	; 2
    4896:	e1 f0       	breq	.+56     	; 0x48d0 <__DATA_REGION_LENGTH__+0x8d0>
    4898:	28 f4       	brcc	.+10     	; 0x48a4 <__DATA_REGION_LENGTH__+0x8a4>
    489a:	81 30       	cpi	r24, 0x01	; 1
    489c:	89 f5       	brne	.+98     	; 0x4900 <__DATA_REGION_LENGTH__+0x900>
			{
			case  APP_CLEAR_RAM:
			 data.u64 = 0;
    489e:	10 92 cb 43 	sts	0x43CB, r1	; 0x8043cb <Indicator>
    48a2:	19 c0       	rjmp	.+50     	; 0x48d6 <__DATA_REGION_LENGTH__+0x8d6>
			//else appSatate = 0; 
		//}
		else if (appSatate != st)
		{
			//data.u64 = IND_ERROR;
			switch(st)
    48a4:	83 30       	cpi	r24, 0x03	; 3
    48a6:	31 f1       	breq	.+76     	; 0x48f4 <__DATA_REGION_LENGTH__+0x8f4>
    48a8:	84 30       	cpi	r24, 0x04	; 4
    48aa:	51 f5       	brne	.+84     	; 0x4900 <__DATA_REGION_LENGTH__+0x900>
			break;
			case  APP_WORK:
			 data.u64 = IND_2;			
			break;
			case  APP_IDLE:
			 data.u64 = IND_BEGIN;
    48ac:	9f ef       	ldi	r25, 0xFF	; 255
    48ae:	90 93 cb 43 	sts	0x43CB, r25	; 0x8043cb <Indicator>
    48b2:	90 93 cc 43 	sts	0x43CC, r25	; 0x8043cc <Indicator+0x1>
    48b6:	90 93 cd 43 	sts	0x43CD, r25	; 0x8043cd <Indicator+0x2>
    48ba:	90 93 ce 43 	sts	0x43CE, r25	; 0x8043ce <Indicator+0x3>
    48be:	90 93 cf 43 	sts	0x43CF, r25	; 0x8043cf <Indicator+0x4>
    48c2:	90 93 d0 43 	sts	0x43D0, r25	; 0x8043d0 <Indicator+0x5>
    48c6:	90 93 d1 43 	sts	0x43D1, r25	; 0x8043d1 <Indicator+0x6>
    48ca:	90 93 d2 43 	sts	0x43D2, r25	; 0x8043d2 <Indicator+0x7>
    48ce:	18 c0       	rjmp	.+48     	; 0x4900 <__DATA_REGION_LENGTH__+0x900>
			{
			case  APP_CLEAR_RAM:
			 data.u64 = 0;
			break;
			case  APP_DELAY:
              data.u64 = IND_1;
    48d0:	90 ef       	ldi	r25, 0xF0	; 240
    48d2:	90 93 cb 43 	sts	0x43CB, r25	; 0x8043cb <Indicator>
    48d6:	10 92 cc 43 	sts	0x43CC, r1	; 0x8043cc <Indicator+0x1>
    48da:	10 92 cd 43 	sts	0x43CD, r1	; 0x8043cd <Indicator+0x2>
    48de:	10 92 ce 43 	sts	0x43CE, r1	; 0x8043ce <Indicator+0x3>
    48e2:	10 92 cf 43 	sts	0x43CF, r1	; 0x8043cf <Indicator+0x4>
    48e6:	10 92 d0 43 	sts	0x43D0, r1	; 0x8043d0 <Indicator+0x5>
    48ea:	10 92 d1 43 	sts	0x43D1, r1	; 0x8043d1 <Indicator+0x6>
    48ee:	10 92 d2 43 	sts	0x43D2, r1	; 0x8043d2 <Indicator+0x7>
    48f2:	06 c0       	rjmp	.+12     	; 0x4900 <__DATA_REGION_LENGTH__+0x900>
			break;
			case  APP_WORK:
			 data.u64 = IND_2;			
    48f4:	90 ef       	ldi	r25, 0xF0	; 240
    48f6:	90 93 cb 43 	sts	0x43CB, r25	; 0x8043cb <Indicator>
    48fa:	90 93 cc 43 	sts	0x43CC, r25	; 0x8043cc <Indicator+0x1>
    48fe:	ed cf       	rjmp	.-38     	; 0x48da <__DATA_REGION_LENGTH__+0x8da>
			break;
			case  APP_IDLE:
			 data.u64 = IND_BEGIN;
			break;				
			}
			cntCurrent = 7;
    4900:	97 e0       	ldi	r25, 0x07	; 7
    4902:	90 93 d3 43 	sts	0x43D3, r25	; 0x8043d3 <Indicator+0x8>
			indexCurrent = 7;
    4906:	90 93 d4 43 	sts	0x43D4, r25	; 0x8043d4 <Indicator+0x9>
			appSatate = st;
    490a:	80 93 d6 43 	sts	0x43D6, r24	; 0x8043d6 <Indicator+0xb>
		}
		(current &  1)? On(): Off(); 
    490e:	80 91 d5 43 	lds	r24, 0x43D5	; 0x8043d5 <Indicator+0xa>
    4912:	80 ff       	sbrs	r24, 0
    4914:	04 c0       	rjmp	.+8      	; 0x491e <__DATA_REGION_LENGTH__+0x91e>
	{
		PINDIC.OUTTGL = 1 << pin;		
	}
	INLN void On(void)
	{
		if (inv) PINDIC.OUTCLR = 1 << pin;
    4916:	a4 e0       	ldi	r26, 0x04	; 4
    4918:	a0 93 a6 04 	sts	0x04A6, r26	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    491c:	03 c0       	rjmp	.+6      	; 0x4924 <__DATA_REGION_LENGTH__+0x924>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    491e:	b4 e0       	ldi	r27, 0x04	; 4
    4920:	b0 93 a5 04 	sts	0x04A5, r27	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			cntCurrent = 7;
			indexCurrent = 7;
			appSatate = st;
		}
		(current &  1)? On(): Off(); 
		current >>= 1;
    4924:	90 e0       	ldi	r25, 0x00	; 0
    4926:	95 95       	asr	r25
    4928:	87 95       	ror	r24
    492a:	80 93 d5 43 	sts	0x43D5, r24	; 0x8043d5 <Indicator+0xa>
		if (++cntCurrent == 8)
    492e:	80 91 d3 43 	lds	r24, 0x43D3	; 0x8043d3 <Indicator+0x8>
    4932:	8f 5f       	subi	r24, 0xFF	; 255
    4934:	88 30       	cpi	r24, 0x08	; 8
    4936:	19 f0       	breq	.+6      	; 0x493e <__DATA_REGION_LENGTH__+0x93e>
    4938:	80 93 d3 43 	sts	0x43D3, r24	; 0x8043d3 <Indicator+0x8>
    493c:	13 c0       	rjmp	.+38     	; 0x4964 <__DATA_REGION_LENGTH__+0x964>
		{
			cntCurrent = 0;
    493e:	10 92 d3 43 	sts	0x43D3, r1	; 0x8043d3 <Indicator+0x8>
			current = data.B[indexCurrent];
    4942:	80 91 d4 43 	lds	r24, 0x43D4	; 0x8043d4 <Indicator+0x9>
    4946:	e8 2f       	mov	r30, r24
    4948:	f0 e0       	ldi	r31, 0x00	; 0
    494a:	e5 53       	subi	r30, 0x35	; 53
    494c:	fc 4b       	sbci	r31, 0xBC	; 188
    494e:	90 81       	ld	r25, Z
    4950:	90 93 d5 43 	sts	0x43D5, r25	; 0x8043d5 <Indicator+0xa>
			if (++indexCurrent == 8) indexCurrent = 0;
    4954:	8f 5f       	subi	r24, 0xFF	; 255
    4956:	88 30       	cpi	r24, 0x08	; 8
    4958:	19 f0       	breq	.+6      	; 0x4960 <__DATA_REGION_LENGTH__+0x960>
    495a:	80 93 d4 43 	sts	0x43D4, r24	; 0x8043d4 <Indicator+0x9>
    495e:	02 c0       	rjmp	.+4      	; 0x4964 <__DATA_REGION_LENGTH__+0x964>
    4960:	10 92 d4 43 	sts	0x43D4, r1	; 0x8043d4 <Indicator+0x9>
	}
	static void DelayHandler(void)
	{
		//if (!twi.IsBusy())
		{
			switch (StateGetC)
    4964:	80 91 21 44 	lds	r24, 0x4421	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    4968:	82 30       	cpi	r24, 0x02	; 2
    496a:	b9 f0       	breq	.+46     	; 0x499a <__DATA_REGION_LENGTH__+0x99a>
    496c:	84 30       	cpi	r24, 0x04	; 4
    496e:	09 f0       	breq	.+2      	; 0x4972 <__DATA_REGION_LENGTH__+0x972>
    4970:	e0 cc       	rjmp	.-1600   	; 0x4332 <__DATA_REGION_LENGTH__+0x332>
					twi.WriteRead(LTCADR, send, 1, read, 2);
					StateGetC = 3;
				break;
				
				case 4:
					send[0] = T_H;
    4972:	8c e0       	ldi	r24, 0x0C	; 12
    4974:	80 93 36 44 	sts	0x4436, r24	; 0x804436 <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 2);
    4978:	52 e0       	ldi	r21, 0x02	; 2
    497a:	e5 2e       	mov	r14, r21
    497c:	07 e2       	ldi	r16, 0x27	; 39
    497e:	14 e4       	ldi	r17, 0x44	; 68
    4980:	21 e0       	ldi	r18, 0x01	; 1
    4982:	46 e3       	ldi	r20, 0x36	; 54
    4984:	54 e4       	ldi	r21, 0x44	; 68
    4986:	64 e6       	ldi	r22, 0x64	; 100
    4988:	70 e0       	ldi	r23, 0x00	; 0
    498a:	89 e2       	ldi	r24, 0x29	; 41
    498c:	94 e4       	ldi	r25, 0x44	; 68
    498e:	0e 94 80 1b 	call	0x3700	; 0x3700 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 5;
    4992:	85 e0       	ldi	r24, 0x05	; 5
    4994:	80 93 21 44 	sts	0x4421, r24	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    4998:	cc cc       	rjmp	.-1640   	; 0x4332 <__DATA_REGION_LENGTH__+0x332>
		//if (!twi.IsBusy())
		{
			switch (StateGetC)
			{
				case 2:
					send[0] = V_H;
    499a:	88 e0       	ldi	r24, 0x08	; 8
    499c:	80 93 36 44 	sts	0x4436, r24	; 0x804436 <_ZN8ltc2942c4sendE>
					twi.WriteRead(LTCADR, send, 1, read, 2);
    49a0:	62 e0       	ldi	r22, 0x02	; 2
    49a2:	e6 2e       	mov	r14, r22
    49a4:	07 e2       	ldi	r16, 0x27	; 39
    49a6:	14 e4       	ldi	r17, 0x44	; 68
    49a8:	21 e0       	ldi	r18, 0x01	; 1
    49aa:	46 e3       	ldi	r20, 0x36	; 54
    49ac:	54 e4       	ldi	r21, 0x44	; 68
    49ae:	64 e6       	ldi	r22, 0x64	; 100
    49b0:	70 e0       	ldi	r23, 0x00	; 0
    49b2:	89 e2       	ldi	r24, 0x29	; 41
    49b4:	94 e4       	ldi	r25, 0x44	; 68
    49b6:	0e 94 80 1b 	call	0x3700	; 0x3700 <_ZN8twi_im_tILh0ELh2EE9WriteReadEjPhhS1_h>
					StateGetC = 3;
    49ba:	20 92 21 44 	sts	0x4421, r2	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    49be:	b9 cc       	rjmp	.-1678   	; 0x4332 <__DATA_REGION_LENGTH__+0x332>

	INLN bool checkReady2Sec(void)
	{
		if (GPR.GPR0 & 0x80)
		{
			GPR.GPR0 &= ~0x80;
    49c0:	e7 98       	cbi	0x1c, 7	; 28
			ltc2942c::DelayHandler();
			//Incl.handler70ms();
		};
		if (Clock.checkReady2Sec())
		{
			ResetFunction = 10;
    49c2:	8a e0       	ldi	r24, 0x0A	; 10
    49c4:	80 93 5d 44 	sts	0x445D, r24	; 0x80445d <__bss_end>
	}
	uint16_t get(void)
	{
		uint16_t g = TCA.SINGLE.CNT;
    49c8:	e0 91 60 0a 	lds	r30, 0x0A60	; 0x800a60 <__TEXT_REGION_LENGTH__+0x7e0a60>
    49cc:	f0 91 61 0a 	lds	r31, 0x0A61	; 0x800a61 <__TEXT_REGION_LENGTH__+0x7e0a61>
    49d0:	ef 8f       	std	Y+31, r30	; 0x1f
    49d2:	f8 a3       	std	Y+32, r31	; 0x20
		TCA.SINGLE.CNT = 0;
    49d4:	10 92 60 0a 	sts	0x0A60, r1	; 0x800a60 <__TEXT_REGION_LENGTH__+0x7e0a60>
    49d8:	10 92 61 0a 	sts	0x0A61, r1	; 0x800a61 <__TEXT_REGION_LENGTH__+0x7e0a61>

			saveGK = Gk.get();
    49dc:	e0 93 4b 42 	sts	0x424B, r30	; 0x80424b <_ZL6saveGK>
    49e0:	f0 93 4c 42 	sts	0x424C, r31	; 0x80424c <_ZL6saveGK+0x1>
			if ((workData.AppState == APP_WORK) || (TestModeTimer > 0)) UpdateWorkData();
    49e4:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    49e8:	83 30       	cpi	r24, 0x03	; 3
    49ea:	29 f0       	breq	.+10     	; 0x49f6 <__DATA_REGION_LENGTH__+0x9f6>
    49ec:	80 91 4f 42 	lds	r24, 0x424F	; 0x80424f <_ZL13TestModeTimer>
    49f0:	88 23       	and	r24, r24
    49f2:	09 f4       	brne	.+2      	; 0x49f6 <__DATA_REGION_LENGTH__+0x9f6>
    49f4:	7d c4       	rjmp	.+2298   	; 0x52f0 <__DATA_REGION_LENGTH__+0x12f0>
	}
	void ResetSumm(adx356_adc_t* txyz)
	{
		if (cnt == 0) return;
    49f6:	80 91 c9 43 	lds	r24, 0x43C9	; 0x8043c9 <_ZL6adx356+0x20>
    49fa:	90 91 ca 43 	lds	r25, 0x43CA	; 0x8043ca <_ZL6adx356+0x21>
    49fe:	00 97       	sbiw	r24, 0x00	; 0
    4a00:	09 f4       	brne	.+2      	; 0x4a04 <__DATA_REGION_LENGTH__+0xa04>
    4a02:	e9 c0       	rjmp	.+466    	; 0x4bd6 <__DATA_REGION_LENGTH__+0xbd6>
		txyz->T = (((sum[0]/cnt) >> 8)  - 21422)/78.64;
    4a04:	8c 01       	movw	r16, r24
    4a06:	20 e0       	ldi	r18, 0x00	; 0
    4a08:	30 e0       	ldi	r19, 0x00	; 0
    4a0a:	40 e0       	ldi	r20, 0x00	; 0
    4a0c:	50 e0       	ldi	r21, 0x00	; 0
    4a0e:	ba 01       	movw	r22, r20
    4a10:	8f 87       	std	Y+15, r24	; 0x0f
    4a12:	18 8b       	std	Y+16, r17	; 0x10
    4a14:	29 8b       	std	Y+17, r18	; 0x11
    4a16:	3a 8b       	std	Y+18, r19	; 0x12
    4a18:	4b 8b       	std	Y+19, r20	; 0x13
    4a1a:	5c 8b       	std	Y+20, r21	; 0x14
    4a1c:	6d 8b       	std	Y+21, r22	; 0x15
    4a1e:	7e 8b       	std	Y+22, r23	; 0x16
    4a20:	5c 01       	movw	r10, r24
    4a22:	c1 2c       	mov	r12, r1
    4a24:	d1 2c       	mov	r13, r1
    4a26:	e1 2c       	mov	r14, r1
    4a28:	f1 2c       	mov	r15, r1
    4a2a:	00 e0       	ldi	r16, 0x00	; 0
    4a2c:	10 e0       	ldi	r17, 0x00	; 0
    4a2e:	20 91 a9 43 	lds	r18, 0x43A9	; 0x8043a9 <_ZL6adx356>
    4a32:	30 91 aa 43 	lds	r19, 0x43AA	; 0x8043aa <_ZL6adx356+0x1>
    4a36:	40 91 ab 43 	lds	r20, 0x43AB	; 0x8043ab <_ZL6adx356+0x2>
    4a3a:	50 91 ac 43 	lds	r21, 0x43AC	; 0x8043ac <_ZL6adx356+0x3>
    4a3e:	60 91 ad 43 	lds	r22, 0x43AD	; 0x8043ad <_ZL6adx356+0x4>
    4a42:	70 91 ae 43 	lds	r23, 0x43AE	; 0x8043ae <_ZL6adx356+0x5>
    4a46:	80 91 af 43 	lds	r24, 0x43AF	; 0x8043af <_ZL6adx356+0x6>
    4a4a:	90 91 b0 43 	lds	r25, 0x43B0	; 0x8043b0 <_ZL6adx356+0x7>
    4a4e:	0e 94 b6 34 	call	0x696c	; 0x696c <__divdi3>
    4a52:	08 e0       	ldi	r16, 0x08	; 8
    4a54:	0e 94 85 35 	call	0x6b0a	; 0x6b0a <__ashrdi3>
    4a58:	2e 5a       	subi	r18, 0xAE	; 174
    4a5a:	33 45       	sbci	r19, 0x53	; 83
    4a5c:	41 09       	sbc	r20, r1
    4a5e:	51 09       	sbc	r21, r1
    4a60:	61 09       	sbc	r22, r1
    4a62:	71 09       	sbc	r23, r1
    4a64:	81 09       	sbc	r24, r1
    4a66:	91 09       	sbc	r25, r1
    4a68:	0e 94 4e 37 	call	0x6e9c	; 0x6e9c <__floatdisf>
    4a6c:	2e ea       	ldi	r18, 0xAE	; 174
    4a6e:	37 e4       	ldi	r19, 0x47	; 71
    4a70:	4d e9       	ldi	r20, 0x9D	; 157
    4a72:	52 e4       	ldi	r21, 0x42	; 66
    4a74:	0e 94 ad 36 	call	0x6d5a	; 0x6d5a <__divsf3>
    4a78:	60 93 39 40 	sts	0x4039, r22	; 0x804039 <__DATA_REGION_ORIGIN__+0x39>
    4a7c:	70 93 3a 40 	sts	0x403A, r23	; 0x80403a <__DATA_REGION_ORIGIN__+0x3a>
    4a80:	80 93 3b 40 	sts	0x403B, r24	; 0x80403b <__DATA_REGION_ORIGIN__+0x3b>
    4a84:	90 93 3c 40 	sts	0x403C, r25	; 0x80403c <__DATA_REGION_ORIGIN__+0x3c>
		sum[0] = 0;
    4a88:	10 92 a9 43 	sts	0x43A9, r1	; 0x8043a9 <_ZL6adx356>
    4a8c:	10 92 aa 43 	sts	0x43AA, r1	; 0x8043aa <_ZL6adx356+0x1>
    4a90:	10 92 ab 43 	sts	0x43AB, r1	; 0x8043ab <_ZL6adx356+0x2>
    4a94:	10 92 ac 43 	sts	0x43AC, r1	; 0x8043ac <_ZL6adx356+0x3>
    4a98:	10 92 ad 43 	sts	0x43AD, r1	; 0x8043ad <_ZL6adx356+0x4>
    4a9c:	10 92 ae 43 	sts	0x43AE, r1	; 0x8043ae <_ZL6adx356+0x5>
    4aa0:	10 92 af 43 	sts	0x43AF, r1	; 0x8043af <_ZL6adx356+0x6>
    4aa4:	10 92 b0 43 	sts	0x43B0, r1	; 0x8043b0 <_ZL6adx356+0x7>
		txyz->X = (sum[1]/cnt) >> 6;
    4aa8:	00 e0       	ldi	r16, 0x00	; 0
    4aaa:	20 91 b1 43 	lds	r18, 0x43B1	; 0x8043b1 <_ZL6adx356+0x8>
    4aae:	30 91 b2 43 	lds	r19, 0x43B2	; 0x8043b2 <_ZL6adx356+0x9>
    4ab2:	40 91 b3 43 	lds	r20, 0x43B3	; 0x8043b3 <_ZL6adx356+0xa>
    4ab6:	50 91 b4 43 	lds	r21, 0x43B4	; 0x8043b4 <_ZL6adx356+0xb>
    4aba:	60 91 b5 43 	lds	r22, 0x43B5	; 0x8043b5 <_ZL6adx356+0xc>
    4abe:	70 91 b6 43 	lds	r23, 0x43B6	; 0x8043b6 <_ZL6adx356+0xd>
    4ac2:	80 91 b7 43 	lds	r24, 0x43B7	; 0x8043b7 <_ZL6adx356+0xe>
    4ac6:	90 91 b8 43 	lds	r25, 0x43B8	; 0x8043b8 <_ZL6adx356+0xf>
    4aca:	0e 94 b6 34 	call	0x696c	; 0x696c <__divdi3>
    4ace:	06 e0       	ldi	r16, 0x06	; 6
    4ad0:	0e 94 85 35 	call	0x6b0a	; 0x6b0a <__ashrdi3>
    4ad4:	0e 94 4e 37 	call	0x6e9c	; 0x6e9c <__floatdisf>
    4ad8:	60 93 3d 40 	sts	0x403D, r22	; 0x80403d <__DATA_REGION_ORIGIN__+0x3d>
    4adc:	70 93 3e 40 	sts	0x403E, r23	; 0x80403e <__DATA_REGION_ORIGIN__+0x3e>
    4ae0:	80 93 3f 40 	sts	0x403F, r24	; 0x80403f <__DATA_REGION_ORIGIN__+0x3f>
    4ae4:	90 93 40 40 	sts	0x4040, r25	; 0x804040 <__DATA_REGION_ORIGIN__+0x40>
		//txyz->X += 76700;
		if (chx<0)
		{
			txyz->X = -txyz->X;
		}
		sum[1] = 0;
    4ae8:	10 92 b1 43 	sts	0x43B1, r1	; 0x8043b1 <_ZL6adx356+0x8>
    4aec:	10 92 b2 43 	sts	0x43B2, r1	; 0x8043b2 <_ZL6adx356+0x9>
    4af0:	10 92 b3 43 	sts	0x43B3, r1	; 0x8043b3 <_ZL6adx356+0xa>
    4af4:	10 92 b4 43 	sts	0x43B4, r1	; 0x8043b4 <_ZL6adx356+0xb>
    4af8:	10 92 b5 43 	sts	0x43B5, r1	; 0x8043b5 <_ZL6adx356+0xc>
    4afc:	10 92 b6 43 	sts	0x43B6, r1	; 0x8043b6 <_ZL6adx356+0xd>
    4b00:	10 92 b7 43 	sts	0x43B7, r1	; 0x8043b7 <_ZL6adx356+0xe>
    4b04:	10 92 b8 43 	sts	0x43B8, r1	; 0x8043b8 <_ZL6adx356+0xf>
		txyz->Y = (sum[2]/cnt) >> 6;
		//txyz->Y += 76700;
		if (chy<0)
		{
			txyz->Y = -txyz->Y;
    4b08:	00 e0       	ldi	r16, 0x00	; 0
    4b0a:	20 91 b9 43 	lds	r18, 0x43B9	; 0x8043b9 <_ZL6adx356+0x10>
    4b0e:	30 91 ba 43 	lds	r19, 0x43BA	; 0x8043ba <_ZL6adx356+0x11>
    4b12:	40 91 bb 43 	lds	r20, 0x43BB	; 0x8043bb <_ZL6adx356+0x12>
    4b16:	50 91 bc 43 	lds	r21, 0x43BC	; 0x8043bc <_ZL6adx356+0x13>
    4b1a:	60 91 bd 43 	lds	r22, 0x43BD	; 0x8043bd <_ZL6adx356+0x14>
    4b1e:	70 91 be 43 	lds	r23, 0x43BE	; 0x8043be <_ZL6adx356+0x15>
    4b22:	80 91 bf 43 	lds	r24, 0x43BF	; 0x8043bf <_ZL6adx356+0x16>
    4b26:	90 91 c0 43 	lds	r25, 0x43C0	; 0x8043c0 <_ZL6adx356+0x17>
    4b2a:	0e 94 b6 34 	call	0x696c	; 0x696c <__divdi3>
    4b2e:	06 e0       	ldi	r16, 0x06	; 6
    4b30:	0e 94 85 35 	call	0x6b0a	; 0x6b0a <__ashrdi3>
    4b34:	0e 94 4e 37 	call	0x6e9c	; 0x6e9c <__floatdisf>
    4b38:	dc 01       	movw	r26, r24
    4b3a:	cb 01       	movw	r24, r22
    4b3c:	b0 58       	subi	r27, 0x80	; 128
    4b3e:	80 93 41 40 	sts	0x4041, r24	; 0x804041 <__DATA_REGION_ORIGIN__+0x41>
    4b42:	90 93 42 40 	sts	0x4042, r25	; 0x804042 <__DATA_REGION_ORIGIN__+0x42>
    4b46:	a0 93 43 40 	sts	0x4043, r26	; 0x804043 <__DATA_REGION_ORIGIN__+0x43>
    4b4a:	b0 93 44 40 	sts	0x4044, r27	; 0x804044 <__DATA_REGION_ORIGIN__+0x44>
		}
		sum[2] = 0;
    4b4e:	10 92 b9 43 	sts	0x43B9, r1	; 0x8043b9 <_ZL6adx356+0x10>
    4b52:	10 92 ba 43 	sts	0x43BA, r1	; 0x8043ba <_ZL6adx356+0x11>
    4b56:	10 92 bb 43 	sts	0x43BB, r1	; 0x8043bb <_ZL6adx356+0x12>
    4b5a:	10 92 bc 43 	sts	0x43BC, r1	; 0x8043bc <_ZL6adx356+0x13>
    4b5e:	10 92 bd 43 	sts	0x43BD, r1	; 0x8043bd <_ZL6adx356+0x14>
    4b62:	10 92 be 43 	sts	0x43BE, r1	; 0x8043be <_ZL6adx356+0x15>
    4b66:	10 92 bf 43 	sts	0x43BF, r1	; 0x8043bf <_ZL6adx356+0x16>
    4b6a:	10 92 c0 43 	sts	0x43C0, r1	; 0x8043c0 <_ZL6adx356+0x17>
		txyz->Z = (sum[3]/cnt) >> 6;
    4b6e:	00 e0       	ldi	r16, 0x00	; 0
    4b70:	20 91 c1 43 	lds	r18, 0x43C1	; 0x8043c1 <_ZL6adx356+0x18>
    4b74:	30 91 c2 43 	lds	r19, 0x43C2	; 0x8043c2 <_ZL6adx356+0x19>
    4b78:	40 91 c3 43 	lds	r20, 0x43C3	; 0x8043c3 <_ZL6adx356+0x1a>
    4b7c:	50 91 c4 43 	lds	r21, 0x43C4	; 0x8043c4 <_ZL6adx356+0x1b>
    4b80:	60 91 c5 43 	lds	r22, 0x43C5	; 0x8043c5 <_ZL6adx356+0x1c>
    4b84:	70 91 c6 43 	lds	r23, 0x43C6	; 0x8043c6 <_ZL6adx356+0x1d>
    4b88:	80 91 c7 43 	lds	r24, 0x43C7	; 0x8043c7 <_ZL6adx356+0x1e>
    4b8c:	90 91 c8 43 	lds	r25, 0x43C8	; 0x8043c8 <_ZL6adx356+0x1f>
    4b90:	0e 94 b6 34 	call	0x696c	; 0x696c <__divdi3>
    4b94:	06 e0       	ldi	r16, 0x06	; 6
    4b96:	0e 94 85 35 	call	0x6b0a	; 0x6b0a <__ashrdi3>
    4b9a:	0e 94 4e 37 	call	0x6e9c	; 0x6e9c <__floatdisf>
    4b9e:	60 93 45 40 	sts	0x4045, r22	; 0x804045 <__DATA_REGION_ORIGIN__+0x45>
    4ba2:	70 93 46 40 	sts	0x4046, r23	; 0x804046 <__DATA_REGION_ORIGIN__+0x46>
    4ba6:	80 93 47 40 	sts	0x4047, r24	; 0x804047 <__DATA_REGION_ORIGIN__+0x47>
    4baa:	90 93 48 40 	sts	0x4048, r25	; 0x804048 <__DATA_REGION_ORIGIN__+0x48>
		//txyz->Z += 76700;
		if (chz<0)
		{
			txyz->Z = -txyz->Z;
		}
		sum[3] = 0;
    4bae:	10 92 c1 43 	sts	0x43C1, r1	; 0x8043c1 <_ZL6adx356+0x18>
    4bb2:	10 92 c2 43 	sts	0x43C2, r1	; 0x8043c2 <_ZL6adx356+0x19>
    4bb6:	10 92 c3 43 	sts	0x43C3, r1	; 0x8043c3 <_ZL6adx356+0x1a>
    4bba:	10 92 c4 43 	sts	0x43C4, r1	; 0x8043c4 <_ZL6adx356+0x1b>
    4bbe:	10 92 c5 43 	sts	0x43C5, r1	; 0x8043c5 <_ZL6adx356+0x1c>
    4bc2:	10 92 c6 43 	sts	0x43C6, r1	; 0x8043c6 <_ZL6adx356+0x1d>
    4bc6:	10 92 c7 43 	sts	0x43C7, r1	; 0x8043c7 <_ZL6adx356+0x1e>
    4bca:	10 92 c8 43 	sts	0x43C8, r1	; 0x8043c8 <_ZL6adx356+0x1f>
		cnt =0;
    4bce:	10 92 c9 43 	sts	0x43C9, r1	; 0x8043c9 <_ZL6adx356+0x20>
    4bd2:	10 92 ca 43 	sts	0x43CA, r1	; 0x8043ca <_ZL6adx356+0x21>
		}
	}
	INLN void ResetSumm(float* xyz)
	{
		if (cnt == 0) return;	
    4bd6:	80 91 a7 43 	lds	r24, 0x43A7	; 0x8043a7 <hmc+0x4b>
    4bda:	90 91 a8 43 	lds	r25, 0x43A8	; 0x8043a8 <hmc+0x4c>
    4bde:	00 97       	sbiw	r24, 0x00	; 0
    4be0:	09 f4       	brne	.+2      	; 0x4be4 <__DATA_REGION_LENGTH__+0xbe4>
    4be2:	9f c0       	rjmp	.+318    	; 0x4d22 <__DATA_REGION_LENGTH__+0xd22>
		if (chx > 0) xyz[0] = sum[0]/cnt;
    4be4:	8c 01       	movw	r16, r24
    4be6:	20 e0       	ldi	r18, 0x00	; 0
    4be8:	30 e0       	ldi	r19, 0x00	; 0
    4bea:	40 e0       	ldi	r20, 0x00	; 0
    4bec:	50 e0       	ldi	r21, 0x00	; 0
    4bee:	ba 01       	movw	r22, r20
    4bf0:	8f 87       	std	Y+15, r24	; 0x0f
    4bf2:	18 8b       	std	Y+16, r17	; 0x10
    4bf4:	29 8b       	std	Y+17, r18	; 0x11
    4bf6:	3a 8b       	std	Y+18, r19	; 0x12
    4bf8:	4b 8b       	std	Y+19, r20	; 0x13
    4bfa:	5c 8b       	std	Y+20, r21	; 0x14
    4bfc:	6d 8b       	std	Y+21, r22	; 0x15
    4bfe:	7e 8b       	std	Y+22, r23	; 0x16
    4c00:	5c 01       	movw	r10, r24
    4c02:	c1 2c       	mov	r12, r1
    4c04:	d1 2c       	mov	r13, r1
    4c06:	e1 2c       	mov	r14, r1
    4c08:	f1 2c       	mov	r15, r1
    4c0a:	00 e0       	ldi	r16, 0x00	; 0
    4c0c:	10 e0       	ldi	r17, 0x00	; 0
    4c0e:	20 91 8f 43 	lds	r18, 0x438F	; 0x80438f <hmc+0x33>
    4c12:	30 91 90 43 	lds	r19, 0x4390	; 0x804390 <hmc+0x34>
    4c16:	40 91 91 43 	lds	r20, 0x4391	; 0x804391 <hmc+0x35>
    4c1a:	50 91 92 43 	lds	r21, 0x4392	; 0x804392 <hmc+0x36>
    4c1e:	60 91 93 43 	lds	r22, 0x4393	; 0x804393 <hmc+0x37>
    4c22:	70 91 94 43 	lds	r23, 0x4394	; 0x804394 <hmc+0x38>
    4c26:	80 91 95 43 	lds	r24, 0x4395	; 0x804395 <hmc+0x39>
    4c2a:	90 91 96 43 	lds	r25, 0x4396	; 0x804396 <hmc+0x3a>
    4c2e:	0e 94 b6 34 	call	0x696c	; 0x696c <__divdi3>
    4c32:	0e 94 4e 37 	call	0x6e9c	; 0x6e9c <__floatdisf>
    4c36:	60 93 49 40 	sts	0x4049, r22	; 0x804049 <__DATA_REGION_ORIGIN__+0x49>
    4c3a:	70 93 4a 40 	sts	0x404A, r23	; 0x80404a <__DATA_REGION_ORIGIN__+0x4a>
    4c3e:	80 93 4b 40 	sts	0x404B, r24	; 0x80404b <__DATA_REGION_ORIGIN__+0x4b>
    4c42:	90 93 4c 40 	sts	0x404C, r25	; 0x80404c <__DATA_REGION_ORIGIN__+0x4c>
		else xyz[0] = -sum[0]/cnt;
		sum[0] = 0;
    4c46:	10 92 8f 43 	sts	0x438F, r1	; 0x80438f <hmc+0x33>
    4c4a:	10 92 90 43 	sts	0x4390, r1	; 0x804390 <hmc+0x34>
    4c4e:	10 92 91 43 	sts	0x4391, r1	; 0x804391 <hmc+0x35>
    4c52:	10 92 92 43 	sts	0x4392, r1	; 0x804392 <hmc+0x36>
    4c56:	10 92 93 43 	sts	0x4393, r1	; 0x804393 <hmc+0x37>
    4c5a:	10 92 94 43 	sts	0x4394, r1	; 0x804394 <hmc+0x38>
    4c5e:	10 92 95 43 	sts	0x4395, r1	; 0x804395 <hmc+0x39>
    4c62:	10 92 96 43 	sts	0x4396, r1	; 0x804396 <hmc+0x3a>
		if (chy > 0) xyz[1] = sum[1]/cnt;
    4c66:	20 91 97 43 	lds	r18, 0x4397	; 0x804397 <hmc+0x3b>
    4c6a:	30 91 98 43 	lds	r19, 0x4398	; 0x804398 <hmc+0x3c>
    4c6e:	40 91 99 43 	lds	r20, 0x4399	; 0x804399 <hmc+0x3d>
    4c72:	50 91 9a 43 	lds	r21, 0x439A	; 0x80439a <hmc+0x3e>
    4c76:	60 91 9b 43 	lds	r22, 0x439B	; 0x80439b <hmc+0x3f>
    4c7a:	70 91 9c 43 	lds	r23, 0x439C	; 0x80439c <hmc+0x40>
    4c7e:	80 91 9d 43 	lds	r24, 0x439D	; 0x80439d <hmc+0x41>
    4c82:	90 91 9e 43 	lds	r25, 0x439E	; 0x80439e <hmc+0x42>
    4c86:	0e 94 b6 34 	call	0x696c	; 0x696c <__divdi3>
    4c8a:	0e 94 4e 37 	call	0x6e9c	; 0x6e9c <__floatdisf>
    4c8e:	60 93 4d 40 	sts	0x404D, r22	; 0x80404d <__DATA_REGION_ORIGIN__+0x4d>
    4c92:	70 93 4e 40 	sts	0x404E, r23	; 0x80404e <__DATA_REGION_ORIGIN__+0x4e>
    4c96:	80 93 4f 40 	sts	0x404F, r24	; 0x80404f <__DATA_REGION_ORIGIN__+0x4f>
    4c9a:	90 93 50 40 	sts	0x4050, r25	; 0x804050 <__DATA_REGION_ORIGIN__+0x50>
		else xyz[1] = -sum[1]/cnt;
		sum[1] = 0;
    4c9e:	10 92 97 43 	sts	0x4397, r1	; 0x804397 <hmc+0x3b>
    4ca2:	10 92 98 43 	sts	0x4398, r1	; 0x804398 <hmc+0x3c>
    4ca6:	10 92 99 43 	sts	0x4399, r1	; 0x804399 <hmc+0x3d>
    4caa:	10 92 9a 43 	sts	0x439A, r1	; 0x80439a <hmc+0x3e>
    4cae:	10 92 9b 43 	sts	0x439B, r1	; 0x80439b <hmc+0x3f>
    4cb2:	10 92 9c 43 	sts	0x439C, r1	; 0x80439c <hmc+0x40>
    4cb6:	10 92 9d 43 	sts	0x439D, r1	; 0x80439d <hmc+0x41>
    4cba:	10 92 9e 43 	sts	0x439E, r1	; 0x80439e <hmc+0x42>
		if (chz > 0) xyz[2] = sum[2]/cnt;
		else xyz[2] = -sum[2]/cnt;
    4cbe:	20 91 9f 43 	lds	r18, 0x439F	; 0x80439f <hmc+0x43>
    4cc2:	30 91 a0 43 	lds	r19, 0x43A0	; 0x8043a0 <hmc+0x44>
    4cc6:	40 91 a1 43 	lds	r20, 0x43A1	; 0x8043a1 <hmc+0x45>
    4cca:	50 91 a2 43 	lds	r21, 0x43A2	; 0x8043a2 <hmc+0x46>
    4cce:	60 91 a3 43 	lds	r22, 0x43A3	; 0x8043a3 <hmc+0x47>
    4cd2:	70 91 a4 43 	lds	r23, 0x43A4	; 0x8043a4 <hmc+0x48>
    4cd6:	80 91 a5 43 	lds	r24, 0x43A5	; 0x8043a5 <hmc+0x49>
    4cda:	90 91 a6 43 	lds	r25, 0x43A6	; 0x8043a6 <hmc+0x4a>
    4cde:	0e 94 44 35 	call	0x6a88	; 0x6a88 <__negdi2>
    4ce2:	0e 94 b6 34 	call	0x696c	; 0x696c <__divdi3>
    4ce6:	0e 94 4e 37 	call	0x6e9c	; 0x6e9c <__floatdisf>
    4cea:	60 93 51 40 	sts	0x4051, r22	; 0x804051 <__DATA_REGION_ORIGIN__+0x51>
    4cee:	70 93 52 40 	sts	0x4052, r23	; 0x804052 <__DATA_REGION_ORIGIN__+0x52>
    4cf2:	80 93 53 40 	sts	0x4053, r24	; 0x804053 <__DATA_REGION_ORIGIN__+0x53>
    4cf6:	90 93 54 40 	sts	0x4054, r25	; 0x804054 <__DATA_REGION_ORIGIN__+0x54>
		sum[2] = 0;
    4cfa:	10 92 9f 43 	sts	0x439F, r1	; 0x80439f <hmc+0x43>
    4cfe:	10 92 a0 43 	sts	0x43A0, r1	; 0x8043a0 <hmc+0x44>
    4d02:	10 92 a1 43 	sts	0x43A1, r1	; 0x8043a1 <hmc+0x45>
    4d06:	10 92 a2 43 	sts	0x43A2, r1	; 0x8043a2 <hmc+0x46>
    4d0a:	10 92 a3 43 	sts	0x43A3, r1	; 0x8043a3 <hmc+0x47>
    4d0e:	10 92 a4 43 	sts	0x43A4, r1	; 0x8043a4 <hmc+0x48>
    4d12:	10 92 a5 43 	sts	0x43A5, r1	; 0x8043a5 <hmc+0x49>
    4d16:	10 92 a6 43 	sts	0x43A6, r1	; 0x8043a6 <hmc+0x4a>
		cnt = 0;
    4d1a:	10 92 a7 43 	sts	0x43A7, r1	; 0x8043a7 <hmc+0x4b>
    4d1e:	10 92 a8 43 	sts	0x43A8, r1	; 0x8043a8 <hmc+0x4c>
static void UpdateWorkData(void)
{
	adx356.ResetSumm((adx356_adc_t *) &workData.dat.T);
	hmc.ResetSumm(&workData.dat.magnit.X);
	
	float Tcur = workData.dat.T;
    4d22:	c0 90 39 40 	lds	r12, 0x4039	; 0x804039 <__DATA_REGION_ORIGIN__+0x39>
    4d26:	d0 90 3a 40 	lds	r13, 0x403A	; 0x80403a <__DATA_REGION_ORIGIN__+0x3a>
    4d2a:	e0 90 3b 40 	lds	r14, 0x403B	; 0x80403b <__DATA_REGION_ORIGIN__+0x3b>
    4d2e:	f0 90 3c 40 	lds	r15, 0x403C	; 0x80403c <__DATA_REGION_ORIGIN__+0x3c>
	uint8_t idxCurT = 0;
	
	for (uint8_t idx = 0; idx < 2; idx++)
	{
		float t1 = TRRT.T[idx].t1;
		if (Tcur < t1) //isfinite(t1) && (
    4d32:	20 91 04 82 	lds	r18, 0x8204	; 0x808204 <_end+0x3da6>
    4d36:	30 91 05 82 	lds	r19, 0x8205	; 0x808205 <_end+0x3da7>
    4d3a:	40 91 06 82 	lds	r20, 0x8206	; 0x808206 <_end+0x3da8>
    4d3e:	50 91 07 82 	lds	r21, 0x8207	; 0x808207 <_end+0x3da9>
    4d42:	c7 01       	movw	r24, r14
    4d44:	b6 01       	movw	r22, r12
    4d46:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    4d4a:	87 fd       	sbrc	r24, 7
    4d4c:	10 c0       	rjmp	.+32     	; 0x4d6e <__DATA_REGION_LENGTH__+0xd6e>
	adx356.ResetSumm((adx356_adc_t *) &workData.dat.T);
	hmc.ResetSumm(&workData.dat.magnit.X);
	
	float Tcur = workData.dat.T;
	
	uint8_t idxCurT = 0;
    4d4e:	20 91 6c 82 	lds	r18, 0x826C	; 0x80826c <_end+0x3e0e>
    4d52:	30 91 6d 82 	lds	r19, 0x826D	; 0x80826d <_end+0x3e0f>
    4d56:	40 91 6e 82 	lds	r20, 0x826E	; 0x80826e <_end+0x3e10>
    4d5a:	50 91 6f 82 	lds	r21, 0x826F	; 0x80826f <_end+0x3e11>
    4d5e:	c7 01       	movw	r24, r14
    4d60:	b6 01       	movw	r22, r12
    4d62:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    4d66:	88 1f       	adc	r24, r24
    4d68:	88 27       	eor	r24, r24
    4d6a:	88 1f       	adc	r24, r24
    4d6c:	01 c0       	rjmp	.+2      	; 0x4d70 <__DATA_REGION_LENGTH__+0xd70>
	
	for (uint8_t idx = 0; idx < 2; idx++)
    4d6e:	80 e0       	ldi	r24, 0x00	; 0
			break;
		}
	}
		
	Dat_m_t nt;//, tt;
	nt.X = workData.dat.accel.X;
    4d70:	40 91 3d 40 	lds	r20, 0x403D	; 0x80403d <__DATA_REGION_ORIGIN__+0x3d>
    4d74:	50 91 3e 40 	lds	r21, 0x403E	; 0x80403e <__DATA_REGION_ORIGIN__+0x3e>
    4d78:	60 91 3f 40 	lds	r22, 0x403F	; 0x80403f <__DATA_REGION_ORIGIN__+0x3f>
    4d7c:	70 91 40 40 	lds	r23, 0x4040	; 0x804040 <__DATA_REGION_ORIGIN__+0x40>
    4d80:	49 83       	std	Y+1, r20	; 0x01
    4d82:	5a 83       	std	Y+2, r21	; 0x02
    4d84:	6b 83       	std	Y+3, r22	; 0x03
    4d86:	7c 83       	std	Y+4, r23	; 0x04
	nt.Y = workData.dat.accel.Y;
    4d88:	40 91 41 40 	lds	r20, 0x4041	; 0x804041 <__DATA_REGION_ORIGIN__+0x41>
    4d8c:	50 91 42 40 	lds	r21, 0x4042	; 0x804042 <__DATA_REGION_ORIGIN__+0x42>
    4d90:	60 91 43 40 	lds	r22, 0x4043	; 0x804043 <__DATA_REGION_ORIGIN__+0x43>
    4d94:	70 91 44 40 	lds	r23, 0x4044	; 0x804044 <__DATA_REGION_ORIGIN__+0x44>
    4d98:	4d 83       	std	Y+5, r20	; 0x05
    4d9a:	5e 83       	std	Y+6, r21	; 0x06
    4d9c:	6f 83       	std	Y+7, r22	; 0x07
    4d9e:	78 87       	std	Y+8, r23	; 0x08
	nt.Z = workData.dat.accel.Z;
    4da0:	40 91 45 40 	lds	r20, 0x4045	; 0x804045 <__DATA_REGION_ORIGIN__+0x45>
    4da4:	50 91 46 40 	lds	r21, 0x4046	; 0x804046 <__DATA_REGION_ORIGIN__+0x46>
    4da8:	60 91 47 40 	lds	r22, 0x4047	; 0x804047 <__DATA_REGION_ORIGIN__+0x47>
    4dac:	70 91 48 40 	lds	r23, 0x4048	; 0x804048 <__DATA_REGION_ORIGIN__+0x48>
    4db0:	49 87       	std	Y+9, r20	; 0x09
    4db2:	5a 87       	std	Y+10, r21	; 0x0a
    4db4:	6b 87       	std	Y+11, r22	; 0x0b
    4db6:	7c 87       	std	Y+12, r23	; 0x0c
	trrt(TRRT.T[idxCurT].accel, TRRT.T[idxCurT], nt, workData.dat.accel);
    4db8:	28 e6       	ldi	r18, 0x68	; 104
    4dba:	82 9f       	mul	r24, r18
    4dbc:	80 01       	movw	r16, r0
    4dbe:	11 24       	eor	r1, r1
    4dc0:	78 01       	movw	r14, r16
    4dc2:	3e e7       	ldi	r19, 0x7E	; 126
    4dc4:	f3 1a       	sub	r15, r19
    4dc6:	2d e3       	ldi	r18, 0x3D	; 61
    4dc8:	30 e4       	ldi	r19, 0x40	; 64
    4dca:	ae 01       	movw	r20, r28
    4dcc:	4f 5f       	subi	r20, 0xFF	; 255
    4dce:	5f 4f       	sbci	r21, 0xFF	; 255
    4dd0:	b7 01       	movw	r22, r14
    4dd2:	c8 01       	movw	r24, r16
    4dd4:	88 5f       	subi	r24, 0xF8	; 248
    4dd6:	9d 47       	sbci	r25, 0x7D	; 125
    4dd8:	0e 94 85 14 	call	0x290a	; 0x290a <_ZL4trrtRN12adxl356gk_v212sensorTrrT_tERNS_6TrrT_tERNS_7Dat_m_tES5_>
	trr(ACCTX, workData.dat.accel, workData.dat.accel_m);
    4ddc:	45 e0       	ldi	r20, 0x05	; 5
    4dde:	50 e4       	ldi	r21, 0x40	; 64
    4de0:	6d e3       	ldi	r22, 0x3D	; 61
    4de2:	70 e4       	ldi	r23, 0x40	; 64
    4de4:	80 e0       	ldi	r24, 0x00	; 0
    4de6:	90 e8       	ldi	r25, 0x80	; 128
    4de8:	0e 94 6e 15 	call	0x2adc	; 0x2adc <_ZL3trrRN12adxl356gk_v26m3x4_tERNS_7Dat_m_tES3_>
	
	nt.X = workData.dat.magnit.X;
    4dec:	80 91 49 40 	lds	r24, 0x4049	; 0x804049 <__DATA_REGION_ORIGIN__+0x49>
    4df0:	90 91 4a 40 	lds	r25, 0x404A	; 0x80404a <__DATA_REGION_ORIGIN__+0x4a>
    4df4:	a0 91 4b 40 	lds	r26, 0x404B	; 0x80404b <__DATA_REGION_ORIGIN__+0x4b>
    4df8:	b0 91 4c 40 	lds	r27, 0x404C	; 0x80404c <__DATA_REGION_ORIGIN__+0x4c>
    4dfc:	89 83       	std	Y+1, r24	; 0x01
    4dfe:	9a 83       	std	Y+2, r25	; 0x02
    4e00:	ab 83       	std	Y+3, r26	; 0x03
    4e02:	bc 83       	std	Y+4, r27	; 0x04
	nt.Y = workData.dat.magnit.Y;
    4e04:	80 91 4d 40 	lds	r24, 0x404D	; 0x80404d <__DATA_REGION_ORIGIN__+0x4d>
    4e08:	90 91 4e 40 	lds	r25, 0x404E	; 0x80404e <__DATA_REGION_ORIGIN__+0x4e>
    4e0c:	a0 91 4f 40 	lds	r26, 0x404F	; 0x80404f <__DATA_REGION_ORIGIN__+0x4f>
    4e10:	b0 91 50 40 	lds	r27, 0x4050	; 0x804050 <__DATA_REGION_ORIGIN__+0x50>
    4e14:	8d 83       	std	Y+5, r24	; 0x05
    4e16:	9e 83       	std	Y+6, r25	; 0x06
    4e18:	af 83       	std	Y+7, r26	; 0x07
    4e1a:	b8 87       	std	Y+8, r27	; 0x08
	nt.Z = workData.dat.magnit.Z;
    4e1c:	80 91 51 40 	lds	r24, 0x4051	; 0x804051 <__DATA_REGION_ORIGIN__+0x51>
    4e20:	90 91 52 40 	lds	r25, 0x4052	; 0x804052 <__DATA_REGION_ORIGIN__+0x52>
    4e24:	a0 91 53 40 	lds	r26, 0x4053	; 0x804053 <__DATA_REGION_ORIGIN__+0x53>
    4e28:	b0 91 54 40 	lds	r27, 0x4054	; 0x804054 <__DATA_REGION_ORIGIN__+0x54>
    4e2c:	89 87       	std	Y+9, r24	; 0x09
    4e2e:	9a 87       	std	Y+10, r25	; 0x0a
    4e30:	ab 87       	std	Y+11, r26	; 0x0b
    4e32:	bc 87       	std	Y+12, r27	; 0x0c
	trrt(TRRT.T[idxCurT].magnit, TRRT.T[idxCurT], nt, workData.dat.magnit);
    4e34:	29 e4       	ldi	r18, 0x49	; 73
    4e36:	30 e4       	ldi	r19, 0x40	; 64
    4e38:	ae 01       	movw	r20, r28
    4e3a:	4f 5f       	subi	r20, 0xFF	; 255
    4e3c:	5f 4f       	sbci	r21, 0xFF	; 255
    4e3e:	b7 01       	movw	r22, r14
    4e40:	c8 01       	movw	r24, r16
    4e42:	88 5c       	subi	r24, 0xC8	; 200
    4e44:	9d 47       	sbci	r25, 0x7D	; 125
    4e46:	0e 94 85 14 	call	0x290a	; 0x290a <_ZL4trrtRN12adxl356gk_v212sensorTrrT_tERNS_6TrrT_tERNS_7Dat_m_tES5_>
	trr(MAGTX, workData.dat.magnit, workData.dat.magnit_m);	
    4e4a:	41 e1       	ldi	r20, 0x11	; 17
    4e4c:	50 e4       	ldi	r21, 0x40	; 64
    4e4e:	69 e4       	ldi	r22, 0x49	; 73
    4e50:	70 e4       	ldi	r23, 0x40	; 64
    4e52:	80 e3       	ldi	r24, 0x30	; 48
    4e54:	90 e8       	ldi	r25, 0x80	; 128
    4e56:	0e 94 6e 15 	call	0x2adc	; 0x2adc <_ZL3trrRN12adxl356gk_v26m3x4_tERNS_7Dat_m_tES3_>
	
	GTOT =hypot3D(workData.dat.accel_m)*10;
    4e5a:	85 e0       	ldi	r24, 0x05	; 5
    4e5c:	90 e4       	ldi	r25, 0x40	; 64
    4e5e:	0e 94 36 17 	call	0x2e6c	; 0x2e6c <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE>
    4e62:	20 e0       	ldi	r18, 0x00	; 0
    4e64:	30 e0       	ldi	r19, 0x00	; 0
    4e66:	40 e2       	ldi	r20, 0x20	; 32
    4e68:	51 e4       	ldi	r21, 0x41	; 65
    4e6a:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    4e6e:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <__fixunssfsi>
    4e72:	60 93 31 40 	sts	0x4031, r22	; 0x804031 <__DATA_REGION_ORIGIN__+0x31>
    4e76:	70 93 32 40 	sts	0x4032, r23	; 0x804032 <__DATA_REGION_ORIGIN__+0x32>
	MTOT =hypot3D(workData.dat.magnit_m)*10;
    4e7a:	81 e1       	ldi	r24, 0x11	; 17
    4e7c:	90 e4       	ldi	r25, 0x40	; 64
    4e7e:	0e 94 36 17 	call	0x2e6c	; 0x2e6c <_ZL7hypot3DRN12adxl356gk_v27Dat_m_tE>
    4e82:	20 e0       	ldi	r18, 0x00	; 0
    4e84:	30 e0       	ldi	r19, 0x00	; 0
    4e86:	40 e2       	ldi	r20, 0x20	; 32
    4e88:	51 e4       	ldi	r21, 0x41	; 65
    4e8a:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    4e8e:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <__fixunssfsi>
    4e92:	60 93 33 40 	sts	0x4033, r22	; 0x804033 <__DATA_REGION_ORIGIN__+0x33>
    4e96:	70 93 34 40 	sts	0x4034, r23	; 0x804034 <__DATA_REGION_ORIGIN__+0x34>
	
	
    float o = atan2(AY, -AX);
    4e9a:	c0 90 05 40 	lds	r12, 0x4005	; 0x804005 <__DATA_REGION_ORIGIN__+0x5>
    4e9e:	d0 90 06 40 	lds	r13, 0x4006	; 0x804006 <__DATA_REGION_ORIGIN__+0x6>
    4ea2:	e0 90 07 40 	lds	r14, 0x4007	; 0x804007 <__DATA_REGION_ORIGIN__+0x7>
    4ea6:	f0 90 08 40 	lds	r15, 0x4008	; 0x804008 <__DATA_REGION_ORIGIN__+0x8>
    4eaa:	80 90 09 40 	lds	r8, 0x4009	; 0x804009 <__DATA_REGION_ORIGIN__+0x9>
    4eae:	90 90 0a 40 	lds	r9, 0x400A	; 0x80400a <__DATA_REGION_ORIGIN__+0xa>
    4eb2:	a0 90 0b 40 	lds	r10, 0x400B	; 0x80400b <__DATA_REGION_ORIGIN__+0xb>
    4eb6:	b0 90 0c 40 	lds	r11, 0x400C	; 0x80400c <__DATA_REGION_ORIGIN__+0xc>
    4eba:	a7 01       	movw	r20, r14
    4ebc:	96 01       	movw	r18, r12
    4ebe:	50 58       	subi	r21, 0x80	; 128
    4ec0:	c5 01       	movw	r24, r10
    4ec2:	b4 01       	movw	r22, r8
    4ec4:	0e 94 44 36 	call	0x6c88	; 0x6c88 <atan2>
    4ec8:	69 a3       	std	Y+33, r22	; 0x21
    4eca:	7a a3       	std	Y+34, r23	; 0x22
    4ecc:	8b a3       	std	Y+35, r24	; 0x23
    4ece:	9c a3       	std	Y+36, r25	; 0x24
    float z = atan2(hypot(AX, AY), AZ);
    4ed0:	a5 01       	movw	r20, r10
    4ed2:	94 01       	movw	r18, r8
    4ed4:	c7 01       	movw	r24, r14
    4ed6:	b6 01       	movw	r22, r12
    4ed8:	0e 94 cd 38 	call	0x719a	; 0x719a <hypot>
    4edc:	20 91 0d 40 	lds	r18, 0x400D	; 0x80400d <__DATA_REGION_ORIGIN__+0xd>
    4ee0:	30 91 0e 40 	lds	r19, 0x400E	; 0x80400e <__DATA_REGION_ORIGIN__+0xe>
    4ee4:	40 91 0f 40 	lds	r20, 0x400F	; 0x80400f <__DATA_REGION_ORIGIN__+0xf>
    4ee8:	50 91 10 40 	lds	r21, 0x4010	; 0x804010 <__DATA_REGION_ORIGIN__+0x10>
    4eec:	0e 94 44 36 	call	0x6c88	; 0x6c88 <atan2>
    4ef0:	6d a3       	std	Y+37, r22	; 0x25
    4ef2:	7e a3       	std	Y+38, r23	; 0x26
    4ef4:	8f a3       	std	Y+39, r24	; 0x27
    4ef6:	98 a7       	std	Y+40, r25	; 0x28

    float mo = atan2(MY, -MX);
    4ef8:	40 91 11 40 	lds	r20, 0x4011	; 0x804011 <__DATA_REGION_ORIGIN__+0x11>
    4efc:	50 91 12 40 	lds	r21, 0x4012	; 0x804012 <__DATA_REGION_ORIGIN__+0x12>
    4f00:	60 91 13 40 	lds	r22, 0x4013	; 0x804013 <__DATA_REGION_ORIGIN__+0x13>
    4f04:	70 91 14 40 	lds	r23, 0x4014	; 0x804014 <__DATA_REGION_ORIGIN__+0x14>
    4f08:	4f 87       	std	Y+15, r20	; 0x0f
    4f0a:	58 8b       	std	Y+16, r21	; 0x10
    4f0c:	69 8b       	std	Y+17, r22	; 0x11
    4f0e:	7a 8b       	std	Y+18, r23	; 0x12
    4f10:	60 91 15 40 	lds	r22, 0x4015	; 0x804015 <__DATA_REGION_ORIGIN__+0x15>
    4f14:	70 91 16 40 	lds	r23, 0x4016	; 0x804016 <__DATA_REGION_ORIGIN__+0x16>
    4f18:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <__DATA_REGION_ORIGIN__+0x17>
    4f1c:	90 91 18 40 	lds	r25, 0x4018	; 0x804018 <__DATA_REGION_ORIGIN__+0x18>
    4f20:	6f 8b       	std	Y+23, r22	; 0x17
    4f22:	78 8f       	std	Y+24, r23	; 0x18
    4f24:	89 8f       	std	Y+25, r24	; 0x19
    4f26:	9a 8f       	std	Y+26, r25	; 0x1a
    4f28:	2f 85       	ldd	r18, Y+15	; 0x0f
    4f2a:	38 89       	ldd	r19, Y+16	; 0x10
    4f2c:	49 89       	ldd	r20, Y+17	; 0x11
    4f2e:	5a 89       	ldd	r21, Y+18	; 0x12
    4f30:	50 58       	subi	r21, 0x80	; 128
    4f32:	0e 94 44 36 	call	0x6c88	; 0x6c88 <atan2>
    4f36:	6d ab       	std	Y+53, r22	; 0x35
    4f38:	7e ab       	std	Y+54, r23	; 0x36
    4f3a:	8f ab       	std	Y+55, r24	; 0x37
    4f3c:	98 af       	std	Y+56, r25	; 0x38
	 
    float os = sin(o);
    4f3e:	69 a1       	ldd	r22, Y+33	; 0x21
    4f40:	7a a1       	ldd	r23, Y+34	; 0x22
    4f42:	8b a1       	ldd	r24, Y+35	; 0x23
    4f44:	9c a1       	ldd	r25, Y+36	; 0x24
    4f46:	0e 94 db 39 	call	0x73b6	; 0x73b6 <sin>
    4f4a:	2b 01       	movw	r4, r22
    4f4c:	3c 01       	movw	r6, r24
    float oc = cos(o);
    4f4e:	69 a1       	ldd	r22, Y+33	; 0x21
    4f50:	7a a1       	ldd	r23, Y+34	; 0x22
    4f52:	8b a1       	ldd	r24, Y+35	; 0x23
    4f54:	9c a1       	ldd	r25, Y+36	; 0x24
    4f56:	0e 94 a8 36 	call	0x6d50	; 0x6d50 <cos>
    4f5a:	6b 8f       	std	Y+27, r22	; 0x1b
    4f5c:	7c 8f       	std	Y+28, r23	; 0x1c
    4f5e:	8d 8f       	std	Y+29, r24	; 0x1d
    4f60:	9e 8f       	std	Y+30, r25	; 0x1e
    float zs = sin(z);
    4f62:	6d a1       	ldd	r22, Y+37	; 0x25
    4f64:	7e a1       	ldd	r23, Y+38	; 0x26
    4f66:	8f a1       	ldd	r24, Y+39	; 0x27
    4f68:	98 a5       	ldd	r25, Y+40	; 0x28
    4f6a:	0e 94 db 39 	call	0x73b6	; 0x73b6 <sin>
    4f6e:	6d a7       	std	Y+45, r22	; 0x2d
    4f70:	7e a7       	std	Y+46, r23	; 0x2e
    4f72:	8f a7       	std	Y+47, r24	; 0x2f
    4f74:	98 ab       	std	Y+48, r25	; 0x30
    float zc = cos(z);
    4f76:	6d a1       	ldd	r22, Y+37	; 0x25
    4f78:	7e a1       	ldd	r23, Y+38	; 0x26
    4f7a:	8f a1       	ldd	r24, Y+39	; 0x27
    4f7c:	98 a5       	ldd	r25, Y+40	; 0x28
    4f7e:	0e 94 a8 36 	call	0x6d50	; 0x6d50 <cos>
    4f82:	6b 01       	movw	r12, r22
    4f84:	7c 01       	movw	r14, r24

	float Hx = (MX*oc - MY*os)*zc + MZ*zs;
    4f86:	2b 8d       	ldd	r18, Y+27	; 0x1b
    4f88:	3c 8d       	ldd	r19, Y+28	; 0x1c
    4f8a:	4d 8d       	ldd	r20, Y+29	; 0x1d
    4f8c:	5e 8d       	ldd	r21, Y+30	; 0x1e
    4f8e:	6f 85       	ldd	r22, Y+15	; 0x0f
    4f90:	78 89       	ldd	r23, Y+16	; 0x10
    4f92:	89 89       	ldd	r24, Y+17	; 0x11
    4f94:	9a 89       	ldd	r25, Y+18	; 0x12
    4f96:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    4f9a:	4b 01       	movw	r8, r22
    4f9c:	5c 01       	movw	r10, r24
    4f9e:	a3 01       	movw	r20, r6
    4fa0:	92 01       	movw	r18, r4
    4fa2:	6f 89       	ldd	r22, Y+23	; 0x17
    4fa4:	78 8d       	ldd	r23, Y+24	; 0x18
    4fa6:	89 8d       	ldd	r24, Y+25	; 0x19
    4fa8:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4faa:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    4fae:	9b 01       	movw	r18, r22
    4fb0:	ac 01       	movw	r20, r24
    4fb2:	c5 01       	movw	r24, r10
    4fb4:	b4 01       	movw	r22, r8
    4fb6:	0e 94 c4 35 	call	0x6b88	; 0x6b88 <__subsf3>
    4fba:	69 ab       	std	Y+49, r22	; 0x31
    4fbc:	7a ab       	std	Y+50, r23	; 0x32
    4fbe:	8b ab       	std	Y+51, r24	; 0x33
    4fc0:	9c ab       	std	Y+52, r25	; 0x34
    4fc2:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <__DATA_REGION_ORIGIN__+0x19>
    4fc6:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <__DATA_REGION_ORIGIN__+0x1a>
    4fca:	a0 91 1b 40 	lds	r26, 0x401B	; 0x80401b <__DATA_REGION_ORIGIN__+0x1b>
    4fce:	b0 91 1c 40 	lds	r27, 0x401C	; 0x80401c <__DATA_REGION_ORIGIN__+0x1c>
    4fd2:	89 a7       	std	Y+41, r24	; 0x29
    4fd4:	9a a7       	std	Y+42, r25	; 0x2a
    4fd6:	ab a7       	std	Y+43, r26	; 0x2b
    4fd8:	bc a7       	std	Y+44, r27	; 0x2c
    4fda:	29 a9       	ldd	r18, Y+49	; 0x31
    4fdc:	3a a9       	ldd	r19, Y+50	; 0x32
    4fde:	4b a9       	ldd	r20, Y+51	; 0x33
    4fe0:	5c a9       	ldd	r21, Y+52	; 0x34
    4fe2:	c7 01       	movw	r24, r14
    4fe4:	b6 01       	movw	r22, r12
    4fe6:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    4fea:	4b 01       	movw	r8, r22
    4fec:	5c 01       	movw	r10, r24
    4fee:	29 a5       	ldd	r18, Y+41	; 0x29
    4ff0:	3a a5       	ldd	r19, Y+42	; 0x2a
    4ff2:	4b a5       	ldd	r20, Y+43	; 0x2b
    4ff4:	5c a5       	ldd	r21, Y+44	; 0x2c
    4ff6:	6d a5       	ldd	r22, Y+45	; 0x2d
    4ff8:	7e a5       	ldd	r23, Y+46	; 0x2e
    4ffa:	8f a5       	ldd	r24, Y+47	; 0x2f
    4ffc:	98 a9       	ldd	r25, Y+48	; 0x30
    4ffe:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    5002:	9b 01       	movw	r18, r22
    5004:	ac 01       	movw	r20, r24
    5006:	c5 01       	movw	r24, r10
    5008:	b4 01       	movw	r22, r8
    500a:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    500e:	4b 01       	movw	r8, r22
    5010:	5c 01       	movw	r10, r24
	float Hy =  MX*os + MY*oc;
    5012:	a3 01       	movw	r20, r6
    5014:	92 01       	movw	r18, r4
    5016:	6f 85       	ldd	r22, Y+15	; 0x0f
    5018:	78 89       	ldd	r23, Y+16	; 0x10
    501a:	89 89       	ldd	r24, Y+17	; 0x11
    501c:	9a 89       	ldd	r25, Y+18	; 0x12
    501e:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    5022:	2b 01       	movw	r4, r22
    5024:	3c 01       	movw	r6, r24
    5026:	2b 8d       	ldd	r18, Y+27	; 0x1b
    5028:	3c 8d       	ldd	r19, Y+28	; 0x1c
    502a:	4d 8d       	ldd	r20, Y+29	; 0x1d
    502c:	5e 8d       	ldd	r21, Y+30	; 0x1e
    502e:	6f 89       	ldd	r22, Y+23	; 0x17
    5030:	78 8d       	ldd	r23, Y+24	; 0x18
    5032:	89 8d       	ldd	r24, Y+25	; 0x19
    5034:	9a 8d       	ldd	r25, Y+26	; 0x1a
    5036:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    503a:	9b 01       	movw	r18, r22
    503c:	ac 01       	movw	r20, r24
    503e:	c3 01       	movw	r24, r6
    5040:	b2 01       	movw	r22, r4
    5042:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    5046:	2b 01       	movw	r4, r22
    5048:	3c 01       	movw	r6, r24
	float Hz =-(MX*oc - MY*os)*zs + MZ*zc;

    float a = -atan2(Hy, Hx);
    504a:	a5 01       	movw	r20, r10
    504c:	94 01       	movw	r18, r8
    504e:	0e 94 44 36 	call	0x6c88	; 0x6c88 <atan2>
    5052:	8b 01       	movw	r16, r22
    5054:	9c 01       	movw	r18, r24
    5056:	30 58       	subi	r19, 0x80	; 128
    5058:	0b 8f       	std	Y+27, r16	; 0x1b
    505a:	1c 8f       	std	Y+28, r17	; 0x1c
    505c:	2d 8f       	std	Y+29, r18	; 0x1d
    505e:	3e 8f       	std	Y+30, r19	; 0x1e
    float b = atan2(hypot(Hx, Hy), Hz);
    5060:	a3 01       	movw	r20, r6
    5062:	92 01       	movw	r18, r4
    5064:	c5 01       	movw	r24, r10
    5066:	b4 01       	movw	r22, r8
    5068:	0e 94 cd 38 	call	0x719a	; 0x719a <hypot>
    506c:	4b 01       	movw	r8, r22
    506e:	5c 01       	movw	r10, r24
    5070:	69 a9       	ldd	r22, Y+49	; 0x31
    5072:	7a a9       	ldd	r23, Y+50	; 0x32
    5074:	8b a9       	ldd	r24, Y+51	; 0x33
    5076:	9c a9       	ldd	r25, Y+52	; 0x34
    5078:	90 58       	subi	r25, 0x80	; 128
    507a:	2d a5       	ldd	r18, Y+45	; 0x2d
    507c:	3e a5       	ldd	r19, Y+46	; 0x2e
    507e:	4f a5       	ldd	r20, Y+47	; 0x2f
    5080:	58 a9       	ldd	r21, Y+48	; 0x30
    5082:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    5086:	2b 01       	movw	r4, r22
    5088:	3c 01       	movw	r6, r24
    508a:	29 a5       	ldd	r18, Y+41	; 0x29
    508c:	3a a5       	ldd	r19, Y+42	; 0x2a
    508e:	4b a5       	ldd	r20, Y+43	; 0x2b
    5090:	5c a5       	ldd	r21, Y+44	; 0x2c
    5092:	c7 01       	movw	r24, r14
    5094:	b6 01       	movw	r22, r12
    5096:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    509a:	9b 01       	movw	r18, r22
    509c:	ac 01       	movw	r20, r24
    509e:	c3 01       	movw	r24, r6
    50a0:	b2 01       	movw	r22, r4
    50a2:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    50a6:	9b 01       	movw	r18, r22
    50a8:	ac 01       	movw	r20, r24
    50aa:	c5 01       	movw	r24, r10
    50ac:	b4 01       	movw	r22, r8
    50ae:	0e 94 44 36 	call	0x6c88	; 0x6c88 <atan2>
    50b2:	4b 01       	movw	r8, r22
    50b4:	5c 01       	movw	r10, r24

	workData.dat.magnit_m.X *= KNT;
    50b6:	c0 90 60 80 	lds	r12, 0x8060	; 0x808060 <_end+0x3c02>
    50ba:	d0 90 61 80 	lds	r13, 0x8061	; 0x808061 <_end+0x3c03>
    50be:	e0 90 62 80 	lds	r14, 0x8062	; 0x808062 <_end+0x3c04>
    50c2:	f0 90 63 80 	lds	r15, 0x8063	; 0x808063 <_end+0x3c05>
    50c6:	a7 01       	movw	r20, r14
    50c8:	96 01       	movw	r18, r12
    50ca:	6f 85       	ldd	r22, Y+15	; 0x0f
    50cc:	78 89       	ldd	r23, Y+16	; 0x10
    50ce:	89 89       	ldd	r24, Y+17	; 0x11
    50d0:	9a 89       	ldd	r25, Y+18	; 0x12
    50d2:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    50d6:	60 93 11 40 	sts	0x4011, r22	; 0x804011 <__DATA_REGION_ORIGIN__+0x11>
    50da:	70 93 12 40 	sts	0x4012, r23	; 0x804012 <__DATA_REGION_ORIGIN__+0x12>
    50de:	80 93 13 40 	sts	0x4013, r24	; 0x804013 <__DATA_REGION_ORIGIN__+0x13>
    50e2:	90 93 14 40 	sts	0x4014, r25	; 0x804014 <__DATA_REGION_ORIGIN__+0x14>
	workData.dat.magnit_m.Y *= KNT;
    50e6:	a7 01       	movw	r20, r14
    50e8:	96 01       	movw	r18, r12
    50ea:	6f 89       	ldd	r22, Y+23	; 0x17
    50ec:	78 8d       	ldd	r23, Y+24	; 0x18
    50ee:	89 8d       	ldd	r24, Y+25	; 0x19
    50f0:	9a 8d       	ldd	r25, Y+26	; 0x1a
    50f2:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    50f6:	60 93 15 40 	sts	0x4015, r22	; 0x804015 <__DATA_REGION_ORIGIN__+0x15>
    50fa:	70 93 16 40 	sts	0x4016, r23	; 0x804016 <__DATA_REGION_ORIGIN__+0x16>
    50fe:	80 93 17 40 	sts	0x4017, r24	; 0x804017 <__DATA_REGION_ORIGIN__+0x17>
    5102:	90 93 18 40 	sts	0x4018, r25	; 0x804018 <__DATA_REGION_ORIGIN__+0x18>
	workData.dat.magnit_m.Z *= KNT;
    5106:	a7 01       	movw	r20, r14
    5108:	96 01       	movw	r18, r12
    510a:	69 a5       	ldd	r22, Y+41	; 0x29
    510c:	7a a5       	ldd	r23, Y+42	; 0x2a
    510e:	8b a5       	ldd	r24, Y+43	; 0x2b
    5110:	9c a5       	ldd	r25, Y+44	; 0x2c
    5112:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    5116:	60 93 19 40 	sts	0x4019, r22	; 0x804019 <__DATA_REGION_ORIGIN__+0x19>
    511a:	70 93 1a 40 	sts	0x401A, r23	; 0x80401a <__DATA_REGION_ORIGIN__+0x1a>
    511e:	80 93 1b 40 	sts	0x401B, r24	; 0x80401b <__DATA_REGION_ORIGIN__+0x1b>
    5122:	90 93 1c 40 	sts	0x401C, r25	; 0x80401c <__DATA_REGION_ORIGIN__+0x1c>
	tr.Z = t.m31*nt.X + t.m32*nt.Y + t.m33*nt.Z + t.m34;
}

float RadToDeg(float rad)
{
	float res = rad * (180/M_PI);	
    5126:	20 ee       	ldi	r18, 0xE0	; 224
    5128:	3e e2       	ldi	r19, 0x2E	; 46
    512a:	45 e6       	ldi	r20, 0x65	; 101
    512c:	52 e4       	ldi	r21, 0x42	; 66
    512e:	69 a1       	ldd	r22, Y+33	; 0x21
    5130:	7a a1       	ldd	r23, Y+34	; 0x22
    5132:	8b a1       	ldd	r24, Y+35	; 0x23
    5134:	9c a1       	ldd	r25, Y+36	; 0x24
    5136:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    513a:	7b 01       	movw	r14, r22
    513c:	8c 01       	movw	r16, r24
	if (res < 0) return 360+res;
    513e:	20 e0       	ldi	r18, 0x00	; 0
    5140:	30 e0       	ldi	r19, 0x00	; 0
    5142:	a9 01       	movw	r20, r18
    5144:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    5148:	87 ff       	sbrs	r24, 7
    514a:	09 c0       	rjmp	.+18     	; 0x515e <__DATA_REGION_LENGTH__+0x115e>
    514c:	20 e0       	ldi	r18, 0x00	; 0
    514e:	30 e0       	ldi	r19, 0x00	; 0
    5150:	44 eb       	ldi	r20, 0xB4	; 180
    5152:	53 e4       	ldi	r21, 0x43	; 67
    5154:	b7 01       	movw	r22, r14
    5156:	c8 01       	movw	r24, r16
    5158:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    515c:	02 c0       	rjmp	.+4      	; 0x5162 <__DATA_REGION_LENGTH__+0x1162>
	else return res;
    515e:	b7 01       	movw	r22, r14
    5160:	c8 01       	movw	r24, r16

	workData.dat.magnit_m.X *= KNT;
	workData.dat.magnit_m.Y *= KNT;
	workData.dat.magnit_m.Z *= KNT;
	
	OTK = RadToDeg(o);
    5162:	8b 01       	movw	r16, r22
    5164:	9c 01       	movw	r18, r24
    5166:	00 93 21 40 	sts	0x4021, r16	; 0x804021 <__DATA_REGION_ORIGIN__+0x21>
    516a:	10 93 22 40 	sts	0x4022, r17	; 0x804022 <__DATA_REGION_ORIGIN__+0x22>
    516e:	20 93 23 40 	sts	0x4023, r18	; 0x804023 <__DATA_REGION_ORIGIN__+0x23>
    5172:	30 93 24 40 	sts	0x4024, r19	; 0x804024 <__DATA_REGION_ORIGIN__+0x24>
	tr.Z = t.m31*nt.X + t.m32*nt.Y + t.m33*nt.Z + t.m34;
}

float RadToDeg(float rad)
{
	float res = rad * (180/M_PI);	
    5176:	20 ee       	ldi	r18, 0xE0	; 224
    5178:	3e e2       	ldi	r19, 0x2E	; 46
    517a:	45 e6       	ldi	r20, 0x65	; 101
    517c:	52 e4       	ldi	r21, 0x42	; 66
    517e:	6d a1       	ldd	r22, Y+37	; 0x25
    5180:	7e a1       	ldd	r23, Y+38	; 0x26
    5182:	8f a1       	ldd	r24, Y+39	; 0x27
    5184:	98 a5       	ldd	r25, Y+40	; 0x28
    5186:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    518a:	7b 01       	movw	r14, r22
    518c:	8c 01       	movw	r16, r24
	if (res < 0) return 360+res;
    518e:	20 e0       	ldi	r18, 0x00	; 0
    5190:	30 e0       	ldi	r19, 0x00	; 0
    5192:	a9 01       	movw	r20, r18
    5194:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    5198:	87 ff       	sbrs	r24, 7
    519a:	09 c0       	rjmp	.+18     	; 0x51ae <__DATA_REGION_LENGTH__+0x11ae>
    519c:	20 e0       	ldi	r18, 0x00	; 0
    519e:	30 e0       	ldi	r19, 0x00	; 0
    51a0:	44 eb       	ldi	r20, 0xB4	; 180
    51a2:	53 e4       	ldi	r21, 0x43	; 67
    51a4:	b7 01       	movw	r22, r14
    51a6:	c8 01       	movw	r24, r16
    51a8:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    51ac:	02 c0       	rjmp	.+4      	; 0x51b2 <__DATA_REGION_LENGTH__+0x11b2>
	else return res;
    51ae:	b7 01       	movw	r22, r14
    51b0:	c8 01       	movw	r24, r16
	workData.dat.magnit_m.X *= KNT;
	workData.dat.magnit_m.Y *= KNT;
	workData.dat.magnit_m.Z *= KNT;
	
	OTK = RadToDeg(o);
	ZU  = RadToDeg(z);
    51b2:	8b 01       	movw	r16, r22
    51b4:	9c 01       	movw	r18, r24
    51b6:	00 93 25 40 	sts	0x4025, r16	; 0x804025 <__DATA_REGION_ORIGIN__+0x25>
    51ba:	10 93 26 40 	sts	0x4026, r17	; 0x804026 <__DATA_REGION_ORIGIN__+0x26>
    51be:	20 93 27 40 	sts	0x4027, r18	; 0x804027 <__DATA_REGION_ORIGIN__+0x27>
    51c2:	30 93 28 40 	sts	0x4028, r19	; 0x804028 <__DATA_REGION_ORIGIN__+0x28>
	tr.Z = t.m31*nt.X + t.m32*nt.Y + t.m33*nt.Z + t.m34;
}

float RadToDeg(float rad)
{
	float res = rad * (180/M_PI);	
    51c6:	20 ee       	ldi	r18, 0xE0	; 224
    51c8:	3e e2       	ldi	r19, 0x2E	; 46
    51ca:	45 e6       	ldi	r20, 0x65	; 101
    51cc:	52 e4       	ldi	r21, 0x42	; 66
    51ce:	6b 8d       	ldd	r22, Y+27	; 0x1b
    51d0:	7c 8d       	ldd	r23, Y+28	; 0x1c
    51d2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    51d4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    51d6:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    51da:	7b 01       	movw	r14, r22
    51dc:	8c 01       	movw	r16, r24
	if (res < 0) return 360+res;
    51de:	20 e0       	ldi	r18, 0x00	; 0
    51e0:	30 e0       	ldi	r19, 0x00	; 0
    51e2:	a9 01       	movw	r20, r18
    51e4:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    51e8:	87 ff       	sbrs	r24, 7
    51ea:	09 c0       	rjmp	.+18     	; 0x51fe <__DATA_REGION_LENGTH__+0x11fe>
    51ec:	20 e0       	ldi	r18, 0x00	; 0
    51ee:	30 e0       	ldi	r19, 0x00	; 0
    51f0:	44 eb       	ldi	r20, 0xB4	; 180
    51f2:	53 e4       	ldi	r21, 0x43	; 67
    51f4:	b7 01       	movw	r22, r14
    51f6:	c8 01       	movw	r24, r16
    51f8:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    51fc:	02 c0       	rjmp	.+4      	; 0x5202 <__DATA_REGION_LENGTH__+0x1202>
	else return res;
    51fe:	b7 01       	movw	r22, r14
    5200:	c8 01       	movw	r24, r16
	workData.dat.magnit_m.Y *= KNT;
	workData.dat.magnit_m.Z *= KNT;
	
	OTK = RadToDeg(o);
	ZU  = RadToDeg(z);
	AZI = RadToDeg(a);
    5202:	8b 01       	movw	r16, r22
    5204:	9c 01       	movw	r18, r24
    5206:	00 93 29 40 	sts	0x4029, r16	; 0x804029 <__DATA_REGION_ORIGIN__+0x29>
    520a:	10 93 2a 40 	sts	0x402A, r17	; 0x80402a <__DATA_REGION_ORIGIN__+0x2a>
    520e:	20 93 2b 40 	sts	0x402B, r18	; 0x80402b <__DATA_REGION_ORIGIN__+0x2b>
    5212:	30 93 2c 40 	sts	0x402C, r19	; 0x80402c <__DATA_REGION_ORIGIN__+0x2c>
	tr.Z = t.m31*nt.X + t.m32*nt.Y + t.m33*nt.Z + t.m34;
}

float RadToDeg(float rad)
{
	float res = rad * (180/M_PI);	
    5216:	20 ee       	ldi	r18, 0xE0	; 224
    5218:	3e e2       	ldi	r19, 0x2E	; 46
    521a:	45 e6       	ldi	r20, 0x65	; 101
    521c:	52 e4       	ldi	r21, 0x42	; 66
    521e:	6d a9       	ldd	r22, Y+53	; 0x35
    5220:	7e a9       	ldd	r23, Y+54	; 0x36
    5222:	8f a9       	ldd	r24, Y+55	; 0x37
    5224:	98 ad       	ldd	r25, Y+56	; 0x38
    5226:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    522a:	7b 01       	movw	r14, r22
    522c:	8c 01       	movw	r16, r24
	if (res < 0) return 360+res;
    522e:	20 e0       	ldi	r18, 0x00	; 0
    5230:	30 e0       	ldi	r19, 0x00	; 0
    5232:	a9 01       	movw	r20, r18
    5234:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    5238:	87 ff       	sbrs	r24, 7
    523a:	09 c0       	rjmp	.+18     	; 0x524e <__DATA_REGION_LENGTH__+0x124e>
    523c:	20 e0       	ldi	r18, 0x00	; 0
    523e:	30 e0       	ldi	r19, 0x00	; 0
    5240:	44 eb       	ldi	r20, 0xB4	; 180
    5242:	53 e4       	ldi	r21, 0x43	; 67
    5244:	b7 01       	movw	r22, r14
    5246:	c8 01       	movw	r24, r16
    5248:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    524c:	02 c0       	rjmp	.+4      	; 0x5252 <__DATA_REGION_LENGTH__+0x1252>
	else return res;
    524e:	b7 01       	movw	r22, r14
    5250:	c8 01       	movw	r24, r16
	workData.dat.magnit_m.Z *= KNT;
	
	OTK = RadToDeg(o);
	ZU  = RadToDeg(z);
	AZI = RadToDeg(a);
	MOTK = RadToDeg(mo);
    5252:	8b 01       	movw	r16, r22
    5254:	9c 01       	movw	r18, r24
    5256:	00 93 2d 40 	sts	0x402D, r16	; 0x80402d <__DATA_REGION_ORIGIN__+0x2d>
    525a:	10 93 2e 40 	sts	0x402E, r17	; 0x80402e <__DATA_REGION_ORIGIN__+0x2e>
    525e:	20 93 2f 40 	sts	0x402F, r18	; 0x80402f <__DATA_REGION_ORIGIN__+0x2f>
    5262:	30 93 30 40 	sts	0x4030, r19	; 0x804030 <__DATA_REGION_ORIGIN__+0x30>
	tr.Z = t.m31*nt.X + t.m32*nt.Y + t.m33*nt.Z + t.m34;
}

float RadToDeg(float rad)
{
	float res = rad * (180/M_PI);	
    5266:	20 ee       	ldi	r18, 0xE0	; 224
    5268:	3e e2       	ldi	r19, 0x2E	; 46
    526a:	45 e6       	ldi	r20, 0x65	; 101
    526c:	52 e4       	ldi	r21, 0x42	; 66
    526e:	c5 01       	movw	r24, r10
    5270:	b4 01       	movw	r22, r8
    5272:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    5276:	7b 01       	movw	r14, r22
    5278:	8c 01       	movw	r16, r24
	if (res < 0) return 360+res;
    527a:	20 e0       	ldi	r18, 0x00	; 0
    527c:	30 e0       	ldi	r19, 0x00	; 0
    527e:	a9 01       	movw	r20, r18
    5280:	0e 94 a3 36 	call	0x6d46	; 0x6d46 <__cmpsf2>
    5284:	87 ff       	sbrs	r24, 7
    5286:	09 c0       	rjmp	.+18     	; 0x529a <__DATA_REGION_LENGTH__+0x129a>
    5288:	20 e0       	ldi	r18, 0x00	; 0
    528a:	30 e0       	ldi	r19, 0x00	; 0
    528c:	44 eb       	ldi	r20, 0xB4	; 180
    528e:	53 e4       	ldi	r21, 0x43	; 67
    5290:	b7 01       	movw	r22, r14
    5292:	c8 01       	movw	r24, r16
    5294:	0e 94 c5 35 	call	0x6b8a	; 0x6b8a <__addsf3>
    5298:	02 c0       	rjmp	.+4      	; 0x529e <__DATA_REGION_LENGTH__+0x129e>
	else return res;
    529a:	b7 01       	movw	r22, r14
    529c:	c8 01       	movw	r24, r16
	
	OTK = RadToDeg(o);
	ZU  = RadToDeg(z);
	AZI = RadToDeg(a);
	MOTK = RadToDeg(mo);
	MNAK = RadToDeg(b);
    529e:	8b 01       	movw	r16, r22
    52a0:	9c 01       	movw	r18, r24
    52a2:	00 93 35 40 	sts	0x4035, r16	; 0x804035 <__DATA_REGION_ORIGIN__+0x35>
    52a6:	10 93 36 40 	sts	0x4036, r17	; 0x804036 <__DATA_REGION_ORIGIN__+0x36>
    52aa:	20 93 37 40 	sts	0x4037, r18	; 0x804037 <__DATA_REGION_ORIGIN__+0x37>
    52ae:	30 93 38 40 	sts	0x4038, r19	; 0x804038 <__DATA_REGION_ORIGIN__+0x38>
	//float temp = workData.dat.T - 21422;
	//workData.dat.T_m = temp/7864;
	workData.gk.gk = saveGK;
    52b2:	2f 8d       	ldd	r18, Y+31	; 0x1f
    52b4:	38 a1       	ldd	r19, Y+32	; 0x20
    52b6:	20 93 55 40 	sts	0x4055, r18	; 0x804055 <__DATA_REGION_ORIGIN__+0x55>
    52ba:	30 93 56 40 	sts	0x4056, r19	; 0x804056 <__DATA_REGION_ORIGIN__+0x56>
	workData.dat.gk_m = saveGK * daclevel.kGK;
    52be:	b9 01       	movw	r22, r18
    52c0:	80 e0       	ldi	r24, 0x00	; 0
    52c2:	90 e0       	ldi	r25, 0x00	; 0
    52c4:	0e 94 54 37 	call	0x6ea8	; 0x6ea8 <__floatunsisf>
    52c8:	9b 01       	movw	r18, r22
    52ca:	ac 01       	movw	r20, r24
    52cc:	60 91 00 86 	lds	r22, 0x8600	; 0x808600 <_end+0x41a2>
    52d0:	70 91 01 86 	lds	r23, 0x8601	; 0x808601 <_end+0x41a3>
    52d4:	80 91 02 86 	lds	r24, 0x8602	; 0x808602 <_end+0x41a4>
    52d8:	90 91 03 86 	lds	r25, 0x8603	; 0x808603 <_end+0x41a5>
    52dc:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    52e0:	60 93 1d 40 	sts	0x401D, r22	; 0x80401d <__DATA_REGION_ORIGIN__+0x1d>
    52e4:	70 93 1e 40 	sts	0x401E, r23	; 0x80401e <__DATA_REGION_ORIGIN__+0x1e>
    52e8:	80 93 1f 40 	sts	0x401F, r24	; 0x80401f <__DATA_REGION_ORIGIN__+0x1f>
    52ec:	90 93 20 40 	sts	0x4020, r25	; 0x804020 <__DATA_REGION_ORIGIN__+0x20>
			ResetFunction = 10;

			saveGK = Gk.get();
			if ((workData.AppState == APP_WORK) || (TestModeTimer > 0)) UpdateWorkData();
			
			if (TestModeTimer > 0) 
    52f0:	80 91 4f 42 	lds	r24, 0x424F	; 0x80424f <_ZL13TestModeTimer>
    52f4:	88 23       	and	r24, r24
    52f6:	d1 f0       	breq	.+52     	; 0x532c <__DATA_REGION_LENGTH__+0x132c>
			{
				if(--TestModeTimer == 0) 
    52f8:	81 50       	subi	r24, 0x01	; 1
    52fa:	80 93 4f 42 	sts	0x424F, r24	; 0x80424f <_ZL13TestModeTimer>
    52fe:	81 11       	cpse	r24, r1
    5300:	0b c0       	rjmp	.+22     	; 0x5318 <__DATA_REGION_LENGTH__+0x1318>
				{
					if (workData.AppState != APP_WORK) 					
    5302:	90 91 00 40 	lds	r25, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    5306:	93 30       	cpi	r25, 0x03	; 3
    5308:	a1 f0       	breq	.+40     	; 0x5332 <__DATA_REGION_LENGTH__+0x1332>
					{
						StandBy(workData.AppState == APP_IDLE);
    530a:	81 e0       	ldi	r24, 0x01	; 1
    530c:	94 30       	cpi	r25, 0x04	; 4
    530e:	09 f0       	breq	.+2      	; 0x5312 <__DATA_REGION_LENGTH__+0x1312>
    5310:	80 e0       	ldi	r24, 0x00	; 0
    5312:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <_ZL7StandByb>
    5316:	0d c0       	rjmp	.+26     	; 0x5332 <__DATA_REGION_LENGTH__+0x1332>
	{
		PINOUTDEF.OUTCLR = 1 << bit;
	}
	INLN bool IsOn(void)
	{
		return PINOUTDEF.OUT & (1 << bit);
    5318:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
					}
				}
				else if (Powered() && (workData.AppState != APP_WORK)) ResetWdrADC();
    531c:	84 ff       	sbrs	r24, 4
    531e:	09 c0       	rjmp	.+18     	; 0x5332 <__DATA_REGION_LENGTH__+0x1332>
    5320:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    5324:	83 30       	cpi	r24, 0x03	; 3
    5326:	09 f0       	breq	.+2      	; 0x532a <__DATA_REGION_LENGTH__+0x132a>
    5328:	a5 c2       	rjmp	.+1354   	; 0x5874 <__DATA_REGION_LENGTH__+0x1874>
    532a:	03 c0       	rjmp	.+6      	; 0x5332 <__DATA_REGION_LENGTH__+0x1332>
		
	}
	INLN void errRS485DirReset(void)
	{
		PORT_t* p = getUsartPort();
		p->OUTCLR = 1 << (PINS + 3);		
    532c:	88 e0       	ldi	r24, 0x08	; 8
    532e:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
			}
			else Com.errRS485DirReset();
			
			if (TurboTimer > 0)
    5332:	80 91 50 42 	lds	r24, 0x4250	; 0x804250 <_ZL10TurboTimer>
    5336:	88 23       	and	r24, r24
    5338:	39 f0       	breq	.+14     	; 0x5348 <__DATA_REGION_LENGTH__+0x1348>
			{
				if(--TurboTimer == 0) RestoreTurbo();
    533a:	81 50       	subi	r24, 0x01	; 1
    533c:	80 93 50 42 	sts	0x4250, r24	; 0x804250 <_ZL10TurboTimer>
    5340:	81 11       	cpse	r24, r1
    5342:	02 c0       	rjmp	.+4      	; 0x5348 <__DATA_REGION_LENGTH__+0x1348>
    5344:	0e 94 6d 16 	call	0x2cda	; 0x2cda <_ZL12RestoreTurbov>
			}
			workData.time++;				
    5348:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    534c:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    5350:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    5354:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    5358:	01 96       	adiw	r24, 0x01	; 1
    535a:	a1 1d       	adc	r26, r1
    535c:	b1 1d       	adc	r27, r1
    535e:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    5362:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    5366:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    536a:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>

			ResetFunction = 3;
    536e:	20 92 5d 44 	sts	0x445D, r2	; 0x80445d <__bss_end>
			};
		}
	}
    static void Get(void* data, float* bat)
	{
		memcpy(data, &pdata, sizeof(ltc2942data_t));
    5372:	88 e1       	ldi	r24, 0x18	; 24
    5374:	e5 e0       	ldi	r30, 0x05	; 5
    5376:	f4 e4       	ldi	r31, 0x44	; 68
    5378:	a7 e5       	ldi	r26, 0x57	; 87
    537a:	b0 e4       	ldi	r27, 0x40	; 64
    537c:	01 90       	ld	r0, Z+
    537e:	0d 92       	st	X+, r0
    5380:	8a 95       	dec	r24
    5382:	e1 f7       	brne	.-8      	; 0x537c <__DATA_REGION_LENGTH__+0x137c>
		BatVolum = bat;
    5384:	48 e0       	ldi	r20, 0x08	; 8
    5386:	54 e1       	ldi	r21, 0x14	; 20
    5388:	40 93 03 44 	sts	0x4403, r20	; 0x804403 <_ZN8ltc2942c8BatVolumE>
    538c:	50 93 04 44 	sts	0x4404, r21	; 0x804404 <_ZN8ltc2942c8BatVolumE+0x1>
		if (!StateGetC) 
    5390:	80 91 21 44 	lds	r24, 0x4421	; 0x804421 <_ZN8ltc2942c9StateGetCE>
    5394:	81 11       	cpse	r24, r1
    5396:	05 c0       	rjmp	.+10     	; 0x53a2 <__DATA_REGION_LENGTH__+0x13a2>
		{
			StateGetC = 1;
    5398:	51 e0       	ldi	r21, 0x01	; 1
    539a:	50 93 21 44 	sts	0x4421, r21	; 0x804421 <_ZN8ltc2942c9StateGetCE>
			TWIHandler();
    539e:	0e 94 b2 1b 	call	0x3764	; 0x3764 <_ZN8ltc2942c10TWIHandlerEv>
			ltc2942c::Get(&workData.charge, &eep_batt_volum.volum);
			ResetFunction = 30;
    53a2:	8e e1       	ldi	r24, 0x1E	; 30
    53a4:	80 93 5d 44 	sts	0x445D, r24	; 0x80445d <__bss_end>
			
			ResetFunction = 31;
    53a8:	8f e1       	ldi	r24, 0x1F	; 31
    53aa:	80 93 5d 44 	sts	0x445D, r24	; 0x80445d <__bss_end>
			if ((workData.time - LastKadrEEPChargeUpdate >= EEP_UPDATE_KADRS) && (workData.AppState != APP_IDLE)) SaveChargeAndStateToEEP_Async();
    53ae:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    53b2:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    53b6:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    53ba:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    53be:	40 91 52 42 	lds	r20, 0x4252	; 0x804252 <_ZL23LastKadrEEPChargeUpdate>
    53c2:	50 91 53 42 	lds	r21, 0x4253	; 0x804253 <_ZL23LastKadrEEPChargeUpdate+0x1>
    53c6:	60 91 54 42 	lds	r22, 0x4254	; 0x804254 <_ZL23LastKadrEEPChargeUpdate+0x2>
    53ca:	70 91 55 42 	lds	r23, 0x4255	; 0x804255 <_ZL23LastKadrEEPChargeUpdate+0x3>
    53ce:	84 1b       	sub	r24, r20
    53d0:	95 0b       	sbc	r25, r21
    53d2:	a6 0b       	sbc	r26, r22
    53d4:	b7 0b       	sbc	r27, r23
    53d6:	84 38       	cpi	r24, 0x84	; 132
    53d8:	93 40       	sbci	r25, 0x03	; 3
    53da:	a1 05       	cpc	r26, r1
    53dc:	b1 05       	cpc	r27, r1
    53de:	34 f0       	brlt	.+12     	; 0x53ec <__DATA_REGION_LENGTH__+0x13ec>
    53e0:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    53e4:	84 30       	cpi	r24, 0x04	; 4
    53e6:	11 f0       	breq	.+4      	; 0x53ec <__DATA_REGION_LENGTH__+0x13ec>
    53e8:	0e 94 0a 19 	call	0x3214	; 0x3214 <_ZL29SaveChargeAndStateToEEP_Asyncv>
			ResetFunction = 32;
    53ec:	80 e2       	ldi	r24, 0x20	; 32
    53ee:	80 93 5d 44 	sts	0x445D, r24	; 0x80445d <__bss_end>
			
			switch (workData.AppState)
    53f2:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    53f6:	81 30       	cpi	r24, 0x01	; 1
    53f8:	09 f4       	brne	.+2      	; 0x53fc <__DATA_REGION_LENGTH__+0x13fc>
    53fa:	df c0       	rjmp	.+446    	; 0x55ba <__DATA_REGION_LENGTH__+0x15ba>
    53fc:	40 f0       	brcs	.+16     	; 0x540e <__DATA_REGION_LENGTH__+0x140e>
    53fe:	82 30       	cpi	r24, 0x02	; 2
    5400:	09 f4       	brne	.+2      	; 0x5404 <__DATA_REGION_LENGTH__+0x1404>
    5402:	1f c1       	rjmp	.+574    	; 0x5642 <__DATA_REGION_LENGTH__+0x1642>
    5404:	83 30       	cpi	r24, 0x03	; 3
    5406:	09 f4       	brne	.+2      	; 0x540a <__DATA_REGION_LENGTH__+0x140a>
    5408:	42 c1       	rjmp	.+644    	; 0x568e <__DATA_REGION_LENGTH__+0x168e>
    540a:	0c 94 9b 21 	jmp	0x4336	; 0x4336 <__DATA_REGION_LENGTH__+0x336>
				case APP_IDLE:	
						
				break;					
				case APP_SET_TIME:

				    StandBy(false);
    540e:	80 e0       	ldi	r24, 0x00	; 0
    5410:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <_ZL7StandByb>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    5414:	81 e3       	ldi	r24, 0x31	; 49
    5416:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    541a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    541e:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    5422:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5424:	95 e0       	ldi	r25, 0x05	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5426:	a7 ee       	ldi	r26, 0xE7	; 231
    5428:	b3 e0       	ldi	r27, 0x03	; 3
    542a:	11 97       	sbiw	r26, 0x01	; 1
    542c:	f1 f7       	brne	.-4      	; 0x542a <__DATA_REGION_LENGTH__+0x142a>
    542e:	00 c0       	rjmp	.+0      	; 0x5430 <__DATA_REGION_LENGTH__+0x1430>
    5430:	00 00       	nop
    5432:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5436:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    543a:	27 ff       	sbrs	r18, 7
    543c:	fc cf       	rjmp	.-8      	; 0x5436 <__DATA_REGION_LENGTH__+0x1436>
		return SPI.DATA;
    543e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5442:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5446:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    544a:	27 ff       	sbrs	r18, 7
    544c:	fc cf       	rjmp	.-8      	; 0x5446 <__DATA_REGION_LENGTH__+0x1446>
		return SPI.DATA;
    544e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    5452:	21 11       	cpse	r18, r1
    5454:	04 c0       	rjmp	.+8      	; 0x545e <__DATA_REGION_LENGTH__+0x145e>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5456:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			
			if (spi(0) == status)
			{				
				CS_off();				
				//PORTD.OUTCLR = 1<< 1;
				return true;
    545a:	81 e0       	ldi	r24, 0x01	; 1
    545c:	04 c0       	rjmp	.+8      	; 0x5466 <__DATA_REGION_LENGTH__+0x1466>
    545e:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    5460:	11 f7       	brne	.-60     	; 0x5426 <__DATA_REGION_LENGTH__+0x1426>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5462:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    5466:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    546a:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		return res;				
	}	
	
	INLN bool cleared(void)
	{	
		if (checkReadReady())
    546e:	81 11       	cpse	r24, r1
    5470:	0b c0       	rjmp	.+22     	; 0x5488 <__DATA_REGION_LENGTH__+0x1488>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    5472:	81 e3       	ldi	r24, 0x31	; 49
    5474:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    5478:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    547c:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5480:	86 e0       	ldi	r24, 0x06	; 6
    5482:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5486:	59 c0       	rjmp	.+178    	; 0x553a <__DATA_REGION_LENGTH__+0x153a>
	
	INLN bool cleared(void)
	{	
		if (checkReadReady())
		{
			uint32_t x = 0;
    5488:	19 82       	std	Y+1, r1	; 0x01
    548a:	1a 82       	std	Y+2, r1	; 0x02
    548c:	1b 82       	std	Y+3, r1	; 0x03
    548e:	1c 82       	std	Y+4, r1	; 0x04
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    5490:	81 e3       	ldi	r24, 0x31	; 49
    5492:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    5496:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    549a:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    549e:	83 e1       	ldi	r24, 0x13	; 19
    54a0:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    54a4:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    54a8:	87 ff       	sbrs	r24, 7
    54aa:	fc cf       	rjmp	.-8      	; 0x54a4 <__DATA_REGION_LENGTH__+0x14a4>
		return SPI.DATA;
    54ac:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		init();		
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
    54b0:	8c 81       	ldd	r24, Y+4	; 0x04

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    54b2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    54b6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    54ba:	87 ff       	sbrs	r24, 7
    54bc:	fc cf       	rjmp	.-8      	; 0x54b6 <__DATA_REGION_LENGTH__+0x14b6>
		return SPI.DATA;
    54be:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
    54c2:	8b 81       	ldd	r24, Y+3	; 0x03

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    54c4:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    54c8:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    54cc:	87 ff       	sbrs	r24, 7
    54ce:	fc cf       	rjmp	.-8      	; 0x54c8 <__DATA_REGION_LENGTH__+0x14c8>
		return SPI.DATA;
    54d0:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
    54d4:	8a 81       	ldd	r24, Y+2	; 0x02

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    54d6:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    54da:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    54de:	87 ff       	sbrs	r24, 7
    54e0:	fc cf       	rjmp	.-8      	; 0x54da <__DATA_REGION_LENGTH__+0x14da>
		return SPI.DATA;
    54e2:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
		spi(((unio32_t*) addr)->B[0]);		
    54e6:	89 81       	ldd	r24, Y+1	; 0x01

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    54e8:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    54ec:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    54f0:	87 ff       	sbrs	r24, 7
    54f2:	fc cf       	rjmp	.-8      	; 0x54ec <__DATA_REGION_LENGTH__+0x14ec>
		return SPI.DATA;
    54f4:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    54f8:	fe 01       	movw	r30, r28
    54fa:	31 96       	adiw	r30, 0x01	; 1
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    54fc:	80 81       	ld	r24, Z

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    54fe:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5502:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5506:	87 ff       	sbrs	r24, 7
    5508:	fc cf       	rjmp	.-8      	; 0x5502 <__DATA_REGION_LENGTH__+0x1502>
		return SPI.DATA;
    550a:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
		{
			*buff = spi(*buff);
    550e:	81 93       	st	Z+, r24
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
		return SPI.DATA;
	}	
	INLN void SPI_read(uint8_t *buff, uint8_t cnt)
	{
		do
    5510:	0d 85       	ldd	r16, Y+13	; 0x0d
    5512:	1e 85       	ldd	r17, Y+14	; 0x0e
    5514:	e0 17       	cp	r30, r16
    5516:	f1 07       	cpc	r31, r17
    5518:	89 f7       	brne	.-30     	; 0x54fc <__DATA_REGION_LENGTH__+0x14fc>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    551a:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    551e:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5522:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
	{	
		if (checkReadReady())
		{
			uint32_t x = 0;
			read((uint8_t*)&x,(uint8_t*)&x,4);
			return x == 0xFFFFFFFF;
    5526:	89 81       	ldd	r24, Y+1	; 0x01
    5528:	9a 81       	ldd	r25, Y+2	; 0x02
    552a:	ab 81       	ldd	r26, Y+3	; 0x03
    552c:	bc 81       	ldd	r27, Y+4	; 0x04

					if (!Ram.cleared()) 
    552e:	8f 3f       	cpi	r24, 0xFF	; 255
    5530:	9f 4f       	sbci	r25, 0xFF	; 255
    5532:	af 4f       	sbci	r26, 0xFF	; 255
    5534:	bf 4f       	sbci	r27, 0xFF	; 255
    5536:	e1 f1       	breq	.+120    	; 0x55b0 <__DATA_REGION_LENGTH__+0x15b0>
    5538:	9c cf       	rjmp	.-200    	; 0x5472 <__DATA_REGION_LENGTH__+0x1472>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    553a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    553e:	87 ff       	sbrs	r24, 7
    5540:	fc cf       	rjmp	.-8      	; 0x553a <__DATA_REGION_LENGTH__+0x153a>
		return SPI.DATA;
    5542:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5546:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    554a:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    554e:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5550:	95 e0       	ldi	r25, 0x05	; 5
    5552:	a7 ee       	ldi	r26, 0xE7	; 231
    5554:	b3 e0       	ldi	r27, 0x03	; 3
    5556:	11 97       	sbiw	r26, 0x01	; 1
    5558:	f1 f7       	brne	.-4      	; 0x5556 <__DATA_REGION_LENGTH__+0x1556>
    555a:	00 c0       	rjmp	.+0      	; 0x555c <__DATA_REGION_LENGTH__+0x155c>
    555c:	00 00       	nop
    555e:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5562:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5566:	27 ff       	sbrs	r18, 7
    5568:	fc cf       	rjmp	.-8      	; 0x5562 <__DATA_REGION_LENGTH__+0x1562>
		return SPI.DATA;
    556a:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    556e:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5572:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5576:	27 ff       	sbrs	r18, 7
    5578:	fc cf       	rjmp	.-8      	; 0x5572 <__DATA_REGION_LENGTH__+0x1572>
		return SPI.DATA;
    557a:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    557e:	22 30       	cpi	r18, 0x02	; 2
    5580:	41 f4       	brne	.+16     	; 0x5592 <__DATA_REGION_LENGTH__+0x1592>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5582:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    5586:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    558a:	80 e6       	ldi	r24, 0x60	; 96
    558c:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5590:	03 c0       	rjmp	.+6      	; 0x5598 <__DATA_REGION_LENGTH__+0x1598>
    5592:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    5594:	f1 f6       	brne	.-68     	; 0x5552 <__DATA_REGION_LENGTH__+0x1552>
    5596:	06 c0       	rjmp	.+12     	; 0x55a4 <__DATA_REGION_LENGTH__+0x15a4>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5598:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    559c:	87 ff       	sbrs	r24, 7
    559e:	fc cf       	rjmp	.-8      	; 0x5598 <__DATA_REGION_LENGTH__+0x1598>
		return SPI.DATA;
    55a0:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    55a4:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    55a8:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    55ac:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
					{
						Ram.startClear();
					}
					workData.AppState = APP_CLEAR_RAM;
    55b0:	b1 e0       	ldi	r27, 0x01	; 1
    55b2:	b0 93 00 40 	sts	0x4000, r27	; 0x804000 <__DATA_REGION_ORIGIN__>
				break;
    55b6:	0c 94 9b 21 	jmp	0x4336	; 0x4336 <__DATA_REGION_LENGTH__+0x336>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    55ba:	81 e3       	ldi	r24, 0x31	; 49
    55bc:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    55c0:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    55c4:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    55c8:	82 e0       	ldi	r24, 0x02	; 2

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    55ca:	95 e0       	ldi	r25, 0x05	; 5
    55cc:	e7 ee       	ldi	r30, 0xE7	; 231
    55ce:	f3 e0       	ldi	r31, 0x03	; 3
    55d0:	31 97       	sbiw	r30, 0x01	; 1
    55d2:	f1 f7       	brne	.-4      	; 0x55d0 <__DATA_REGION_LENGTH__+0x15d0>
    55d4:	00 c0       	rjmp	.+0      	; 0x55d6 <__DATA_REGION_LENGTH__+0x15d6>
    55d6:	00 00       	nop
    55d8:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    55dc:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    55e0:	27 ff       	sbrs	r18, 7
    55e2:	fc cf       	rjmp	.-8      	; 0x55dc <__DATA_REGION_LENGTH__+0x15dc>
		return SPI.DATA;
    55e4:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    55e8:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    55ec:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    55f0:	27 ff       	sbrs	r18, 7
    55f2:	fc cf       	rjmp	.-8      	; 0x55ec <__DATA_REGION_LENGTH__+0x15ec>
		return SPI.DATA;
    55f4:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    55f8:	21 11       	cpse	r18, r1
    55fa:	04 c0       	rjmp	.+8      	; 0x5604 <__DATA_REGION_LENGTH__+0x1604>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    55fc:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			
			if (spi(0) == status)
			{				
				CS_off();				
				//PORTD.OUTCLR = 1<< 1;
				return true;
    5600:	81 e0       	ldi	r24, 0x01	; 1
    5602:	04 c0       	rjmp	.+8      	; 0x560c <__DATA_REGION_LENGTH__+0x160c>
    5604:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    5606:	11 f7       	brne	.-60     	; 0x55cc <__DATA_REGION_LENGTH__+0x15cc>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5608:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    560c:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5610:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
					
				case APP_CLEAR_RAM:					
					if (Ram.checkReadReady())
    5614:	88 23       	and	r24, r24
    5616:	11 f4       	brne	.+4      	; 0x561c <__DATA_REGION_LENGTH__+0x161c>
    5618:	0c 94 9b 21 	jmp	0x4336	; 0x4336 <__DATA_REGION_LENGTH__+0x336>
					{
						workData.AppState = APP_DELAY;
    561c:	82 e0       	ldi	r24, 0x02	; 2
    561e:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
						SaveChargeAndStateToEEP_Async();
    5622:	0e 94 0a 19 	call	0x3214	; 0x3214 <_ZL29SaveChargeAndStateToEEP_Asyncv>
						wdt_enable(WDTO_N);
    5626:	88 ed       	ldi	r24, 0xD8	; 216
    5628:	a8 95       	wdr
    562a:	84 bf       	out	0x34, r24	; 52
    562c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    5630:	84 60       	ori	r24, 0x04	; 4
    5632:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    5636:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <__TEXT_REGION_LENGTH__+0x7e0101>
    563a:	81 fd       	sbrc	r24, 1
    563c:	fc cf       	rjmp	.-8      	; 0x5636 <__DATA_REGION_LENGTH__+0x1636>
    563e:	0c 94 9b 21 	jmp	0x4336	; 0x4336 <__DATA_REGION_LENGTH__+0x336>
					}
				break;
				case APP_DELAY:				
				    //	17.3.25 OLD: if (workData.time == 0)
					if (workData.time >= 0)
    5642:	80 91 01 40 	lds	r24, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    5646:	90 91 02 40 	lds	r25, 0x4002	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    564a:	a0 91 03 40 	lds	r26, 0x4003	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    564e:	b0 91 04 40 	lds	r27, 0x4004	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
    5652:	b7 ff       	sbrs	r27, 7
    5654:	02 c0       	rjmp	.+4      	; 0x565a <__DATA_REGION_LENGTH__+0x165a>
    5656:	0c 94 9b 21 	jmp	0x4336	; 0x4336 <__DATA_REGION_LENGTH__+0x336>
					{
						workData.AppState = APP_WORK;						
    565a:	20 92 00 40 	sts	0x4000, r2	; 0x804000 <__DATA_REGION_ORIGIN__>
			//| 0 << SPI_BUFWR_bp /* Buffer Write Mode: disabled */
			//| SPI_MODE_3_gc     /* SPI Mode 3 */
			| 1 << SPI_SSD_bp;  /* Slave Select Disable: disabled */		
	}
	INLN void SetWritePage(uint8_t* page) {waddr.u32 = * (uint32_t*) page;}	
	INLN void ResetPageBase(void) {waddr.u32=0; pageCnt=0;}		
    565e:	10 92 56 42 	sts	0x4256, r1	; 0x804256 <_ZL3Ram>
    5662:	10 92 57 42 	sts	0x4257, r1	; 0x804257 <_ZL3Ram+0x1>
    5666:	10 92 58 42 	sts	0x4258, r1	; 0x804258 <_ZL3Ram+0x2>
    566a:	10 92 59 42 	sts	0x4259, r1	; 0x804259 <_ZL3Ram+0x3>
    566e:	10 92 5a 43 	sts	0x435A, r1	; 0x80435a <_ZL3Ram+0x104>
    5672:	10 92 5b 43 	sts	0x435B, r1	; 0x80435b <_ZL3Ram+0x105>
						Ram.ResetPageBase();
						ResetFunction = 33;
    5676:	81 e2       	ldi	r24, 0x21	; 33
    5678:	80 93 5d 44 	sts	0x445D, r24	; 0x80445d <__bss_end>
						SaveChargeAndStateToEEP_Async();
    567c:	0e 94 0a 19 	call	0x3214	; 0x3214 <_ZL29SaveChargeAndStateToEEP_Asyncv>
						ResetFunction = 34;
    5680:	f2 e2       	ldi	r31, 0x22	; 34
    5682:	f0 93 5d 44 	sts	0x445D, r31	; 0x80445d <__bss_end>
						
                        // 
                        // ads131.Reset();
                        // AddSyncFrameSetupADC(); //?
                        
                        WakeUp();
    5686:	0e 94 ae 18 	call	0x315c	; 0x315c <_ZL6WakeUpv>
    568a:	0c 94 9b 21 	jmp	0x4336	; 0x4336 <__DATA_REGION_LENGTH__+0x336>
				break;					
				case APP_WORK:
				    
                    //Indicator.On();
                    
					ResetWdrADC();
    568e:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <_ZL11ResetWdrADCv>
					
				    ResetFunction = 4;
    5692:	04 e0       	ldi	r16, 0x04	; 4
    5694:	00 93 5d 44 	sts	0x445D, r16	; 0x80445d <__bss_end>
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
		if (pageCnt + cnt >= 0x100)
    5698:	00 91 5a 43 	lds	r16, 0x435A	; 0x80435a <_ZL3Ram+0x104>
    569c:	10 91 5b 43 	lds	r17, 0x435B	; 0x80435b <_ZL3Ram+0x105>
    56a0:	c8 01       	movw	r24, r16
    56a2:	82 59       	subi	r24, 0x92	; 146
    56a4:	9f 4f       	sbci	r25, 0xFF	; 255
    56a6:	8f 3f       	cpi	r24, 0xFF	; 255
    56a8:	91 05       	cpc	r25, r1
    56aa:	09 f0       	breq	.+2      	; 0x56ae <__DATA_REGION_LENGTH__+0x16ae>
    56ac:	08 f4       	brcc	.+2      	; 0x56b0 <__DATA_REGION_LENGTH__+0x16b0>
    56ae:	c6 c0       	rjmp	.+396    	; 0x583c <__DATA_REGION_LENGTH__+0x183c>
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
    56b0:	60 2f       	mov	r22, r16
    56b2:	61 95       	neg	r22
    56b4:	e6 2e       	mov	r14, r22
    56b6:	f1 2c       	mov	r15, r1
    56b8:	a7 01       	movw	r20, r14
    56ba:	61 e0       	ldi	r22, 0x01	; 1
    56bc:	70 e4       	ldi	r23, 0x40	; 64
    56be:	c8 01       	movw	r24, r16
    56c0:	86 5a       	subi	r24, 0xA6	; 166
    56c2:	9d 4b       	sbci	r25, 0xBD	; 189
    56c4:	0e 94 5f 3a 	call	0x74be	; 0x74be <memcpy>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    56c8:	81 e3       	ldi	r24, 0x31	; 49
    56ca:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    56ce:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    56d2:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    56d6:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    56d8:	95 e0       	ldi	r25, 0x05	; 5
    56da:	a7 ee       	ldi	r26, 0xE7	; 231
    56dc:	b3 e0       	ldi	r27, 0x03	; 3
    56de:	11 97       	sbiw	r26, 0x01	; 1
    56e0:	f1 f7       	brne	.-4      	; 0x56de <__DATA_REGION_LENGTH__+0x16de>
    56e2:	00 c0       	rjmp	.+0      	; 0x56e4 <__DATA_REGION_LENGTH__+0x16e4>
    56e4:	00 00       	nop
    56e6:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    56ea:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    56ee:	27 ff       	sbrs	r18, 7
    56f0:	fc cf       	rjmp	.-8      	; 0x56ea <__DATA_REGION_LENGTH__+0x16ea>
		return SPI.DATA;
    56f2:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    56f6:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    56fa:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    56fe:	27 ff       	sbrs	r18, 7
    5700:	fc cf       	rjmp	.-8      	; 0x56fa <__DATA_REGION_LENGTH__+0x16fa>
		return SPI.DATA;
    5702:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    5706:	21 11       	cpse	r18, r1
    5708:	08 c0       	rjmp	.+16     	; 0x571a <__DATA_REGION_LENGTH__+0x171a>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    570a:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    570e:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5712:	86 e0       	ldi	r24, 0x06	; 6
    5714:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5718:	03 c0       	rjmp	.+6      	; 0x5720 <__DATA_REGION_LENGTH__+0x1720>
    571a:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    571c:	f1 f6       	brne	.-68     	; 0x56da <__DATA_REGION_LENGTH__+0x16da>
    571e:	2e c0       	rjmp	.+92     	; 0x577c <__DATA_REGION_LENGTH__+0x177c>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5720:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5724:	87 ff       	sbrs	r24, 7
    5726:	fc cf       	rjmp	.-8      	; 0x5720 <__DATA_REGION_LENGTH__+0x1720>
		return SPI.DATA;
    5728:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    572c:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    5730:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    5734:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5736:	95 e0       	ldi	r25, 0x05	; 5
    5738:	e7 ee       	ldi	r30, 0xE7	; 231
    573a:	f3 e0       	ldi	r31, 0x03	; 3
    573c:	31 97       	sbiw	r30, 0x01	; 1
    573e:	f1 f7       	brne	.-4      	; 0x573c <__DATA_REGION_LENGTH__+0x173c>
    5740:	00 c0       	rjmp	.+0      	; 0x5742 <__DATA_REGION_LENGTH__+0x1742>
    5742:	00 00       	nop
    5744:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5748:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    574c:	27 ff       	sbrs	r18, 7
    574e:	fc cf       	rjmp	.-8      	; 0x5748 <__DATA_REGION_LENGTH__+0x1748>
		return SPI.DATA;
    5750:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5754:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5758:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    575c:	27 ff       	sbrs	r18, 7
    575e:	fc cf       	rjmp	.-8      	; 0x5758 <__DATA_REGION_LENGTH__+0x1758>
		return SPI.DATA;
    5760:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    5764:	22 30       	cpi	r18, 0x02	; 2
    5766:	41 f4       	brne	.+16     	; 0x5778 <__DATA_REGION_LENGTH__+0x1778>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5768:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    576c:	30 92 a6 04 	sts	0x04A6, r3	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5770:	82 e1       	ldi	r24, 0x12	; 18
    5772:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5776:	05 c0       	rjmp	.+10     	; 0x5782 <__DATA_REGION_LENGTH__+0x1782>
    5778:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    577a:	f1 f6       	brne	.-68     	; 0x5738 <__DATA_REGION_LENGTH__+0x1738>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    577c:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
    5780:	50 c0       	rjmp	.+160    	; 0x5822 <__DATA_REGION_LENGTH__+0x1822>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5782:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5786:	87 ff       	sbrs	r24, 7
    5788:	fc cf       	rjmp	.-8      	; 0x5782 <__DATA_REGION_LENGTH__+0x1782>
		return SPI.DATA;
    578a:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			{
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
    578e:	80 91 59 42 	lds	r24, 0x4259	; 0x804259 <_ZL3Ram+0x3>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5792:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5796:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    579a:	87 ff       	sbrs	r24, 7
    579c:	fc cf       	rjmp	.-8      	; 0x5796 <__DATA_REGION_LENGTH__+0x1796>
		return SPI.DATA;
    579e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
    57a2:	80 91 58 42 	lds	r24, 0x4258	; 0x804258 <_ZL3Ram+0x2>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    57a6:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    57aa:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    57ae:	87 ff       	sbrs	r24, 7
    57b0:	fc cf       	rjmp	.-8      	; 0x57aa <__DATA_REGION_LENGTH__+0x17aa>
		return SPI.DATA;
    57b2:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
				spi(waddr.B[1]);
    57b6:	80 91 57 42 	lds	r24, 0x4257	; 0x804257 <_ZL3Ram+0x1>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    57ba:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    57be:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    57c2:	87 ff       	sbrs	r24, 7
    57c4:	fc cf       	rjmp	.-8      	; 0x57be <__DATA_REGION_LENGTH__+0x17be>
		return SPI.DATA;
    57c6:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    57ca:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    57ce:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    57d2:	87 ff       	sbrs	r24, 7
    57d4:	fc cf       	rjmp	.-8      	; 0x57ce <__DATA_REGION_LENGTH__+0x17ce>
		return SPI.DATA;
    57d6:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    57da:	ea e5       	ldi	r30, 0x5A	; 90
    57dc:	f2 e4       	ldi	r31, 0x42	; 66
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
		{
			spi(*buff++);
    57de:	81 91       	ld	r24, Z+

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    57e0:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    57e4:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    57e8:	87 ff       	sbrs	r24, 7
    57ea:	fc cf       	rjmp	.-8      	; 0x57e4 <__DATA_REGION_LENGTH__+0x17e4>
		return SPI.DATA;
    57ec:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			
		} while (--cnt > 0);
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
    57f0:	23 e4       	ldi	r18, 0x43	; 67
    57f2:	ea 35       	cpi	r30, 0x5A	; 90
    57f4:	f2 07       	cpc	r31, r18
    57f6:	99 f7       	brne	.-26     	; 0x57de <__DATA_REGION_LENGTH__+0x17de>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    57f8:	30 92 a5 04 	sts	0x04A5, r3	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				
				SPI_write(page, 0);
				
				CS_off();
				
				waddr.u32 += 0x100;
    57fc:	80 91 56 42 	lds	r24, 0x4256	; 0x804256 <_ZL3Ram>
    5800:	90 91 57 42 	lds	r25, 0x4257	; 0x804257 <_ZL3Ram+0x1>
    5804:	a0 91 58 42 	lds	r26, 0x4258	; 0x804258 <_ZL3Ram+0x2>
    5808:	b0 91 59 42 	lds	r27, 0x4259	; 0x804259 <_ZL3Ram+0x3>
    580c:	9f 5f       	subi	r25, 0xFF	; 255
    580e:	af 4f       	sbci	r26, 0xFF	; 255
    5810:	bf 4f       	sbci	r27, 0xFF	; 255
    5812:	80 93 56 42 	sts	0x4256, r24	; 0x804256 <_ZL3Ram>
    5816:	90 93 57 42 	sts	0x4257, r25	; 0x804257 <_ZL3Ram+0x1>
    581a:	a0 93 58 42 	sts	0x4258, r26	; 0x804258 <_ZL3Ram+0x2>
    581e:	b0 93 59 42 	sts	0x4259, r27	; 0x804259 <_ZL3Ram+0x3>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    5822:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5826:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
		if (pageCnt + cnt >= 0x100)
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
			res = writePage();
			pageCnt = 0;
    582a:	10 92 5a 43 	sts	0x435A, r1	; 0x80435a <_ZL3Ram+0x104>
    582e:	10 92 5b 43 	sts	0x435B, r1	; 0x80435b <_ZL3Ram+0x105>
			cnt -= pc;
    5832:	02 59       	subi	r16, 0x92	; 146
			buf += pc;					
    5834:	b7 01       	movw	r22, r14
    5836:	6f 5f       	subi	r22, 0xFF	; 255
    5838:	7f 4b       	sbci	r23, 0xBF	; 191
    583a:	03 c0       	rjmp	.+6      	; 0x5842 <__DATA_REGION_LENGTH__+0x1842>
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
		if (pageCnt + cnt >= 0x100)
    583c:	0e e6       	ldi	r16, 0x6E	; 110
    583e:	61 e0       	ldi	r22, 0x01	; 1
    5840:	70 e4       	ldi	r23, 0x40	; 64
			res = writePage();
			pageCnt = 0;
			cnt -= pc;
			buf += pc;					
		}
		memcpy( &page[pageCnt], buf,cnt);
    5842:	10 e0       	ldi	r17, 0x00	; 0
    5844:	80 91 5a 43 	lds	r24, 0x435A	; 0x80435a <_ZL3Ram+0x104>
    5848:	90 91 5b 43 	lds	r25, 0x435B	; 0x80435b <_ZL3Ram+0x105>
    584c:	a8 01       	movw	r20, r16
    584e:	86 5a       	subi	r24, 0xA6	; 166
    5850:	9d 4b       	sbci	r25, 0xBD	; 189
    5852:	0e 94 5f 3a 	call	0x74be	; 0x74be <memcpy>
		pageCnt += cnt;
    5856:	80 91 5a 43 	lds	r24, 0x435A	; 0x80435a <_ZL3Ram+0x104>
    585a:	90 91 5b 43 	lds	r25, 0x435B	; 0x80435b <_ZL3Ram+0x105>
    585e:	08 0f       	add	r16, r24
    5860:	19 1f       	adc	r17, r25
    5862:	00 93 5a 43 	sts	0x435A, r16	; 0x80435a <_ZL3Ram+0x104>
    5866:	10 93 5b 43 	sts	0x435B, r17	; 0x80435b <_ZL3Ram+0x105>
					Ram.write((uint8_t*) &workData.time, sizeof(RamData_t));	
				    ResetFunction = 40;
    586a:	88 e2       	ldi	r24, 0x28	; 40
    586c:	80 93 5d 44 	sts	0x445D, r24	; 0x80445d <__bss_end>
                    
                    //Indicator.Off();
				break;
    5870:	0c 94 9b 21 	jmp	0x4336	; 0x4336 <__DATA_REGION_LENGTH__+0x336>
					if (workData.AppState != APP_WORK) 					
					{
						StandBy(workData.AppState == APP_IDLE);
					}
				}
				else if (Powered() && (workData.AppState != APP_WORK)) ResetWdrADC();
    5874:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <_ZL11ResetWdrADCv>
    5878:	5c cd       	rjmp	.-1352   	; 0x5332 <__DATA_REGION_LENGTH__+0x1332>
	TurboTimer = 0;
}

static void RunCmd(void)
{
	switch (Com.buf[CMD_POS])
    587a:	96 33       	cpi	r25, 0x36	; 54
    587c:	09 f4       	brne	.+2      	; 0x5880 <__DATA_REGION_LENGTH__+0x1880>
    587e:	b9 c4       	rjmp	.+2418   	; 0x61f2 <__DATA_REGION_LENGTH__+0x21f2>
    5880:	97 33       	cpi	r25, 0x37	; 55
    5882:	09 f4       	brne	.+2      	; 0x5886 <__DATA_REGION_LENGTH__+0x1886>
    5884:	8d c5       	rjmp	.+2842   	; 0x63a0 <__DATA_REGION_LENGTH__+0x23a0>
    5886:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
    588a:	95 3f       	cpi	r25, 0xF5	; 245
    588c:	89 f0       	breq	.+34     	; 0x58b0 <__DATA_REGION_LENGTH__+0x18b0>
    588e:	40 f4       	brcc	.+16     	; 0x58a0 <__DATA_REGION_LENGTH__+0x18a0>
    5890:	99 33       	cpi	r25, 0x39	; 57
    5892:	09 f4       	brne	.+2      	; 0x5896 <__DATA_REGION_LENGTH__+0x1896>
    5894:	ac c2       	rjmp	.+1368   	; 0x5dee <__DATA_REGION_LENGTH__+0x1dee>
    5896:	9c 33       	cpi	r25, 0x3C	; 60
    5898:	09 f4       	brne	.+2      	; 0x589c <__DATA_REGION_LENGTH__+0x189c>
    589a:	d5 c3       	rjmp	.+1962   	; 0x6046 <__DATA_REGION_LENGTH__+0x2046>
    589c:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
    58a0:	9a 3f       	cpi	r25, 0xFA	; 250
    58a2:	09 f4       	brne	.+2      	; 0x58a6 <__DATA_REGION_LENGTH__+0x18a6>
    58a4:	a2 c0       	rjmp	.+324    	; 0x59ea <__DATA_REGION_LENGTH__+0x19ea>
    58a6:	9d 3f       	cpi	r25, 0xFD	; 253
    58a8:	09 f4       	brne	.+2      	; 0x58ac <__DATA_REGION_LENGTH__+0x18ac>
    58aa:	d8 c0       	rjmp	.+432    	; 0x5a5c <__DATA_REGION_LENGTH__+0x1a5c>
    58ac:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
	{
		case CMD_TIME_SYNC:
		if (Com.Count == HEADER_LEN + 4 + CRC_LEN)
    58b0:	80 91 4a 42 	lds	r24, 0x424A	; 0x80424a <serial2+0x100>
    58b4:	87 30       	cpi	r24, 0x07	; 7
    58b6:	11 f0       	breq	.+4      	; 0x58bc <__DATA_REGION_LENGTH__+0x18bc>
    58b8:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
		{
			int32_t* wait_time = (int32_t*) &Com.buf[DATA_POS];
			wdt_disable();
    58bc:	88 ed       	ldi	r24, 0xD8	; 216
    58be:	a8 95       	wdr
    58c0:	84 bf       	out	0x34, r24	; 52
    58c2:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    58c6:	80 7f       	andi	r24, 0xF0	; 240
    58c8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
			//setup sleep timer, stop all peripheral work, goto idle mode
			if (*wait_time == 0)
    58cc:	80 91 4b 41 	lds	r24, 0x414B	; 0x80414b <serial2+0x1>
    58d0:	90 91 4c 41 	lds	r25, 0x414C	; 0x80414c <serial2+0x2>
    58d4:	a0 91 4d 41 	lds	r26, 0x414D	; 0x80414d <serial2+0x3>
    58d8:	b0 91 4e 41 	lds	r27, 0x414E	; 0x80414e <serial2+0x4>
    58dc:	89 2b       	or	r24, r25
    58de:	8a 2b       	or	r24, r26
    58e0:	8b 2b       	or	r24, r27
    58e2:	39 f4       	brne	.+14     	; 0x58f2 <__DATA_REGION_LENGTH__+0x18f2>
			{
				workData.AppState = APP_IDLE;
    58e4:	84 e0       	ldi	r24, 0x04	; 4
    58e6:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
				StandBy(true);
    58ea:	81 e0       	ldi	r24, 0x01	; 1
    58ec:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <_ZL7StandByb>
    58f0:	78 c0       	rjmp	.+240    	; 0x59e2 <__DATA_REGION_LENGTH__+0x19e2>
   }
   
  
	INLN void resetTik(void)
	{
		TCA.SINGLE.CTRLA = 0;
    58f2:	10 92 00 0a 	sts	0x0A00, r1	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		TCA.SINGLE.CNT = 0;
    58f6:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <__TEXT_REGION_LENGTH__+0x7e0a20>
    58fa:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <__TEXT_REGION_LENGTH__+0x7e0a21>
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    58fe:	80 e4       	ldi	r24, 0x40	; 64
    5900:	80 93 db 43 	sts	0x43DB, r24	; 0x8043db <Clock>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    5904:	8f e8       	ldi	r24, 0x8F	; 143
    5906:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
			}
			else
			{
				Clock.resetTik();
				workData.time = *wait_time;
    590a:	80 91 4b 41 	lds	r24, 0x414B	; 0x80414b <serial2+0x1>
    590e:	90 91 4c 41 	lds	r25, 0x414C	; 0x80414c <serial2+0x2>
    5912:	a0 91 4d 41 	lds	r26, 0x414D	; 0x80414d <serial2+0x3>
    5916:	b0 91 4e 41 	lds	r27, 0x414E	; 0x80414e <serial2+0x4>
    591a:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    591e:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    5922:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    5926:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
				if (workData.AppState > APP_DELAY)
    592a:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    592e:	83 30       	cpi	r24, 0x03	; 3
    5930:	28 f0       	brcs	.+10     	; 0x593c <__DATA_REGION_LENGTH__+0x193c>
				{
					workData.AppState = APP_SET_TIME;
    5932:	10 92 00 40 	sts	0x4000, r1	; 0x804000 <__DATA_REGION_ORIGIN__>
					StandBy(false);
    5936:	80 e0       	ldi	r24, 0x00	; 0
    5938:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <_ZL7StandByb>
}

// :    
static void ResetErrorsInEEP(void)
{
	eep_errors_t e = {0,0,0,DEFAULT_KADR,DEFAULT_KADR};
    593c:	8c e0       	ldi	r24, 0x0C	; 12
    593e:	e3 e7       	ldi	r30, 0x73	; 115
    5940:	f0 e4       	ldi	r31, 0x40	; 64
    5942:	de 01       	movw	r26, r28
    5944:	11 96       	adiw	r26, 0x01	; 1
    5946:	01 90       	ld	r0, Z+
    5948:	0d 92       	st	X+, r0
    594a:	8a 95       	dec	r24
    594c:	e1 f7       	brne	.-8      	; 0x5946 <__DATA_REGION_LENGTH__+0x1946>
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    594e:	ef 99       	sbic	0x1d, 7	; 29
    5950:	48 c0       	rjmp	.+144    	; 0x59e2 <__DATA_REGION_LENGTH__+0x19e2>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    5952:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    5954:	8c e0       	ldi	r24, 0x0C	; 12
    5956:	fe 01       	movw	r30, r28
    5958:	31 96       	adiw	r30, 0x01	; 1
    595a:	a9 e3       	ldi	r26, 0x39	; 57
    595c:	b4 e4       	ldi	r27, 0x44	; 68
    595e:	01 90       	ld	r0, Z+
    5960:	0d 92       	st	X+, r0
    5962:	8a 95       	dec	r24
    5964:	e1 f7       	brne	.-8      	; 0x595e <__DATA_REGION_LENGTH__+0x195e>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    5966:	80 e1       	ldi	r24, 0x10	; 16
    5968:	94 e1       	ldi	r25, 0x14	; 20
    596a:	80 93 5b 44 	sts	0x445B, r24	; 0x80445b <eep+0x22>
    596e:	90 93 5c 44 	sts	0x445C, r25	; 0x80445c <eep+0x23>
		writeN = cnt;
    5972:	8c e0       	ldi	r24, 0x0C	; 12
    5974:	80 93 59 44 	sts	0x4459, r24	; 0x804459 <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    5978:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    597c:	83 70       	andi	r24, 0x03	; 3
    597e:	e1 f7       	brne	.-8      	; 0x5978 <__DATA_REGION_LENGTH__+0x1978>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    5980:	8c e1       	ldi	r24, 0x1C	; 28
    5982:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    5986:	e0 91 5b 44 	lds	r30, 0x445B	; 0x80445b <eep+0x22>
    598a:	f0 91 5c 44 	lds	r31, 0x445C	; 0x80445c <eep+0x23>
    598e:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    5990:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    5994:	83 70       	andi	r24, 0x03	; 3
    5996:	e1 f7       	brne	.-8      	; 0x5990 <__DATA_REGION_LENGTH__+0x1990>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    5998:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    599c:	82 e1       	ldi	r24, 0x12	; 18
    599e:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    59a2:	80 e0       	ldi	r24, 0x00	; 0
    59a4:	90 91 59 44 	lds	r25, 0x4459	; 0x804459 <eep+0x20>
    59a8:	89 17       	cp	r24, r25
    59aa:	98 f4       	brcc	.+38     	; 0x59d2 <__DATA_REGION_LENGTH__+0x19d2>
    59ac:	a0 91 5b 44 	lds	r26, 0x445B	; 0x80445b <eep+0x22>
    59b0:	b0 91 5c 44 	lds	r27, 0x445C	; 0x80445c <eep+0x23>
    59b4:	9d 01       	movw	r18, r26
    59b6:	2f 5f       	subi	r18, 0xFF	; 255
    59b8:	3f 4f       	sbci	r19, 0xFF	; 255
    59ba:	20 93 5b 44 	sts	0x445B, r18	; 0x80445b <eep+0x22>
    59be:	30 93 5c 44 	sts	0x445C, r19	; 0x80445c <eep+0x23>
    59c2:	e8 2f       	mov	r30, r24
    59c4:	f0 e0       	ldi	r31, 0x00	; 0
    59c6:	e7 5c       	subi	r30, 0xC7	; 199
    59c8:	fb 4b       	sbci	r31, 0xBB	; 187
    59ca:	90 81       	ld	r25, Z
    59cc:	9c 93       	st	X, r25
    59ce:	8f 5f       	subi	r24, 0xFF	; 255
    59d0:	e9 cf       	rjmp	.-46     	; 0x59a4 <__DATA_REGION_LENGTH__+0x19a4>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    59d2:	80 e0       	ldi	r24, 0x00	; 0
    59d4:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    59d8:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    59da:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    59de:	83 70       	andi	r24, 0x03	; 3
    59e0:	e1 f7       	brne	.-8      	; 0x59da <__DATA_REGION_LENGTH__+0x19da>
					StandBy(false);
				}
				ResetErrorsInEEP();
			}
			//update eeprom charge
			SaveChargeAndStateToEEP_Async();						
    59e2:	0e 94 0a 19 	call	0x3214	; 0x3214 <_ZL29SaveChargeAndStateToEEP_Asyncv>
    59e6:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
		}
		break;
		case CMD_BEACON:
		if (Com.Count == HEADER_LEN + 4 + CRC_LEN)
    59ea:	80 91 4a 42 	lds	r24, 0x424A	; 0x80424a <serial2+0x100>
    59ee:	87 30       	cpi	r24, 0x07	; 7
    59f0:	11 f0       	breq	.+4      	; 0x59f6 <__DATA_REGION_LENGTH__+0x19f6>
    59f2:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
   }
   
  
	INLN void resetTik(void)
	{
		TCA.SINGLE.CTRLA = 0;
    59f6:	10 92 00 0a 	sts	0x0A00, r1	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		TCA.SINGLE.CNT = 0;
    59fa:	10 92 20 0a 	sts	0x0A20, r1	; 0x800a20 <__TEXT_REGION_LENGTH__+0x7e0a20>
    59fe:	10 92 21 0a 	sts	0x0A21, r1	; 0x800a21 <__TEXT_REGION_LENGTH__+0x7e0a21>
		s2cnt = (clkSel == CLKRTC)? 69 : 64;
    5a02:	80 e4       	ldi	r24, 0x40	; 64
    5a04:	80 93 db 43 	sts	0x43DB, r24	; 0x8043db <Clock>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    5a08:	8f e8       	ldi	r24, 0x8F	; 143
    5a0a:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
		{
			Clock.resetTik();
			workData.time = *(uint32_t*)(&Com.buf[DATA_POS]);
    5a0e:	80 91 4b 41 	lds	r24, 0x414B	; 0x80414b <serial2+0x1>
    5a12:	90 91 4c 41 	lds	r25, 0x414C	; 0x80414c <serial2+0x2>
    5a16:	a0 91 4d 41 	lds	r26, 0x414D	; 0x80414d <serial2+0x3>
    5a1a:	b0 91 4e 41 	lds	r27, 0x414E	; 0x80414e <serial2+0x4>
    5a1e:	80 93 01 40 	sts	0x4001, r24	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    5a22:	90 93 02 40 	sts	0x4002, r25	; 0x804002 <__DATA_REGION_ORIGIN__+0x2>
    5a26:	a0 93 03 40 	sts	0x4003, r26	; 0x804003 <__DATA_REGION_ORIGIN__+0x3>
    5a2a:	b0 93 04 40 	sts	0x4004, r27	; 0x804004 <__DATA_REGION_ORIGIN__+0x4>
			//               
			if (workData.AppState != APP_WORK)
    5a2e:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    5a32:	83 30       	cpi	r24, 0x03	; 3
    5a34:	11 f4       	brne	.+4      	; 0x5a3a <__DATA_REGION_LENGTH__+0x1a3a>
    5a36:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
			{
				workData.AppState = APP_WORK;
    5a3a:	83 e0       	ldi	r24, 0x03	; 3
    5a3c:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
			//| 0 << SPI_BUFWR_bp /* Buffer Write Mode: disabled */
			//| SPI_MODE_3_gc     /* SPI Mode 3 */
			| 1 << SPI_SSD_bp;  /* Slave Select Disable: disabled */		
	}
	INLN void SetWritePage(uint8_t* page) {waddr.u32 = * (uint32_t*) page;}	
	INLN void ResetPageBase(void) {waddr.u32=0; pageCnt=0;}		
    5a40:	10 92 56 42 	sts	0x4256, r1	; 0x804256 <_ZL3Ram>
    5a44:	10 92 57 42 	sts	0x4257, r1	; 0x804257 <_ZL3Ram+0x1>
    5a48:	10 92 58 42 	sts	0x4258, r1	; 0x804258 <_ZL3Ram+0x2>
    5a4c:	10 92 59 42 	sts	0x4259, r1	; 0x804259 <_ZL3Ram+0x3>
    5a50:	10 92 5a 43 	sts	0x435A, r1	; 0x80435a <_ZL3Ram+0x104>
    5a54:	10 92 5b 43 	sts	0x435B, r1	; 0x80435b <_ZL3Ram+0x105>
    5a58:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
			}
		}
		break;
		case CMD_TURBO:		
		{
			uint8_t turbo = Com.buf[DATA_POS];
    5a5c:	10 91 4b 41 	lds	r17, 0x414B	; 0x80414b <serial2+0x1>
			
			if (turbo)
    5a60:	11 23       	and	r17, r17
    5a62:	a9 f1       	breq	.+106    	; 0x5ace <__DATA_REGION_LENGTH__+0x1ace>
			{
				curTurbo = turbo;
    5a64:	10 93 51 42 	sts	0x4251, r17	; 0x804251 <_ZL8curTurbo>
				TurboTimer =  4;
    5a68:	84 e0       	ldi	r24, 0x04	; 4
    5a6a:	80 93 50 42 	sts	0x4250, r24	; 0x804250 <_ZL10TurboTimer>
				if (turbo >= 3)
    5a6e:	13 30       	cpi	r17, 0x03	; 3
    5a70:	b8 f0       	brcs	.+46     	; 0x5aa0 <__DATA_REGION_LENGTH__+0x1aa0>
	
	INLN void MAXInternalClock(void)
	{
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    5a72:	64 ea       	ldi	r22, 0xA4	; 164
    5a74:	88 e6       	ldi	r24, 0x68	; 104
    5a76:	90 e0       	ldi	r25, 0x00	; 0
    5a78:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		CLKCTRL_FRQSEL_24M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		| 1 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);
		
		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    5a7c:	60 e8       	ldi	r22, 0x80	; 128
    5a7e:	80 e6       	ldi	r24, 0x60	; 96
    5a80:	90 e0       	ldi	r25, 0x00	; 0
    5a82:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK_MAX-1; /* Period: 0x100 */
    5a86:	8f ef       	ldi	r24, 0xFF	; 255
    5a88:	92 e0       	ldi	r25, 0x02	; 2
    5a8a:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    5a8e:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);		
    5a92:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    5a96:	80 fd       	sbrc	r24, 0
    5a98:	fc cf       	rjmp	.-8      	; 0x5a92 <__DATA_REGION_LENGTH__+0x1a92>
				{
					Clock.MAXInternalClock();
					Clock.HiSpeedReady = true;
    5a9a:	81 e0       	ldi	r24, 0x01	; 1
    5a9c:	80 93 dd 43 	sts	0x43DD, r24	; 0x8043dd <Clock+0x2>
				}
				Indicator.User = true;
    5aa0:	81 e0       	ldi	r24, 0x01	; 1
    5aa2:	80 93 d7 43 	sts	0x43D7, r24	; 0x8043d7 <Indicator+0xc>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    5aa6:	84 e0       	ldi	r24, 0x04	; 4
    5aa8:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				Indicator.Off();
			}
			else RestoreTurbo();
			
			switch (turbo)
    5aac:	13 30       	cpi	r17, 0x03	; 3
    5aae:	d9 f0       	breq	.+54     	; 0x5ae6 <__DATA_REGION_LENGTH__+0x1ae6>
    5ab0:	38 f4       	brcc	.+14     	; 0x5ac0 <__DATA_REGION_LENGTH__+0x1ac0>
    5ab2:	11 30       	cpi	r17, 0x01	; 1
    5ab4:	79 f0       	breq	.+30     	; 0x5ad4 <__DATA_REGION_LENGTH__+0x1ad4>
    5ab6:	12 30       	cpi	r17, 0x02	; 2
    5ab8:	81 f4       	brne	.+32     	; 0x5ada <__DATA_REGION_LENGTH__+0x1ada>
			{
				case 1:
				Com.setBaud(500);
				break;
				case 2:
				Com.setBaud(1000);
    5aba:	88 ee       	ldi	r24, 0xE8	; 232
    5abc:	93 e0       	ldi	r25, 0x03	; 3
    5abe:	0f c0       	rjmp	.+30     	; 0x5ade <__DATA_REGION_LENGTH__+0x1ade>
				Indicator.User = true;
				Indicator.Off();
			}
			else RestoreTurbo();
			
			switch (turbo)
    5ac0:	14 30       	cpi	r17, 0x04	; 4
    5ac2:	d9 f0       	breq	.+54     	; 0x5afa <__DATA_REGION_LENGTH__+0x1afa>
    5ac4:	16 30       	cpi	r17, 0x06	; 6
    5ac6:	49 f4       	brne	.+18     	; 0x5ada <__DATA_REGION_LENGTH__+0x1ada>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    5ac8:	80 e4       	ldi	r24, 0x40	; 64
    5aca:	90 e0       	ldi	r25, 0x00	; 0
    5acc:	18 c0       	rjmp	.+48     	; 0x5afe <__DATA_REGION_LENGTH__+0x1afe>
					Clock.HiSpeedReady = true;
				}
				Indicator.User = true;
				Indicator.Off();
			}
			else RestoreTurbo();
    5ace:	0e 94 6d 16 	call	0x2cda	; 0x2cda <_ZL12RestoreTurbov>
    5ad2:	03 c0       	rjmp	.+6      	; 0x5ada <__DATA_REGION_LENGTH__+0x1ada>
			
			switch (turbo)
			{
				case 1:
				Com.setBaud(500);
    5ad4:	84 ef       	ldi	r24, 0xF4	; 244
    5ad6:	91 e0       	ldi	r25, 0x01	; 1
    5ad8:	02 c0       	rjmp	.+4      	; 0x5ade <__DATA_REGION_LENGTH__+0x1ade>
				break;
				case 6:
				Com.setBaudMaxClock(3000);
				break;
				default:
				Com.setBaud(DEF_SPEED);
    5ada:	8d e7       	ldi	r24, 0x7D	; 125
    5adc:	90 e0       	ldi	r25, 0x00	; 0
			{
				case 1:
				Com.setBaud(500);
				break;
				case 2:
				Com.setBaud(1000);
    5ade:	0e 94 46 18 	call	0x308c	; 0x308c <_ZN7usart_tILh2ELh0ELh255ELh0EE7setBaudEj.isra.6>
    5ae2:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
    5ae6:	80 e4       	ldi	r24, 0x40	; 64
    5ae8:	90 e0       	ldi	r25, 0x00	; 0
    5aea:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    5aee:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
			else UART.CTRLB &= ~(0x03<<1);
    5af2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    5af6:	89 7f       	andi	r24, 0xF9	; 249
    5af8:	09 c0       	rjmp	.+18     	; 0x5b0c <__DATA_REGION_LENGTH__+0x1b0c>
				if (baud < 64) return false;
				
				X2=1;
			}
			
			UART.BAUD = baud;
    5afa:	80 e6       	ldi	r24, 0x60	; 96
    5afc:	90 e0       	ldi	r25, 0x00	; 0
    5afe:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    5b02:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>

			if (X2) UART.CTRLB |= USART_RXMODE_CLK2X_gc;
    5b06:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    5b0a:	82 60       	ori	r24, 0x02	; 2
    5b0c:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			else UART.CTRLB &= ~(0x03<<1);

			//#ifndef NOINT_UART            //1024
			TB.CCMP = (fbaudDiv1000 >= 500) ? 3*1024 : 35*(24000000/1e3)/fbaudDiv1000;
    5b10:	80 e0       	ldi	r24, 0x00	; 0
    5b12:	9c e0       	ldi	r25, 0x0C	; 12
    5b14:	80 93 0c 0b 	sts	0x0B0C, r24	; 0x800b0c <__TEXT_REGION_LENGTH__+0x7e0b0c>
    5b18:	90 93 0d 0b 	sts	0x0B0D, r25	; 0x800b0d <__TEXT_REGION_LENGTH__+0x7e0b0d>
			TB.CNT = 0;
    5b1c:	10 92 0a 0b 	sts	0x0B0A, r1	; 0x800b0a <__TEXT_REGION_LENGTH__+0x7e0b0a>
    5b20:	10 92 0b 0b 	sts	0x0B0B, r1	; 0x800b0b <__TEXT_REGION_LENGTH__+0x7e0b0b>
    5b24:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
					//TurboTimer = 0;
				//break;
			//}
		break;
		case CMD_BOOT:
			if (*(uint32_t*)(&Com.buf[DATA_POS]) == 0x12345678)
    5b28:	80 91 4b 41 	lds	r24, 0x414B	; 0x80414b <serial2+0x1>
    5b2c:	90 91 4c 41 	lds	r25, 0x414C	; 0x80414c <serial2+0x2>
    5b30:	a0 91 4d 41 	lds	r26, 0x414D	; 0x80414d <serial2+0x3>
    5b34:	b0 91 4e 41 	lds	r27, 0x414E	; 0x80414e <serial2+0x4>
    5b38:	88 37       	cpi	r24, 0x78	; 120
    5b3a:	96 45       	sbci	r25, 0x56	; 86
    5b3c:	a4 43       	sbci	r26, 0x34	; 52
    5b3e:	b2 41       	sbci	r27, 0x12	; 18
    5b40:	11 f0       	breq	.+4      	; 0x5b46 <__DATA_REGION_LENGTH__+0x1b46>
    5b42:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
			{
			cli();	
    5b46:	f8 94       	cli
        return true;               
    }
    
    INLN bool Save(uint16_t adr, void* data, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    5b48:	ef 9b       	sbis	0x1d, 7	; 29
    5b4a:	07 c0       	rjmp	.+14     	; 0x5b5a <__DATA_REGION_LENGTH__+0x1b5a>
            eep.Save(0, (uint8_t*)"\0",1);
			ccp_write_io((void *)&RSTCTRL.SWRR, 1);                
    5b4c:	61 e0       	ldi	r22, 0x01	; 1
    5b4e:	81 e4       	ldi	r24, 0x41	; 65
    5b50:	90 e0       	ldi	r25, 0x00	; 0
    5b52:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
    5b56:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    5b5a:	ef 9a       	sbi	0x1d, 7	; 29
    {
		#ifdef DBG_IND
	    Indicator.On();
		#endif

		memcpy(buf, data, cnt);		
    5b5c:	10 92 39 44 	sts	0x4439, r1	; 0x804439 <eep>

		wptr =  (uint8_t*) (EEPROM_START + adr);
    5b60:	80 e0       	ldi	r24, 0x00	; 0
    5b62:	94 e1       	ldi	r25, 0x14	; 20
    5b64:	80 93 5b 44 	sts	0x445B, r24	; 0x80445b <eep+0x22>
    5b68:	90 93 5c 44 	sts	0x445C, r25	; 0x80445c <eep+0x23>
		writeN = cnt;
    5b6c:	81 e0       	ldi	r24, 0x01	; 1
    5b6e:	80 93 59 44 	sts	0x4459, r24	; 0x804459 <eep+0x20>
		else if (cnt <= 4) cmd = NVMCTRL_CMD_EEMBER4_gc;
		else if (cnt <= 8) cmd = NVMCTRL_CMD_EEMBER8_gc;
		else if (cnt <= 16) cmd = NVMCTRL_CMD_EEMBER16_gc;
		else cmd = NVMCTRL_CMD_EEMBER32_gc;
				
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    5b72:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    5b76:	83 70       	andi	r24, 0x03	; 3
    5b78:	e1 f7       	brne	.-8      	; 0x5b72 <__DATA_REGION_LENGTH__+0x1b72>
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    5b7a:	89 e1       	ldi	r24, 0x19	; 25
    5b7c:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
        
		_beginSave(adr,data,cnt);		

		// dummi write EEPROM
		// begin erase
		*wptr = 0;		 
    5b80:	e0 91 5b 44 	lds	r30, 0x445B	; 0x80445b <eep+0x22>
    5b84:	f0 91 5c 44 	lds	r31, 0x445C	; 0x80445c <eep+0x23>
    5b88:	10 82       	st	Z, r1
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
    5b8a:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    5b8e:	83 70       	andi	r24, 0x03	; 3
    5b90:	e1 f7       	brne	.-8      	; 0x5b8a <__DATA_REGION_LENGTH__+0x1b8a>
	INLN uint8_t Busy(void) { return GPR.GPR1 & BUSY_GPR1_BIT; }
		
	// erase end irq	
	INLN void _isr(void)
	{		
		NVMCTRL.INTCTRL = 0;		
    5b92:	10 92 03 10 	sts	0x1003, r1	; 0x801003 <__TEXT_REGION_LENGTH__+0x7e1003>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEWR_gc);
    5b96:	82 e1       	ldi	r24, 0x12	; 18
    5b98:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
		
		for (uint8_t i = 0; i < writeN; i++) *wptr++ = buf[i];					
    5b9c:	80 e0       	ldi	r24, 0x00	; 0
    5b9e:	90 91 59 44 	lds	r25, 0x4459	; 0x804459 <eep+0x20>
    5ba2:	89 17       	cp	r24, r25
    5ba4:	98 f4       	brcc	.+38     	; 0x5bcc <__DATA_REGION_LENGTH__+0x1bcc>
    5ba6:	a0 91 5b 44 	lds	r26, 0x445B	; 0x80445b <eep+0x22>
    5baa:	b0 91 5c 44 	lds	r27, 0x445C	; 0x80445c <eep+0x23>
    5bae:	9d 01       	movw	r18, r26
    5bb0:	2f 5f       	subi	r18, 0xFF	; 255
    5bb2:	3f 4f       	sbci	r19, 0xFF	; 255
    5bb4:	20 93 5b 44 	sts	0x445B, r18	; 0x80445b <eep+0x22>
    5bb8:	30 93 5c 44 	sts	0x445C, r19	; 0x80445c <eep+0x23>
    5bbc:	e8 2f       	mov	r30, r24
    5bbe:	f0 e0       	ldi	r31, 0x00	; 0
    5bc0:	e7 5c       	subi	r30, 0xC7	; 199
    5bc2:	fb 4b       	sbci	r31, 0xBB	; 187
    5bc4:	90 81       	ld	r25, Z
    5bc6:	9c 93       	st	X, r25
    5bc8:	8f 5f       	subi	r24, 0xFF	; 255
    5bca:	e9 cf       	rjmp	.-46     	; 0x5b9e <__DATA_REGION_LENGTH__+0x1b9e>
		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);		
    5bcc:	80 e0       	ldi	r24, 0x00	; 0
    5bce:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
		
		#ifdef DBG_IND
		Indicator.Off();
		#endif
		
		GPR.GPR1 &= ~BUSY_GPR1_BIT;
    5bd2:	ef 98       	cbi	0x1d, 7	; 29
        
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		
        _isr();
        
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    5bd4:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    5bd8:	83 70       	andi	r24, 0x03	; 3
    5bda:	e1 f7       	brne	.-8      	; 0x5bd4 <__DATA_REGION_LENGTH__+0x1bd4>
    5bdc:	b7 cf       	rjmp	.-146    	; 0x5b4c <__DATA_REGION_LENGTH__+0x1b4c>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    5bde:	90 93 60 09 	sts	0x0960, r25	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    5be2:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    5be6:	80 e1       	ldi	r24, 0x10	; 16
    5be8:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5bec:	83 e1       	ldi	r24, 0x13	; 19
    5bee:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5bf2:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5bf6:	87 ff       	sbrs	r24, 7
    5bf8:	fc cf       	rjmp	.-8      	; 0x5bf2 <__DATA_REGION_LENGTH__+0x1bf2>
		return SPI.DATA;
    5bfa:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		init();		
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
    5bfe:	80 91 4e 41 	lds	r24, 0x414E	; 0x80414e <serial2+0x4>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5c02:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5c06:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5c0a:	87 ff       	sbrs	r24, 7
    5c0c:	fc cf       	rjmp	.-8      	; 0x5c06 <__DATA_REGION_LENGTH__+0x1c06>
		return SPI.DATA;
    5c0e:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		CS_on();
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
    5c12:	80 91 4d 41 	lds	r24, 0x414D	; 0x80414d <serial2+0x3>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5c16:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5c1a:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5c1e:	87 ff       	sbrs	r24, 7
    5c20:	fc cf       	rjmp	.-8      	; 0x5c1a <__DATA_REGION_LENGTH__+0x1c1a>
		return SPI.DATA;
    5c22:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
    5c26:	80 91 4c 41 	lds	r24, 0x414C	; 0x80414c <serial2+0x2>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5c2a:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5c2e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5c32:	87 ff       	sbrs	r24, 7
    5c34:	fc cf       	rjmp	.-8      	; 0x5c2e <__DATA_REGION_LENGTH__+0x1c2e>
		return SPI.DATA;
    5c36:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		spi(FLASH_READ);
		
		spi(((unio32_t*) addr)->B[3]);
		spi(((unio32_t*) addr)->B[2]);
		spi(((unio32_t*) addr)->B[1]);
		spi(((unio32_t*) addr)->B[0]);		
    5c3a:	80 91 4b 41 	lds	r24, 0x414B	; 0x80414b <serial2+0x1>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5c3e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5c42:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5c46:	87 ff       	sbrs	r24, 7
    5c48:	fc cf       	rjmp	.-8      	; 0x5c42 <__DATA_REGION_LENGTH__+0x1c42>
		return SPI.DATA;
    5c4a:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
	}
	INLN void readAndSendUart(uint8_t* rd)
	{
		if (startRead(rd))
		{
			uint32_t n = ((ram_read_t*)rd)->len;
    5c4e:	c0 90 4f 41 	lds	r12, 0x414F	; 0x80414f <serial2+0x5>
    5c52:	d0 90 50 41 	lds	r13, 0x4150	; 0x804150 <serial2+0x6>
    5c56:	e0 90 51 41 	lds	r14, 0x4151	; 0x804151 <serial2+0x7>
    5c5a:	f0 90 52 41 	lds	r15, 0x4152	; 0x804152 <serial2+0x8>
			uint16_t crc = 0xFFFF;
			
			if (!Clock.HiSpeedReady)
    5c5e:	80 91 dd 43 	lds	r24, 0x43DD	; 0x8043dd <Clock+0x2>
    5c62:	81 11       	cpse	r24, r1
    5c64:	21 c0       	rjmp	.+66     	; 0x5ca8 <__DATA_REGION_LENGTH__+0x1ca8>
	
	INLN void MAXInternalClock(void)
	{
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    5c66:	64 ea       	ldi	r22, 0xA4	; 164
    5c68:	88 e6       	ldi	r24, 0x68	; 104
    5c6a:	90 e0       	ldi	r25, 0x00	; 0
    5c6c:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		CLKCTRL_FRQSEL_24M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		| 1 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);
		
		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    5c70:	60 e8       	ldi	r22, 0x80	; 128
    5c72:	80 e6       	ldi	r24, 0x60	; 96
    5c74:	90 e0       	ldi	r25, 0x00	; 0
    5c76:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		CLKCTRL_CLKSEL_OSCHF_gc /* Internal clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK_MAX-1; /* Period: 0x100 */
    5c7a:	8f ef       	ldi	r24, 0xFF	; 255
    5c7c:	92 e0       	ldi	r25, 0x02	; 2
    5c7e:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    5c82:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);		
    5c86:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    5c8a:	80 fd       	sbrc	r24, 0
    5c8c:	fc cf       	rjmp	.-8      	; 0x5c86 <__DATA_REGION_LENGTH__+0x1c86>
		PORT_t* p = getUsartPort();
		p->DIRSET = 1 << (PINS + 3);
	}
	INLN bool setBaud_MAXFSPU(void)
	{
		UART.BAUD = UART.BAUD * (24000000/F_CPU);
    5c8e:	80 91 48 08 	lds	r24, 0x0848	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    5c92:	90 91 49 08 	lds	r25, 0x0849	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
    5c96:	9c 01       	movw	r18, r24
    5c98:	22 0f       	add	r18, r18
    5c9a:	33 1f       	adc	r19, r19
    5c9c:	82 0f       	add	r24, r18
    5c9e:	93 1f       	adc	r25, r19
    5ca0:	80 93 48 08 	sts	0x0848, r24	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    5ca4:	90 93 49 08 	sts	0x0849, r25	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
	    memcpy(&buf[DATA_POS], src, n);
	    CRCSend(n+HEADER_LEN);
	}//*/
	INLN void noIntMode(void)
	{
		UART.CTRLA &= ~(
    5ca8:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    5cac:	8f 71       	andi	r24, 0x1F	; 31
    5cae:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    5cb2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    5cb6:	8f 76       	andi	r24, 0x6F	; 111
    5cb8:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    5cbc:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    5cbe:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    5cc2:	81 e0       	ldi	r24, 0x01	; 1
    5cc4:	80 93 06 0b 	sts	0x0B06, r24	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    5cc8:	90 91 45 08 	lds	r25, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    5ccc:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    5cce:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    5cd2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    5cd6:	80 64       	ori	r24, 0x40	; 64
    5cd8:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			//Clock.MAXInternalClock();
			//MX25L256_Uart.setBaud_MAXFSPU();
			MX25L256_Uart.noIntMode();
			MX25L256_Uart.disableRxD();
			MX25L256_Uart.enableTxD();			
			MX25L256_Uart.write(MX25L256_Uart.buf[0]);
    5cdc:	60 91 4a 41 	lds	r22, 0x414A	; 0x80414a <serial2>
		while (!(UART.STATUS & USART_TXCIF_bm));
		//UART.STATUS = USART_TXCIF_bm;
	}
	INLN void write(const uint8_t data)
	{
		UART.TXDATAL = data;
    5ce0:	60 93 42 08 	sts	0x0842, r22	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    5ce4:	80 e4       	ldi	r24, 0x40	; 64
    5ce6:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		while (!(UART.STATUS & USART_DREIF_bm));
    5cea:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    5cee:	85 ff       	sbrs	r24, 5
    5cf0:	fc cf       	rjmp	.-8      	; 0x5cea <__DATA_REGION_LENGTH__+0x1cea>
			SPI.DATA = 0;
    5cf2:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			crc = crc16next(crc, MX25L256_Uart.buf[0]);
    5cf6:	8f ef       	ldi	r24, 0xFF	; 255
    5cf8:	9f ef       	ldi	r25, 0xFF	; 255
    5cfa:	0e 94 b1 13 	call	0x2762	; 0x2762 <crc16next>
	}
	INLN void writeFast(const uint8_t data)
	{
		UART.TXDATAL = data;
		UART.STATUS = USART_TXCIF_bm;
    5cfe:	10 e4       	ldi	r17, 0x40	; 64
			#ifdef BT2
			MX25L256_Uart.write(MX25L256_Uart.buf[1]);
			crc = crc16next(crc, MX25L256_Uart.buf[1]);
			#endif
			do{
				while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5d00:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5d04:	27 ff       	sbrs	r18, 7
    5d06:	fc cf       	rjmp	.-8      	; 0x5d00 <__DATA_REGION_LENGTH__+0x1d00>
				uint8_t d = SPI.DATA;
    5d08:	60 91 64 09 	lds	r22, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				SPI.DATA = 0;
    5d0c:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		UART.STATUS = USART_TXCIF_bm;
		while (!(UART.STATUS & USART_DREIF_bm));
	}
	INLN void writeFast(const uint8_t data)
	{
		UART.TXDATAL = data;
    5d10:	60 93 42 08 	sts	0x0842, r22	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    5d14:	10 93 44 08 	sts	0x0844, r17	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
				MX25L256_Uart.writeFast(d);
				crc = crc16next(crc, d);
    5d18:	0e 94 b1 13 	call	0x2762	; 0x2762 <crc16next>
	}
	INLN void writeWait(void)
	{
//		UART.STATUS = USART_TXCIF_bm;
		while (!(UART.STATUS & USART_DREIF_bm));
    5d1c:	20 91 44 08 	lds	r18, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    5d20:	25 ff       	sbrs	r18, 5
    5d22:	fc cf       	rjmp	.-8      	; 0x5d1c <__DATA_REGION_LENGTH__+0x1d1c>
			crc = crc16next(crc, MX25L256_Uart.buf[0]);
			#ifdef BT2
			MX25L256_Uart.write(MX25L256_Uart.buf[1]);
			crc = crc16next(crc, MX25L256_Uart.buf[1]);
			#endif
			do{
    5d24:	41 e0       	ldi	r20, 0x01	; 1
    5d26:	c4 1a       	sub	r12, r20
    5d28:	d1 08       	sbc	r13, r1
    5d2a:	e1 08       	sbc	r14, r1
    5d2c:	f1 08       	sbc	r15, r1
    5d2e:	41 f7       	brne	.-48     	; 0x5d00 <__DATA_REGION_LENGTH__+0x1d00>
		while (!(UART.STATUS & USART_TXCIF_bm));
		//UART.STATUS = USART_TXCIF_bm;
	}
	INLN void write(const uint8_t data)
	{
		UART.TXDATAL = data;
    5d30:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		UART.STATUS = USART_TXCIF_bm;
    5d34:	80 e4       	ldi	r24, 0x40	; 64
    5d36:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		while (!(UART.STATUS & USART_DREIF_bm));
    5d3a:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    5d3e:	85 ff       	sbrs	r24, 5
    5d40:	fc cf       	rjmp	.-8      	; 0x5d3a <__DATA_REGION_LENGTH__+0x1d3a>
		UART.TXDATAL = data;
		UART.STATUS = USART_TXCIF_bm;
	}
	INLN void writeTxC2(const uint8_t data)
	{
		while (!(UART.STATUS & USART_TXCIF_bm));
    5d42:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    5d46:	86 ff       	sbrs	r24, 6
    5d48:	fc cf       	rjmp	.-8      	; 0x5d42 <__DATA_REGION_LENGTH__+0x1d42>
		UART.STATUS = USART_TXCIF_bm;
    5d4a:	80 e4       	ldi	r24, 0x40	; 64
    5d4c:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.TXDATAL = data;
    5d50:	90 93 42 08 	sts	0x0842, r25	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
		while (!(UART.STATUS & USART_TXCIF_bm));
    5d54:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
    5d58:	86 ff       	sbrs	r24, 6
    5d5a:	fc cf       	rjmp	.-8      	; 0x5d54 <__DATA_REGION_LENGTH__+0x1d54>
		UART.STATUS = USART_TXCIF_bm;
    5d5c:	80 e4       	ldi	r24, 0x40	; 64
    5d5e:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
			//p->DIRSET = 1 << PINS;			
		//}
	}
	INLN void disableTxD(void)
	{
		UART.CTRLB &= ~USART_TXEN_bm;
    5d62:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    5d66:	8f 7b       	andi	r24, 0xBF	; 191
    5d68:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		if (!(UART.CTRLA & USART_LBME_bm))
    5d6c:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    5d70:	83 fd       	sbrc	r24, 3
    5d72:	03 c0       	rjmp	.+6      	; 0x5d7a <__DATA_REGION_LENGTH__+0x1d7a>
		{
			PORT_t* p = getUsartPort();
			p->DIRCLR = 1 << PINS;
    5d74:	81 e0       	ldi	r24, 0x01	; 1
    5d76:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <__TEXT_REGION_LENGTH__+0x7e04a2>
		| USART_TXCIE_bm   /* Transmit Complete Interrupt Enable: disabled */
		);
	}
	INLN void intMode(void)
	{
		UART.STATUS = USART_RXSIE_bm | USART_RXCIE_bm | USART_TXCIE_bm;
    5d7a:	80 ed       	ldi	r24, 0xD0	; 208
    5d7c:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7e0844>
		UART.CTRLA |= USART_RXCIE_bm | USART_TXCIE_bm;
    5d80:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    5d84:	80 6c       	ori	r24, 0xC0	; 192
    5d86:	80 93 45 08 	sts	0x0845, r24	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
		if (UART.STATUS & USART_RXCIF_bm) *ptr++ = UART.RXDATAL;
	}
	INLN void enableRxD(void)
	{
		#ifndef NOINT_UART
		UART.CTRLB |= USART_RXEN_bm | USART_SFDEN_bm;
    5d8a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    5d8e:	80 69       	ori	r24, 0x90	; 144
    5d90:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
			MX25L256_Uart.write(crc);
			MX25L256_Uart.writeTxC2(crc >> 8);			
			MX25L256_Uart.disableTxD();
			MX25L256_Uart.intMode();
			MX25L256_Uart.enableRxD();
			if (!Clock.HiSpeedReady)
    5d94:	80 91 dd 43 	lds	r24, 0x43DD	; 0x8043dd <Clock+0x2>
    5d98:	81 11       	cpse	r24, r1
    5d9a:	20 c0       	rjmp	.+64     	; 0x5ddc <__DATA_REGION_LENGTH__+0x1ddc>
		//ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
		//CLKCTRL_FRQSEL_24M_gc          /* 8 */
		//| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable:  */
		//| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby:  */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    5d9c:	64 e1       	ldi	r22, 0x14	; 20
    5d9e:	88 e6       	ldi	r24, 0x68	; 104
    5da0:	90 e0       	ldi	r25, 0x00	; 0
    5da2:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc          /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    5da6:	63 e8       	ldi	r22, 0x83	; 131
    5da8:	80 e6       	ldi	r24, 0x60	; 96
    5daa:	90 e0       	ldi	r25, 0x00	; 0
    5dac:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* ext clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out:  */);

		if (timerANo <= 1)
		{
			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    5db0:	8f ef       	ldi	r24, 0xFF	; 255
    5db2:	90 e0       	ldi	r25, 0x00	; 0
    5db4:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    5db8:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>
		}
		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    5dbc:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    5dc0:	80 fd       	sbrc	r24, 0
    5dc2:	fc cf       	rjmp	.-8      	; 0x5dbc <__DATA_REGION_LENGTH__+0x1dbc>
		UART.BAUD = b;
	}
	
	INLN bool resetBaud_MAXFSPU(void)
	{
		UART.BAUD = UART.BAUD / (24000000/F_CPU);
    5dc4:	80 91 48 08 	lds	r24, 0x0848	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    5dc8:	90 91 49 08 	lds	r25, 0x0849	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
    5dcc:	63 e0       	ldi	r22, 0x03	; 3
    5dce:	70 e0       	ldi	r23, 0x00	; 0
    5dd0:	0e 94 8c 34 	call	0x6918	; 0x6918 <__udivmodhi4>
    5dd4:	60 93 48 08 	sts	0x0848, r22	; 0x800848 <__TEXT_REGION_LENGTH__+0x7e0848>
    5dd8:	70 93 49 08 	sts	0x0849, r23	; 0x800849 <__TEXT_REGION_LENGTH__+0x7e0849>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5ddc:	80 e1       	ldi	r24, 0x10	; 16
    5dde:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    5de2:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5de6:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5dea:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
		break;
		case CMD_ERAM:
			Ram.readAndSendUart(&Com.buf[DATA_POS]);
		break;
		case CMD_ERAM_WRITE:
			Com.buf[DATA_POS] = Ram.write(&Com.buf[DATA_POS+1], Com.buf[DATA_POS]);
    5dee:	10 91 4b 41 	lds	r17, 0x414B	; 0x80414b <serial2+0x1>
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
		if (pageCnt + cnt >= 0x100)
    5df2:	c0 90 5a 43 	lds	r12, 0x435A	; 0x80435a <_ZL3Ram+0x104>
    5df6:	d0 90 5b 43 	lds	r13, 0x435B	; 0x80435b <_ZL3Ram+0x105>
    5dfa:	c6 01       	movw	r24, r12
    5dfc:	81 0f       	add	r24, r17
    5dfe:	91 1d       	adc	r25, r1
    5e00:	8f 3f       	cpi	r24, 0xFF	; 255
    5e02:	91 05       	cpc	r25, r1
    5e04:	09 f0       	breq	.+2      	; 0x5e08 <__DATA_REGION_LENGTH__+0x1e08>
    5e06:	08 f4       	brcc	.+2      	; 0x5e0a <__DATA_REGION_LENGTH__+0x1e0a>
    5e08:	d4 c0       	rjmp	.+424    	; 0x5fb2 <__DATA_REGION_LENGTH__+0x1fb2>
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
    5e0a:	6c 2d       	mov	r22, r12
    5e0c:	61 95       	neg	r22
    5e0e:	e6 2e       	mov	r14, r22
    5e10:	f1 2c       	mov	r15, r1
    5e12:	a7 01       	movw	r20, r14
    5e14:	6c e4       	ldi	r22, 0x4C	; 76
    5e16:	71 e4       	ldi	r23, 0x41	; 65
    5e18:	c6 01       	movw	r24, r12
    5e1a:	86 5a       	subi	r24, 0xA6	; 166
    5e1c:	9d 4b       	sbci	r25, 0xBD	; 189
    5e1e:	0e 94 5f 3a 	call	0x74be	; 0x74be <memcpy>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
		
    INLN void init(void)
	{
			SPI.CTRLA = 1 << SPI_CLK2X_bp |    /* Enable Double Speed: enabled */
    5e22:	81 e3       	ldi	r24, 0x31	; 49
    5e24:	80 93 60 09 	sts	0x0960, r24	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
						0 << SPI_DORD_bp   /* Data Order Setting: disabled */
			| 1 << SPI_ENABLE_bp /* Enable Module: enabled */
			| 1 << SPI_MASTER_bp /* SPI module in master mode */
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 
    5e28:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    5e2c:	80 e1       	ldi	r24, 0x10	; 16
    5e2e:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    5e32:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5e34:	95 e0       	ldi	r25, 0x05	; 5
    5e36:	a7 ee       	ldi	r26, 0xE7	; 231
    5e38:	b3 e0       	ldi	r27, 0x03	; 3
    5e3a:	11 97       	sbiw	r26, 0x01	; 1
    5e3c:	f1 f7       	brne	.-4      	; 0x5e3a <__DATA_REGION_LENGTH__+0x1e3a>
    5e3e:	00 c0       	rjmp	.+0      	; 0x5e40 <__DATA_REGION_LENGTH__+0x1e40>
    5e40:	00 00       	nop
    5e42:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5e46:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5e4a:	27 ff       	sbrs	r18, 7
    5e4c:	fc cf       	rjmp	.-8      	; 0x5e46 <__DATA_REGION_LENGTH__+0x1e46>
		return SPI.DATA;
    5e4e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5e52:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5e56:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5e5a:	27 ff       	sbrs	r18, 7
    5e5c:	fc cf       	rjmp	.-8      	; 0x5e56 <__DATA_REGION_LENGTH__+0x1e56>
		return SPI.DATA;
    5e5e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    5e62:	21 11       	cpse	r18, r1
    5e64:	09 c0       	rjmp	.+18     	; 0x5e78 <__DATA_REGION_LENGTH__+0x1e78>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5e66:	80 e1       	ldi	r24, 0x10	; 16
    5e68:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    5e6c:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5e70:	86 e0       	ldi	r24, 0x06	; 6
    5e72:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5e76:	03 c0       	rjmp	.+6      	; 0x5e7e <__DATA_REGION_LENGTH__+0x1e7e>
    5e78:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    5e7a:	e9 f6       	brne	.-70     	; 0x5e36 <__DATA_REGION_LENGTH__+0x1e36>
    5e7c:	30 c0       	rjmp	.+96     	; 0x5ede <__DATA_REGION_LENGTH__+0x1ede>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5e7e:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5e82:	87 ff       	sbrs	r24, 7
    5e84:	fc cf       	rjmp	.-8      	; 0x5e7e <__DATA_REGION_LENGTH__+0x1e7e>
		return SPI.DATA;
    5e86:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5e8a:	80 e1       	ldi	r24, 0x10	; 16
    5e8c:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    5e90:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>
    5e94:	80 ea       	ldi	r24, 0xA0	; 160

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5e96:	95 e0       	ldi	r25, 0x05	; 5
    5e98:	e7 ee       	ldi	r30, 0xE7	; 231
    5e9a:	f3 e0       	ldi	r31, 0x03	; 3
    5e9c:	31 97       	sbiw	r30, 0x01	; 1
    5e9e:	f1 f7       	brne	.-4      	; 0x5e9c <__DATA_REGION_LENGTH__+0x1e9c>
    5ea0:	00 c0       	rjmp	.+0      	; 0x5ea2 <__DATA_REGION_LENGTH__+0x1ea2>
    5ea2:	00 00       	nop
    5ea4:	90 93 64 09 	sts	0x0964, r25	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5ea8:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5eac:	27 ff       	sbrs	r18, 7
    5eae:	fc cf       	rjmp	.-8      	; 0x5ea8 <__DATA_REGION_LENGTH__+0x1ea8>
		return SPI.DATA;
    5eb0:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5eb4:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5eb8:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5ebc:	27 ff       	sbrs	r18, 7
    5ebe:	fc cf       	rjmp	.-8      	; 0x5eb8 <__DATA_REGION_LENGTH__+0x1eb8>
		return SPI.DATA;
    5ec0:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			//TB.CTRLA = 0;
			_delay_us(500);

			spi(FLASH_RDSR);
			
			if (spi(0) == status)
    5ec4:	22 30       	cpi	r18, 0x02	; 2
    5ec6:	49 f4       	brne	.+18     	; 0x5eda <__DATA_REGION_LENGTH__+0x1eda>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5ec8:	80 e1       	ldi	r24, 0x10	; 16
    5eca:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				case ALT1:
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    5ece:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7e04a6>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5ed2:	82 e1       	ldi	r24, 0x12	; 18
    5ed4:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5ed8:	0b c0       	rjmp	.+22     	; 0x5ef0 <__DATA_REGION_LENGTH__+0x1ef0>
    5eda:	81 50       	subi	r24, 0x01	; 1
	{		
		CS_on();
		
		//PORTD.OUTSET = 1<< 1;
		
		for(uint8_t i = 0; i<tmout; i++)
    5edc:	e9 f6       	brne	.-70     	; 0x5e98 <__DATA_REGION_LENGTH__+0x1e98>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5ede:	80 e1       	ldi	r24, 0x10	; 16
    5ee0:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    5ee4:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5ee8:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				
				return true;
			}
		}
		deinit();
		return false;
    5eec:	b1 2c       	mov	r11, r1
    5eee:	58 c0       	rjmp	.+176    	; 0x5fa0 <__DATA_REGION_LENGTH__+0x1fa0>
	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5ef0:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5ef4:	87 ff       	sbrs	r24, 7
    5ef6:	fc cf       	rjmp	.-8      	; 0x5ef0 <__DATA_REGION_LENGTH__+0x1ef0>
		return SPI.DATA;
    5ef8:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			{
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
    5efc:	80 91 59 42 	lds	r24, 0x4259	; 0x804259 <_ZL3Ram+0x3>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5f00:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5f04:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5f08:	87 ff       	sbrs	r24, 7
    5f0a:	fc cf       	rjmp	.-8      	; 0x5f04 <__DATA_REGION_LENGTH__+0x1f04>
		return SPI.DATA;
    5f0c:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				CS_on();
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
    5f10:	80 91 58 42 	lds	r24, 0x4258	; 0x804258 <_ZL3Ram+0x2>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5f14:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5f18:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5f1c:	87 ff       	sbrs	r24, 7
    5f1e:	fc cf       	rjmp	.-8      	; 0x5f18 <__DATA_REGION_LENGTH__+0x1f18>
		return SPI.DATA;
    5f20:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
				
				spi(FLASH_PP4B);
				
				spi(waddr.B[3]);
				spi(waddr.B[2]);
				spi(waddr.B[1]);
    5f24:	80 91 57 42 	lds	r24, 0x4257	; 0x804257 <_ZL3Ram+0x1>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5f28:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5f2c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5f30:	87 ff       	sbrs	r24, 7
    5f32:	fc cf       	rjmp	.-8      	; 0x5f2c <__DATA_REGION_LENGTH__+0x1f2c>
		return SPI.DATA;
    5f34:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5f38:	10 92 64 09 	sts	0x0964, r1	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5f3c:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5f40:	87 ff       	sbrs	r24, 7
    5f42:	fc cf       	rjmp	.-8      	; 0x5f3c <__DATA_REGION_LENGTH__+0x1f3c>
		return SPI.DATA;
    5f44:	80 91 64 09 	lds	r24, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
    5f48:	ea e5       	ldi	r30, 0x5A	; 90
    5f4a:	f2 e4       	ldi	r31, 0x42	; 66
    5f4c:	8a e5       	ldi	r24, 0x5A	; 90
    5f4e:	93 e4       	ldi	r25, 0x43	; 67
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
		{
			spi(*buff++);
    5f50:	21 91       	ld	r18, Z+

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
	INLN uint8_t spi(const uint8_t d)
	{
		SPI.DATA = d;
    5f52:	20 93 64 09 	sts	0x0964, r18	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
		while (!(SPI.INTFLAGS & SPI_IF_bm)); 
    5f56:	20 91 63 09 	lds	r18, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
    5f5a:	27 ff       	sbrs	r18, 7
    5f5c:	fc cf       	rjmp	.-8      	; 0x5f56 <__DATA_REGION_LENGTH__+0x1f56>
		return SPI.DATA;
    5f5e:	20 91 64 09 	lds	r18, 0x0964	; 0x800964 <__TEXT_REGION_LENGTH__+0x7e0964>
			
		} while (--cnt > 0);
	}
	INLN void SPI_write(const uint8_t *buff, uint8_t cnt)
	{
		do
    5f62:	8e 17       	cp	r24, r30
    5f64:	9f 07       	cpc	r25, r31
    5f66:	a1 f7       	brne	.-24     	; 0x5f50 <__DATA_REGION_LENGTH__+0x1f50>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    5f68:	80 e1       	ldi	r24, 0x10	; 16
    5f6a:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
				
				SPI_write(page, 0);
				
				CS_off();
				
				waddr.u32 += 0x100;
    5f6e:	80 91 56 42 	lds	r24, 0x4256	; 0x804256 <_ZL3Ram>
    5f72:	90 91 57 42 	lds	r25, 0x4257	; 0x804257 <_ZL3Ram+0x1>
    5f76:	a0 91 58 42 	lds	r26, 0x4258	; 0x804258 <_ZL3Ram+0x2>
    5f7a:	b0 91 59 42 	lds	r27, 0x4259	; 0x804259 <_ZL3Ram+0x3>
    5f7e:	9f 5f       	subi	r25, 0xFF	; 255
    5f80:	af 4f       	sbci	r26, 0xFF	; 255
    5f82:	bf 4f       	sbci	r27, 0xFF	; 255
    5f84:	80 93 56 42 	sts	0x4256, r24	; 0x804256 <_ZL3Ram>
    5f88:	90 93 57 42 	sts	0x4257, r25	; 0x804257 <_ZL3Ram+0x1>
    5f8c:	a0 93 58 42 	sts	0x4258, r26	; 0x804258 <_ZL3Ram+0x2>
    5f90:	b0 93 59 42 	sts	0x4259, r27	; 0x804259 <_ZL3Ram+0x3>
			| SPI_PRESC_DIV4_gc; /* System Clock / 4 */ // 2*2000000 = 4MHz
			
			SPI.INTFLAGS; 

	}
    INLN void deinit(void){SPI.CTRLA = 0; SPI.INTFLAGS;}
    5f94:	10 92 60 09 	sts	0x0960, r1	; 0x800960 <__TEXT_REGION_LENGTH__+0x7e0960>
    5f98:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <__TEXT_REGION_LENGTH__+0x7e0963>
				
				waddr.u32 += 0x100;
				
				deinit();
				
				return true;
    5f9c:	bb 24       	eor	r11, r11
    5f9e:	b3 94       	inc	r11
		if (pageCnt + cnt >= 0x100)
		{
			uint8_t pc = 0x100 - pageCnt;
			memcpy( &page[pageCnt], buf, pc);
			res = writePage();
			pageCnt = 0;
    5fa0:	10 92 5a 43 	sts	0x435A, r1	; 0x80435a <_ZL3Ram+0x104>
    5fa4:	10 92 5b 43 	sts	0x435B, r1	; 0x80435b <_ZL3Ram+0x105>
			cnt -= pc;
    5fa8:	1c 0d       	add	r17, r12
			buf += pc;					
    5faa:	b7 01       	movw	r22, r14
    5fac:	64 5b       	subi	r22, 0xB4	; 180
    5fae:	7e 4b       	sbci	r23, 0xBE	; 190
    5fb0:	04 c0       	rjmp	.+8      	; 0x5fba <__DATA_REGION_LENGTH__+0x1fba>
		deinit();
	}

	INLN bool write(uint8_t *buf, uint8_t cnt)
	{
		bool res = true;
    5fb2:	bb 24       	eor	r11, r11
    5fb4:	b3 94       	inc	r11
		if (pageCnt + cnt >= 0x100)
    5fb6:	6c e4       	ldi	r22, 0x4C	; 76
    5fb8:	71 e4       	ldi	r23, 0x41	; 65
			res = writePage();
			pageCnt = 0;
			cnt -= pc;
			buf += pc;					
		}
		memcpy( &page[pageCnt], buf,cnt);
    5fba:	01 2f       	mov	r16, r17
    5fbc:	10 e0       	ldi	r17, 0x00	; 0
    5fbe:	80 91 5a 43 	lds	r24, 0x435A	; 0x80435a <_ZL3Ram+0x104>
    5fc2:	90 91 5b 43 	lds	r25, 0x435B	; 0x80435b <_ZL3Ram+0x105>
    5fc6:	a8 01       	movw	r20, r16
    5fc8:	86 5a       	subi	r24, 0xA6	; 166
    5fca:	9d 4b       	sbci	r25, 0xBD	; 189
    5fcc:	0e 94 5f 3a 	call	0x74be	; 0x74be <memcpy>
		pageCnt += cnt;
    5fd0:	40 91 5a 43 	lds	r20, 0x435A	; 0x80435a <_ZL3Ram+0x104>
    5fd4:	50 91 5b 43 	lds	r21, 0x435B	; 0x80435b <_ZL3Ram+0x105>
    5fd8:	40 0f       	add	r20, r16
    5fda:	51 1f       	adc	r21, r17
    5fdc:	40 93 5a 43 	sts	0x435A, r20	; 0x80435a <_ZL3Ram+0x104>
    5fe0:	50 93 5b 43 	sts	0x435B, r21	; 0x80435b <_ZL3Ram+0x105>
    5fe4:	b0 92 4b 41 	sts	0x414B, r11	; 0x80414b <serial2+0x1>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    5fe8:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    5fec:	8f 76       	andi	r24, 0x6F	; 111
    5fee:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    5ff2:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    5ff4:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    5ff8:	11 e0       	ldi	r17, 0x01	; 1
    5ffa:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    5ffe:	62 e0       	ldi	r22, 0x02	; 2
    6000:	8a e4       	ldi	r24, 0x4A	; 74
    6002:	91 e4       	ldi	r25, 0x41	; 65
    6004:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
    6008:	80 93 4c 41 	sts	0x414C, r24	; 0x80414c <serial2+0x2>
    600c:	90 93 4d 41 	sts	0x414D, r25	; 0x80414d <serial2+0x3>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    6010:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6014:	8f 76       	andi	r24, 0x6F	; 111
    6016:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    601a:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    601c:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    6020:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    6024:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    6026:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    602a:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    602c:	10 93 a1 04 	sts	0x04A1, r17	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    6030:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6034:	80 64       	ori	r24, 0x40	; 64
    6036:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    603a:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    603c:	81 e0       	ldi	r24, 0x01	; 1
    603e:	80 93 49 42 	sts	0x4249, r24	; 0x804249 <serial2+0xff>
			Count = count;
    6042:	84 e0       	ldi	r24, 0x04	; 4
    6044:	a8 c2       	rjmp	.+1360   	; 0x6596 <__DATA_REGION_LENGTH__+0x2596>
			//| 0 << SPI_BUFEN_bp   /* Buffer Mode Enable: disabled */
			//| 0 << SPI_BUFWR_bp /* Buffer Write Mode: disabled */
			//| SPI_MODE_3_gc     /* SPI Mode 3 */
			| 1 << SPI_SSD_bp;  /* Slave Select Disable: disabled */		
	}
	INLN void SetWritePage(uint8_t* page) {waddr.u32 = * (uint32_t*) page;}	
    6046:	80 91 4b 41 	lds	r24, 0x414B	; 0x80414b <serial2+0x1>
    604a:	90 91 4c 41 	lds	r25, 0x414C	; 0x80414c <serial2+0x2>
    604e:	a0 91 4d 41 	lds	r26, 0x414D	; 0x80414d <serial2+0x3>
    6052:	b0 91 4e 41 	lds	r27, 0x414E	; 0x80414e <serial2+0x4>
    6056:	80 93 56 42 	sts	0x4256, r24	; 0x804256 <_ZL3Ram>
    605a:	90 93 57 42 	sts	0x4257, r25	; 0x804257 <_ZL3Ram+0x1>
    605e:	a0 93 58 42 	sts	0x4258, r26	; 0x804258 <_ZL3Ram+0x2>
    6062:	b0 93 59 42 	sts	0x4259, r27	; 0x804259 <_ZL3Ram+0x3>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    6066:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    606a:	8f 76       	andi	r24, 0x6F	; 111
    606c:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    6070:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    6072:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    6076:	11 e0       	ldi	r17, 0x01	; 1
    6078:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    607c:	61 e0       	ldi	r22, 0x01	; 1
    607e:	8a e4       	ldi	r24, 0x4A	; 74
    6080:	91 e4       	ldi	r25, 0x41	; 65
    6082:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
    6086:	80 93 4b 41 	sts	0x414B, r24	; 0x80414b <serial2+0x1>
    608a:	90 93 4c 41 	sts	0x414C, r25	; 0x80414c <serial2+0x2>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    608e:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6092:	8f 76       	andi	r24, 0x6F	; 111
    6094:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    6098:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    609a:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    609e:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    60a2:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    60a4:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    60a8:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    60aa:	10 93 a1 04 	sts	0x04A1, r17	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    60ae:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    60b2:	80 64       	ori	r24, 0x40	; 64
    60b4:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    60b8:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    60ba:	81 e0       	ldi	r24, 0x01	; 1
    60bc:	80 93 49 42 	sts	0x4249, r24	; 0x804249 <serial2+0xff>
			Count = count;
    60c0:	83 e0       	ldi	r24, 0x03	; 3
    60c2:	69 c2       	rjmp	.+1234   	; 0x6596 <__DATA_REGION_LENGTH__+0x2596>
			Com.CRCSend(HEADER_LEN);
		break;

		case CMD_READ_EE:
		{
			uint8_t n = Com.buf[DATA_POS+2];
    60c4:	10 91 4d 41 	lds	r17, 0x414D	; 0x80414d <serial2+0x3>
			uint16_t from = *(uint16_t*)(&Com.buf[DATA_POS]);
    60c8:	80 91 4b 41 	lds	r24, 0x414B	; 0x80414b <serial2+0x1>
    60cc:	90 91 4c 41 	lds	r25, 0x414C	; 0x80414c <serial2+0x2>
			uint8_t* dptr = &Com.buf[DATA_POS];
						
			if (from == 0) // newbat flash 0x8000
    60d0:	00 97       	sbiw	r24, 0x00	; 0
    60d2:	29 f4       	brne	.+10     	; 0x60de <__DATA_REGION_LENGTH__+0x20de>
			{
				memcpy(dptr, (const void*) 0x8400, n);
    60d4:	41 2f       	mov	r20, r17
    60d6:	50 e0       	ldi	r21, 0x00	; 0
    60d8:	60 e0       	ldi	r22, 0x00	; 0
    60da:	74 e8       	ldi	r23, 0x84	; 132
    60dc:	63 c0       	rjmp	.+198    	; 0x61a4 <__DATA_REGION_LENGTH__+0x21a4>
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 8)// vat_vol
    60de:	88 30       	cpi	r24, 0x08	; 8
    60e0:	91 05       	cpc	r25, r1
    60e2:	29 f4       	brne	.+10     	; 0x60ee <__DATA_REGION_LENGTH__+0x20ee>
		return true;
	}
    INLN void Read(uint16_t eeprom_adr, uint8_t *data, uint8_t size)
    {
        // Read operation will be stalled by hardware if any write is in progress
        memcpy(data, (uint8_t *)(EEPROM_START + eeprom_adr), size);
    60e4:	41 2f       	mov	r20, r17
    60e6:	50 e0       	ldi	r21, 0x00	; 0
    60e8:	68 e0       	ldi	r22, 0x08	; 8
    60ea:	74 e1       	ldi	r23, 0x14	; 20
    60ec:	5b c0       	rjmp	.+182    	; 0x61a4 <__DATA_REGION_LENGTH__+0x21a4>
			{
                eep.Read(EEP_OFFSET_VOLUME, dptr, n);
				//FLASH_read_eeprom_block((eeprom_adr_t) EEP_OFFSET_VOLUME, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 16)// eep_errors_t
    60ee:	80 31       	cpi	r24, 0x10	; 16
    60f0:	91 05       	cpc	r25, r1
    60f2:	29 f4       	brne	.+10     	; 0x60fe <__DATA_REGION_LENGTH__+0x20fe>
    60f4:	41 2f       	mov	r20, r17
    60f6:	50 e0       	ldi	r21, 0x00	; 0
    60f8:	60 e1       	ldi	r22, 0x10	; 16
    60fa:	74 e1       	ldi	r23, 0x14	; 20
    60fc:	53 c0       	rjmp	.+166    	; 0x61a4 <__DATA_REGION_LENGTH__+0x21a4>
			{
                eep.Read(EEP_OFFSET_ERR, dptr, n);
				//FLASH_read_eeprom_block((eeprom_adr_t) EEP_OFFSET_ERR, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 512) // eep_save_state_t + charge_t
    60fe:	81 15       	cp	r24, r1
    6100:	f2 e0       	ldi	r31, 0x02	; 2
    6102:	9f 07       	cpc	r25, r31
    6104:	29 f4       	brne	.+10     	; 0x6110 <__DATA_REGION_LENGTH__+0x2110>
    6106:	41 2f       	mov	r20, r17
    6108:	50 e0       	ldi	r21, 0x00	; 0
    610a:	60 e2       	ldi	r22, 0x20	; 32
    610c:	74 e1       	ldi	r23, 0x14	; 20
    610e:	4a c0       	rjmp	.+148    	; 0x61a4 <__DATA_REGION_LENGTH__+0x21a4>
			{
                eep.Read(EEP_OFFSET_KADR_CHARGE, dptr, n);
//				FLASH_read_eeprom_block((eeprom_adr_t) EEP_OFFSET_KADR_CHARGE, dptr, n);
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 1024) // daclevel (*(eep_nnk_dac_t*)0x8200)
    6110:	81 15       	cp	r24, r1
    6112:	04 e0       	ldi	r16, 0x04	; 4
    6114:	90 07       	cpc	r25, r16
    6116:	29 f4       	brne	.+10     	; 0x6122 <__DATA_REGION_LENGTH__+0x2122>
			{
				memcpy(dptr, (const void*) 0x8600, n);
    6118:	41 2f       	mov	r20, r17
    611a:	50 e0       	ldi	r21, 0x00	; 0
    611c:	60 e0       	ldi	r22, 0x00	; 0
    611e:	76 e8       	ldi	r23, 0x86	; 134
    6120:	41 c0       	rjmp	.+130    	; 0x61a4 <__DATA_REGION_LENGTH__+0x21a4>
				Com.CRCSend(n+HEADER_LEN);
			}
			else if (from == 2000)
    6122:	80 3d       	cpi	r24, 0xD0	; 208
    6124:	27 e0       	ldi	r18, 0x07	; 7
    6126:	92 07       	cpc	r25, r18
    6128:	a9 f5       	brne	.+106    	; 0x6194 <__DATA_REGION_LENGTH__+0x2194>
			{
				memcpy(dptr, (const void*) 0x8000, n);
    612a:	41 2f       	mov	r20, r17
    612c:	50 e0       	ldi	r21, 0x00	; 0
    612e:	60 e0       	ldi	r22, 0x00	; 0
    6130:	70 e8       	ldi	r23, 0x80	; 128
    6132:	8b e4       	ldi	r24, 0x4B	; 75
    6134:	91 e4       	ldi	r25, 0x41	; 65
    6136:	0e 94 5f 3a 	call	0x74be	; 0x74be <memcpy>
				Com.CRCSend(n+HEADER_LEN);
    613a:	01 e0       	ldi	r16, 0x01	; 1
    613c:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    613e:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6142:	8f 76       	andi	r24, 0x6F	; 111
    6144:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    6148:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    614a:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    614e:	ff 24       	eor	r15, r15
    6150:	f3 94       	inc	r15
    6152:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    6156:	60 2f       	mov	r22, r16
    6158:	8a e4       	ldi	r24, 0x4A	; 74
    615a:	91 e4       	ldi	r25, 0x41	; 65
    615c:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    6160:	e0 2f       	mov	r30, r16
    6162:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    6164:	e6 5b       	subi	r30, 0xB6	; 182
    6166:	fe 4b       	sbci	r31, 0xBE	; 190
    6168:	80 83       	st	Z, r24
    616a:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    616c:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    616e:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6172:	8f 76       	andi	r24, 0x6F	; 111
    6174:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    6178:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    617a:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    617e:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    6182:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    6184:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    6188:	83 fd       	sbrc	r24, 3
    618a:	b3 c1       	rjmp	.+870    	; 0x64f2 <__DATA_REGION_LENGTH__+0x24f2>
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    618c:	81 e0       	ldi	r24, 0x01	; 1
    618e:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
    6192:	af c1       	rjmp	.+862    	; 0x64f2 <__DATA_REGION_LENGTH__+0x24f2>
			}
			else if (from == 3000)
    6194:	88 3b       	cpi	r24, 0xB8	; 184
    6196:	3b e0       	ldi	r19, 0x0B	; 11
    6198:	93 07       	cpc	r25, r19
    619a:	a9 f4       	brne	.+42     	; 0x61c6 <__DATA_REGION_LENGTH__+0x21c6>
			{
				memcpy(dptr, (const void*) 0x8200, n);
    619c:	41 2f       	mov	r20, r17
    619e:	50 e0       	ldi	r21, 0x00	; 0
    61a0:	60 e0       	ldi	r22, 0x00	; 0
    61a2:	72 e8       	ldi	r23, 0x82	; 130
    61a4:	8b e4       	ldi	r24, 0x4B	; 75
    61a6:	91 e4       	ldi	r25, 0x41	; 65
    61a8:	0e 94 5f 3a 	call	0x74be	; 0x74be <memcpy>
				Com.CRCSend(n+HEADER_LEN);
    61ac:	01 e0       	ldi	r16, 0x01	; 1
    61ae:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    61b0:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    61b4:	8f 76       	andi	r24, 0x6F	; 111
    61b6:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    61ba:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    61bc:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    61c0:	ff 24       	eor	r15, r15
    61c2:	f3 94       	inc	r15
    61c4:	78 c1       	rjmp	.+752    	; 0x64b6 <__DATA_REGION_LENGTH__+0x24b6>
			}
			else if (from == 4000)
    61c6:	80 3a       	cpi	r24, 0xA0	; 160
    61c8:	9f 40       	sbci	r25, 0x0F	; 15
    61ca:	11 f0       	breq	.+4      	; 0x61d0 <__DATA_REGION_LENGTH__+0x21d0>
    61cc:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
{
	union rwreg_u rw;
	rw.wr.preambula = PRE_RREG;
	rw.wr.adr = READ_REGS_START;
	rw.wr.cnt = READ_REGS_CNT;
	Uart.buf[0] =rw.bt[1]; //h
    61d0:	80 ea       	ldi	r24, 0xA0	; 160
    61d2:	80 93 80 40 	sts	0x4080, r24	; 0x804080 <__data_end>
	Uart.buf[1] =rw.bt[0]; //l
    61d6:	87 e0       	ldi	r24, 0x07	; 7
    61d8:	80 93 81 40 	sts	0x4081, r24	; 0x804081 <__data_end+0x1>
	//      ( )	
	// WakeUp()     AddSyncFrameUserCmd
	// callback:  -     
	INLN void AddSyncFrameUserCmd(uint8_t cmd, adscallback_t callback)
	{
		UserCmd = cmd;
    61dc:	82 e0       	ldi	r24, 0x02	; 2
    61de:	80 93 de 43 	sts	0x43DE, r24	; 0x8043de <ads131>
		cbf = callback;
    61e2:	8e e8       	ldi	r24, 0x8E	; 142
    61e4:	96 e1       	ldi	r25, 0x16	; 22
    61e6:	80 93 df 43 	sts	0x43DF, r24	; 0x8043df <ads131+0x1>
    61ea:	90 93 e0 43 	sts	0x43E0, r25	; 0x8043e0 <ads131+0x2>
    61ee:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
		}
		break;

		case CMD_WRITE_EE:
		{
			uint16_t from = *(uint16_t*)(&Com.buf[DATA_POS]);
    61f2:	80 91 4b 41 	lds	r24, 0x414B	; 0x80414b <serial2+0x1>
    61f6:	90 91 4c 41 	lds	r25, 0x414C	; 0x80414c <serial2+0x2>
			uint8_t n = Com.Count-(HEADER_LEN+2+CRC_LEN);
    61fa:	00 91 4a 42 	lds	r16, 0x424A	; 0x80424a <serial2+0x100>
    61fe:	1b ef       	ldi	r17, 0xFB	; 251
    6200:	10 0f       	add	r17, r16
			uint8_t* dptr = &Com.buf[DATA_POS+2];
			
			
			wdt_disable();
    6202:	28 ed       	ldi	r18, 0xD8	; 216
    6204:	a8 95       	wdr
    6206:	24 bf       	out	0x34, r18	; 52
    6208:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
    620c:	20 7f       	andi	r18, 0xF0	; 240
    620e:	20 93 00 01 	sts	0x0100, r18	; 0x800100 <__TEXT_REGION_LENGTH__+0x7e0100>
			
			if (from == 0) // newbat flash 0x8000
    6212:	00 97       	sbiw	r24, 0x00	; 0
    6214:	81 f5       	brne	.+96     	; 0x6276 <__DATA_REGION_LENGTH__+0x2276>
			{
				eep_new_bat_t* b = (eep_new_bat_t*) dptr;
				if (b->ResetFlag == 1)
    6216:	80 91 4d 41 	lds	r24, 0x414D	; 0x80414d <serial2+0x3>
    621a:	81 30       	cpi	r24, 0x01	; 1
    621c:	09 f0       	breq	.+2      	; 0x6220 <__DATA_REGION_LENGTH__+0x2220>
    621e:	88 c0       	rjmp	.+272    	; 0x6330 <__DATA_REGION_LENGTH__+0x2330>
				{
					//	ltc2942.ResetCharge();
					float data = 0;
    6220:	19 82       	std	Y+1, r1	; 0x01
    6222:	1a 82       	std	Y+2, r1	; 0x02
    6224:	1b 82       	std	Y+3, r1	; 0x03
    6226:	1c 82       	std	Y+4, r1	; 0x04
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    6228:	ef 99       	sbic	0x1d, 7	; 29
    622a:	1b c0       	rjmp	.+54     	; 0x6262 <__DATA_REGION_LENGTH__+0x2262>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    622c:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    622e:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    6232:	83 70       	andi	r24, 0x03	; 3
    6234:	e1 f7       	brne	.-8      	; 0x622e <__DATA_REGION_LENGTH__+0x222e>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    6236:	83 e1       	ldi	r24, 0x13	; 19
    6238:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    623c:	10 92 26 14 	sts	0x1426, r1	; 0x801426 <__TEXT_REGION_LENGTH__+0x7e1426>
    6240:	8a 81       	ldd	r24, Y+2	; 0x02
    6242:	80 93 27 14 	sts	0x1427, r24	; 0x801427 <__TEXT_REGION_LENGTH__+0x7e1427>
    6246:	8b 81       	ldd	r24, Y+3	; 0x03
    6248:	80 93 28 14 	sts	0x1428, r24	; 0x801428 <__TEXT_REGION_LENGTH__+0x7e1428>
    624c:	8c 81       	ldd	r24, Y+4	; 0x04
    624e:	80 93 29 14 	sts	0x1429, r24	; 0x801429 <__TEXT_REGION_LENGTH__+0x7e1429>
            cnt--;
        } while (cnt != 0);

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    6252:	80 e0       	ldi	r24, 0x00	; 0
    6254:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    6258:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    625c:	83 70       	andi	r24, 0x03	; 3
    625e:	e1 f7       	brne	.-8      	; 0x6258 <__DATA_REGION_LENGTH__+0x2258>

        GPR.GPR1 &= ~BUSY_GPR1_BIT;
    6260:	ef 98       	cbi	0x1d, 7	; 29
					eep.SaveBytes(EEP_OFFSET_KADR_CHARGE + sizeof(save_state_t)
					+ offsetof(charge_t,AccCharge) , (uint8_t*) &data, sizeof(float));
					b->ResetFlag = 0;
    6262:	10 92 4d 41 	sts	0x414D, r1	; 0x80414d <serial2+0x3>
					FLASH_write_flash_n(0x400, dptr, n+2);
    6266:	4d ef       	ldi	r20, 0xFD	; 253
    6268:	40 0f       	add	r20, r16
    626a:	21 e0       	ldi	r18, 0x01	; 1
    626c:	6d e4       	ldi	r22, 0x4D	; 77
    626e:	71 e4       	ldi	r23, 0x41	; 65
    6270:	80 e0       	ldi	r24, 0x00	; 0
    6272:	94 e0       	ldi	r25, 0x04	; 4
    6274:	5b c0       	rjmp	.+182    	; 0x632c <__DATA_REGION_LENGTH__+0x232c>
				}
			}
			else if (from == 8) // vat_vol
    6276:	88 30       	cpi	r24, 0x08	; 8
    6278:	91 05       	cpc	r25, r1
    627a:	d1 f4       	brne	.+52     	; 0x62b0 <__DATA_REGION_LENGTH__+0x22b0>
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    627c:	ef 99       	sbic	0x1d, 7	; 29
    627e:	58 c0       	rjmp	.+176    	; 0x6330 <__DATA_REGION_LENGTH__+0x2330>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    6280:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    6282:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    6286:	83 70       	andi	r24, 0x03	; 3
    6288:	e1 f7       	brne	.-8      	; 0x6282 <__DATA_REGION_LENGTH__+0x2282>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    628a:	83 e1       	ldi	r24, 0x13	; 19
    628c:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    6290:	ad e4       	ldi	r26, 0x4D	; 77
    6292:	b1 e4       	ldi	r27, 0x41	; 65
    6294:	e8 e0       	ldi	r30, 0x08	; 8
    6296:	f4 e1       	ldi	r31, 0x14	; 20

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    6298:	8d 91       	ld	r24, X+
    629a:	81 93       	st	Z+, r24
            cnt--;
    629c:	11 50       	subi	r17, 0x01	; 1
        } while (cnt != 0);
    629e:	e1 f7       	brne	.-8      	; 0x6298 <__DATA_REGION_LENGTH__+0x2298>

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    62a0:	80 e0       	ldi	r24, 0x00	; 0
    62a2:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    62a6:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    62aa:	83 70       	andi	r24, 0x03	; 3
    62ac:	e1 f7       	brne	.-8      	; 0x62a6 <__DATA_REGION_LENGTH__+0x22a6>
    62ae:	1d c0       	rjmp	.+58     	; 0x62ea <__DATA_REGION_LENGTH__+0x22ea>
			{
				eep.SaveBytes(EEP_OFFSET_VOLUME, dptr, n);
			}
			else if (from == 512) // charge_t
    62b0:	81 15       	cp	r24, r1
    62b2:	52 e0       	ldi	r21, 0x02	; 2
    62b4:	95 07       	cpc	r25, r21
    62b6:	d9 f4       	brne	.+54     	; 0x62ee <__DATA_REGION_LENGTH__+0x22ee>
		while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));		
		ccp_write_spm((void *)&NVMCTRL.CTRLA, cmd);        
    }	
    INLN bool SaveBytes(uint16_t adr, void* vdata, uint8_t cnt)
    {
		if (GPR.GPR1 & BUSY_GPR1_BIT) return false;
    62b8:	ef 99       	sbic	0x1d, 7	; 29
    62ba:	3a c0       	rjmp	.+116    	; 0x6330 <__DATA_REGION_LENGTH__+0x2330>
		GPR.GPR1 |= BUSY_GPR1_BIT;
    62bc:	ef 9a       	sbi	0x1d, 7	; 29
        
        uint8_t* write = (uint8_t *) (EEPROM_START + adr);
        uint8_t* data = (uint8_t*) vdata;

        /* Wait for completion of previous operation */
        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    62be:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    62c2:	83 70       	andi	r24, 0x03	; 3
    62c4:	e1 f7       	brne	.-8      	; 0x62be <__DATA_REGION_LENGTH__+0x22be>

        /* Program the EEPROM with desired value(s) */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
    62c6:	83 e1       	ldi	r24, 0x13	; 19
    62c8:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>
    62cc:	ad e4       	ldi	r26, 0x4D	; 77
    62ce:	b1 e4       	ldi	r27, 0x41	; 65
    62d0:	e0 e2       	ldi	r30, 0x20	; 32
    62d2:	f4 e1       	ldi	r31, 0x14	; 20

        do {
            /* Write byte to EEPROM */
            *write++ = *data++;
    62d4:	8d 91       	ld	r24, X+
    62d6:	81 93       	st	Z+, r24
            cnt--;
    62d8:	11 50       	subi	r17, 0x01	; 1
        } while (cnt != 0);
    62da:	e1 f7       	brne	.-8      	; 0x62d4 <__DATA_REGION_LENGTH__+0x22d4>

        /* Clear the current command */
        ccp_write_spm((void *)&NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
    62dc:	80 e0       	ldi	r24, 0x00	; 0
    62de:	0e 94 04 19 	call	0x3208	; 0x3208 <ccp_write_spm.constprop.28>

        while (NVMCTRL.STATUS & (NVMCTRL_EEBUSY_bm | NVMCTRL_FBUSY_bm));
    62e2:	80 91 02 10 	lds	r24, 0x1002	; 0x801002 <__TEXT_REGION_LENGTH__+0x7e1002>
    62e6:	83 70       	andi	r24, 0x03	; 3
    62e8:	e1 f7       	brne	.-8      	; 0x62e2 <__DATA_REGION_LENGTH__+0x22e2>

        GPR.GPR1 &= ~BUSY_GPR1_BIT;
    62ea:	ef 98       	cbi	0x1d, 7	; 29
    62ec:	21 c0       	rjmp	.+66     	; 0x6330 <__DATA_REGION_LENGTH__+0x2330>
			{
				eep.SaveBytes(EEP_OFFSET_KADR_CHARGE, dptr, n);
			}
			else if (from == 1024) // daclevel (*(eep_nnk_dac_t*)0x8200)
    62ee:	81 15       	cp	r24, r1
    62f0:	64 e0       	ldi	r22, 0x04	; 4
    62f2:	96 07       	cpc	r25, r22
    62f4:	39 f4       	brne	.+14     	; 0x6304 <__DATA_REGION_LENGTH__+0x2304>
			{
				FLASH_write_flash_n(0x600, dptr, n);
    62f6:	21 e0       	ldi	r18, 0x01	; 1
    62f8:	41 2f       	mov	r20, r17
    62fa:	6d e4       	ldi	r22, 0x4D	; 77
    62fc:	71 e4       	ldi	r23, 0x41	; 65
    62fe:	80 e0       	ldi	r24, 0x00	; 0
    6300:	96 e0       	ldi	r25, 0x06	; 6
    6302:	14 c0       	rjmp	.+40     	; 0x632c <__DATA_REGION_LENGTH__+0x232c>
			}
			else if (from == 2000) // daclevel (*(eep_nnk_dac_t*)0x8200)
    6304:	80 3d       	cpi	r24, 0xD0	; 208
    6306:	77 e0       	ldi	r23, 0x07	; 7
    6308:	97 07       	cpc	r25, r23
    630a:	39 f4       	brne	.+14     	; 0x631a <__DATA_REGION_LENGTH__+0x231a>
			{
				FLASH_write_flash_n(0, dptr, n);
    630c:	21 e0       	ldi	r18, 0x01	; 1
    630e:	41 2f       	mov	r20, r17
    6310:	6d e4       	ldi	r22, 0x4D	; 77
    6312:	71 e4       	ldi	r23, 0x41	; 65
    6314:	80 e0       	ldi	r24, 0x00	; 0
    6316:	90 e0       	ldi	r25, 0x00	; 0
    6318:	09 c0       	rjmp	.+18     	; 0x632c <__DATA_REGION_LENGTH__+0x232c>
			}
			else if (from == 3000) // daclevel (*(eep_nnk_dac_t*)0x8200)
    631a:	88 3b       	cpi	r24, 0xB8	; 184
    631c:	9b 40       	sbci	r25, 0x0B	; 11
    631e:	41 f4       	brne	.+16     	; 0x6330 <__DATA_REGION_LENGTH__+0x2330>
			{
				FLASH_write_flash_n(0x200, dptr, n);
    6320:	21 e0       	ldi	r18, 0x01	; 1
    6322:	41 2f       	mov	r20, r17
    6324:	6d e4       	ldi	r22, 0x4D	; 77
    6326:	71 e4       	ldi	r23, 0x41	; 65
    6328:	80 e0       	ldi	r24, 0x00	; 0
    632a:	92 e0       	ldi	r25, 0x02	; 2
    632c:	0e 94 98 19 	call	0x3330	; 0x3330 <_Z19FLASH_write_flash_njPhhb>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    6330:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6334:	8f 76       	andi	r24, 0x6F	; 111
    6336:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    633a:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    633c:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    6340:	11 e0       	ldi	r17, 0x01	; 1
    6342:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    6346:	61 e0       	ldi	r22, 0x01	; 1
    6348:	8a e4       	ldi	r24, 0x4A	; 74
    634a:	91 e4       	ldi	r25, 0x41	; 65
    634c:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
    6350:	80 93 4b 41 	sts	0x414B, r24	; 0x80414b <serial2+0x1>
    6354:	90 93 4c 41 	sts	0x414C, r25	; 0x80414c <serial2+0x2>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    6358:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    635c:	8f 76       	andi	r24, 0x6F	; 111
    635e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    6362:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    6364:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    6368:	10 93 06 0b 	sts	0x0B06, r17	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    636c:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    636e:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    6372:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    6374:	10 93 a1 04 	sts	0x04A1, r17	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    6378:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    637c:	80 64       	ori	r24, 0x40	; 64
    637e:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    6382:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    6384:	81 e0       	ldi	r24, 0x01	; 1
    6386:	80 93 49 42 	sts	0x4249, r24	; 0x804249 <serial2+0xff>
			Count = count;
    638a:	83 e0       	ldi	r24, 0x03	; 3
    638c:	80 93 4a 42 	sts	0x424A, r24	; 0x80424a <serial2+0x100>
			UART.TXDATAL = buf[0];
    6390:	80 91 4a 41 	lds	r24, 0x414A	; 0x80414a <serial2>
    6394:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
			}
			Com.CRCSend(HEADER_LEN);
			
			UpdateFromEEP();						
    6398:	0e 94 33 1d 	call	0x3a66	; 0x3a66 <_ZL13UpdateFromEEPv>
    639c:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
		}
		break;
		
		case CMD_WORK:
			saveLen = Com.buf[DATA_POS];
    63a0:	10 91 4b 41 	lds	r17, 0x414B	; 0x80414b <serial2+0x1>
    63a4:	10 93 4d 42 	sts	0x424D, r17	; 0x80424d <_ZL7saveLen>
			TestModeTimer = 5;
    63a8:	85 e0       	ldi	r24, 0x05	; 5
    63aa:	80 93 4f 42 	sts	0x424F, r24	; 0x80424f <_ZL13TestModeTimer>
    63ae:	80 91 64 04 	lds	r24, 0x0464	; 0x800464 <__TEXT_REGION_LENGTH__+0x7e0464>
			if (saveLen > (sizeof(uint32_t)+sizeof(uint8_t)))
    63b2:	16 30       	cpi	r17, 0x06	; 6
    63b4:	08 f4       	brcc	.+2      	; 0x63b8 <__DATA_REGION_LENGTH__+0x23b8>
    63b6:	5a c0       	rjmp	.+180    	; 0x646c <__DATA_REGION_LENGTH__+0x246c>
			{
				if (!Powered()) 
    63b8:	84 ff       	sbrs	r24, 4
				{
					WakeUp();
    63ba:	0e 94 ae 18 	call	0x315c	; 0x315c <_ZL6WakeUpv>
				}
				workData.AppState |= 0x80;				
    63be:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    63c2:	80 68       	ori	r24, 0x80	; 128
    63c4:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    63c8:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    63cc:	8f 76       	andi	r24, 0x6F	; 111
    63ce:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    63d2:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    63d4:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    63d8:	ff 24       	eor	r15, r15
    63da:	f3 94       	inc	r15
    63dc:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	    startTxD(n+2);
    }
    INLN void CRCSend(void* src, uint8_t n)
    {
		disableRxD();
	    memcpy(&buf[DATA_POS], src, n);
    63e0:	41 2f       	mov	r20, r17
    63e2:	50 e0       	ldi	r21, 0x00	; 0
    63e4:	60 e0       	ldi	r22, 0x00	; 0
    63e6:	70 e4       	ldi	r23, 0x40	; 64
    63e8:	8b e4       	ldi	r24, 0x4B	; 75
    63ea:	91 e4       	ldi	r25, 0x41	; 65
    63ec:	0e 94 5f 3a 	call	0x74be	; 0x74be <memcpy>
	    CRCSend(n+HEADER_LEN);
    63f0:	01 e0       	ldi	r16, 0x01	; 1
    63f2:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    63f4:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    63f8:	8f 76       	andi	r24, 0x6F	; 111
    63fa:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    63fe:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    6400:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    6404:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    6408:	60 2f       	mov	r22, r16
    640a:	8a e4       	ldi	r24, 0x4A	; 74
    640c:	91 e4       	ldi	r25, 0x41	; 65
    640e:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    6412:	e0 2f       	mov	r30, r16
    6414:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    6416:	e6 5b       	subi	r30, 0xB6	; 182
    6418:	fe 4b       	sbci	r31, 0xBE	; 190
    641a:	80 83       	st	Z, r24
    641c:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    641e:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    6420:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6424:	8f 76       	andi	r24, 0x6F	; 111
    6426:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    642a:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    642c:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    6430:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    6434:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    6436:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    643a:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    643c:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    6440:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6444:	80 64       	ori	r24, 0x40	; 64
    6446:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    644a:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    644c:	81 e0       	ldi	r24, 0x01	; 1
    644e:	80 93 49 42 	sts	0x4249, r24	; 0x804249 <serial2+0xff>
			Count = count;
    6452:	10 93 4a 42 	sts	0x424A, r17	; 0x80424a <serial2+0x100>
			UART.TXDATAL = buf[0];
    6456:	80 91 4a 41 	lds	r24, 0x414A	; 0x80414a <serial2>
    645a:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
				Com.CRCSend(&workData, saveLen);
				workData.AppState &= ~0x80;
    645e:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    6462:	8f 77       	andi	r24, 0x7F	; 127
    6464:	80 93 00 40 	sts	0x4000, r24	; 0x804000 <__DATA_REGION_ORIGIN__>
    6468:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
			}
			else 
			{
				if (Powered() && (workData.AppState != APP_WORK)) StandBy(false);
    646c:	84 ff       	sbrs	r24, 4
    646e:	05 c0       	rjmp	.+10     	; 0x647a <__DATA_REGION_LENGTH__+0x247a>
    6470:	80 91 00 40 	lds	r24, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    6474:	83 30       	cpi	r24, 0x03	; 3
    6476:	09 f0       	breq	.+2      	; 0x647a <__DATA_REGION_LENGTH__+0x247a>
    6478:	96 c0       	rjmp	.+300    	; 0x65a6 <__DATA_REGION_LENGTH__+0x25a6>
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    647a:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    647e:	8f 76       	andi	r24, 0x6F	; 111
    6480:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    6484:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    6486:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    648a:	ff 24       	eor	r15, r15
    648c:	f3 94       	inc	r15
    648e:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	    startTxD(n+2);
    }
    INLN void CRCSend(void* src, uint8_t n)
    {
		disableRxD();
	    memcpy(&buf[DATA_POS], src, n);
    6492:	41 2f       	mov	r20, r17
    6494:	50 e0       	ldi	r21, 0x00	; 0
    6496:	60 e0       	ldi	r22, 0x00	; 0
    6498:	70 e4       	ldi	r23, 0x40	; 64
    649a:	8b e4       	ldi	r24, 0x4B	; 75
    649c:	91 e4       	ldi	r25, 0x41	; 65
    649e:	0e 94 5f 3a 	call	0x74be	; 0x74be <memcpy>
	    CRCSend(n+HEADER_LEN);
    64a2:	01 e0       	ldi	r16, 0x01	; 1
    64a4:	01 0f       	add	r16, r17
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    64a6:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    64aa:	8f 76       	andi	r24, 0x6F	; 111
    64ac:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    64b0:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    64b2:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    64b6:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    64ba:	60 2f       	mov	r22, r16
    64bc:	8a e4       	ldi	r24, 0x4A	; 74
    64be:	91 e4       	ldi	r25, 0x41	; 65
    64c0:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    64c4:	e0 2f       	mov	r30, r16
    64c6:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    64c8:	e6 5b       	subi	r30, 0xB6	; 182
    64ca:	fe 4b       	sbci	r31, 0xBE	; 190
    64cc:	80 83       	st	Z, r24
    64ce:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    64d0:	1d 5f       	subi	r17, 0xFD	; 253
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    64d2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    64d6:	8f 76       	andi	r24, 0x6F	; 111
    64d8:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    64dc:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    64de:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    64e2:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    64e6:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    64e8:	80 91 45 08 	lds	r24, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    64ec:	83 ff       	sbrs	r24, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    64ee:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    64f2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    64f6:	80 64       	ori	r24, 0x40	; 64
    64f8:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    64fc:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    64fe:	81 e0       	ldi	r24, 0x01	; 1
    6500:	80 93 49 42 	sts	0x4249, r24	; 0x804249 <serial2+0xff>
			Count = count;
    6504:	10 93 4a 42 	sts	0x424A, r17	; 0x80424a <serial2+0x100>
    6508:	48 c0       	rjmp	.+144    	; 0x659a <__DATA_REGION_LENGTH__+0x259a>
				Com.CRCSend(&workData, saveLen);
			}
		break;
		case CMD_INFO:
			Com.CRCSend(ReadMetaData(&Com.buf[DATA_POS], Com.buf[DATA_POS], (Com.Count == HEADER_LEN+1+2+2)? *(uint16_t*)(&Com.buf[DATA_POS+1]): 0)+HEADER_LEN);
    650a:	80 91 4a 42 	lds	r24, 0x424A	; 0x80424a <serial2+0x100>
    650e:	86 30       	cpi	r24, 0x06	; 6
    6510:	21 f4       	brne	.+8      	; 0x651a <__DATA_REGION_LENGTH__+0x251a>
    6512:	60 91 4c 41 	lds	r22, 0x414C	; 0x80414c <serial2+0x2>
    6516:	70 91 4d 41 	lds	r23, 0x414D	; 0x80414d <serial2+0x3>
    651a:	00 91 4b 41 	lds	r16, 0x414B	; 0x80414b <serial2+0x1>
84,101,115,108,97,32,87,84,62,48,0,145,6,160,1,0,162,250,0,132,7,25,129,7,26,161,
32,0,130,7,22,131};

inline uint8_t ReadMetaData(uint8_t* p, uint8_t n, uint16_t from)
{
	memcpy_P(p, (uint8_t*) &cmetaAll + from, n);	
    651e:	40 2f       	mov	r20, r16
    6520:	50 e0       	ldi	r21, 0x00	; 0
    6522:	6c 50       	subi	r22, 0x0C	; 12
    6524:	7f 4d       	sbci	r23, 0xDF	; 223
    6526:	8b e4       	ldi	r24, 0x4B	; 75
    6528:	91 e4       	ldi	r25, 0x41	; 65
    652a:	0e 94 56 3a 	call	0x74ac	; 0x74ac <memcpy_P>
    652e:	11 e0       	ldi	r17, 0x01	; 1
    6530:	10 0f       	add	r17, r16
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    6532:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6536:	8f 76       	andi	r24, 0x6F	; 111
    6538:	80 93 46 08 	sts	0x0846, r24	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    653c:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    653e:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    6542:	ff 24       	eor	r15, r15
    6544:	f3 94       	inc	r15
    6546:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
	    *pn = CRC(buf, n);
    654a:	61 2f       	mov	r22, r17
    654c:	8a e4       	ldi	r24, 0x4A	; 74
    654e:	91 e4       	ldi	r25, 0x41	; 65
    6550:	0e 94 9f 13 	call	0x273e	; 0x273e <crc16>
	
	
    INLN void CRCSend(uint8_t n)
    {
		disableRxD();
		uint16_t* pn = (uint16_t*)(&buf[n]);		
    6554:	e1 2f       	mov	r30, r17
    6556:	f0 e0       	ldi	r31, 0x00	; 0
	    *pn = CRC(buf, n);
    6558:	e6 5b       	subi	r30, 0xB6	; 182
    655a:	fe 4b       	sbci	r31, 0xBE	; 190
    655c:	80 83       	st	Z, r24
    655e:	91 83       	std	Z+1, r25	; 0x01
	    startTxD(n+2);
    6560:	83 e0       	ldi	r24, 0x03	; 3
    6562:	80 0f       	add	r24, r16
		UART.CTRLB |= USART_RXEN_bm;
		#endif
	}
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
    6564:	90 91 46 08 	lds	r25, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6568:	9f 76       	andi	r25, 0x6F	; 111
    656a:	90 93 46 08 	sts	0x0846, r25	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
	{
		GPR.GPR1 |= (1 << usartNo);
	}
	INLN void unlock(void)
	{
		GPR.GPR1 &= ~(1 << usartNo);
    656e:	ea 98       	cbi	0x1d, 2	; 29
	INLN void disableRxD(void)
	{
		UART.CTRLB &= ~(USART_RXEN_bm | USART_SFDEN_bm);	
		unlock();
		//stop timer
		TB.CTRLA = 0;
    6570:	10 92 00 0b 	sts	0x0B00, r1	; 0x800b00 <__TEXT_REGION_LENGTH__+0x7e0b00>
		TB.INTFLAGS = TCB_CAPT_bm;
    6574:	f0 92 06 0b 	sts	0x0B06, r15	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
	{
		GPR.GPR0 |= (1 << usartNo);
	}
	INLN void clrReadyRxD(void)
	{
		GPR.GPR0 &= ~(1 << usartNo);
    6578:	e2 98       	cbi	0x1c, 2	; 28
		TB.CTRLA = 0;
		TB.INTFLAGS = TCB_CAPT_bm;
	}
	INLN void enableTxD(void)
	{
		if (!(UART.CTRLA & USART_LBME_bm))
    657a:	90 91 45 08 	lds	r25, 0x0845	; 0x800845 <__TEXT_REGION_LENGTH__+0x7e0845>
    657e:	93 ff       	sbrs	r25, 3
		{
			PORT_t* p = getUsartPort();
			p->DIRSET = 1 << PINS;
    6580:	f0 92 a1 04 	sts	0x04A1, r15	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		}
		UART.CTRLB |= USART_TXEN_bm;
    6584:	90 91 46 08 	lds	r25, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
    6588:	90 64       	ori	r25, 0x40	; 64
    658a:	90 93 46 08 	sts	0x0846, r25	; 0x800846 <__TEXT_REGION_LENGTH__+0x7e0846>
		}
	}
	
	INLN void lock(void)
	{
		GPR.GPR1 |= (1 << usartNo);
    658e:	ea 9a       	sbi	0x1d, 2	; 29
		{		
			disableRxD(); // flash all Rx buffers stop rx
			clrReadyRxD();
			enableTxD();
			lock();
			cnt = 1;
    6590:	91 e0       	ldi	r25, 0x01	; 1
    6592:	90 93 49 42 	sts	0x4249, r25	; 0x804249 <serial2+0xff>
			Count = count;
    6596:	80 93 4a 42 	sts	0x424A, r24	; 0x80424a <serial2+0x100>
			UART.TXDATAL = buf[0];
    659a:	80 91 4a 41 	lds	r24, 0x414A	; 0x80414a <serial2>
    659e:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7e0842>
    65a2:	0c 94 d0 21 	jmp	0x43a0	; 0x43a0 <__DATA_REGION_LENGTH__+0x3a0>
				Com.CRCSend(&workData, saveLen);
				workData.AppState &= ~0x80;
			}
			else 
			{
				if (Powered() && (workData.AppState != APP_WORK)) StandBy(false);
    65a6:	80 e0       	ldi	r24, 0x00	; 0
    65a8:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <_ZL7StandByb>
    65ac:	66 cf       	rjmp	.-308    	; 0x647a <__DATA_REGION_LENGTH__+0x247a>

000065ae <_ZN8twi_im_tILh0ELh2EE14I2C_EVENT_STOPEv>:
	retEventState = I2C_EVENT_RESET();
	
	return retEventState;
}

 i2c_event_states_t I2C_EVENT_STOP(void)
    65ae:	dc 01       	movw	r26, r24
	return I2C_STATE_IDLE;
}

INLN void CommandUpdate(TWI_MCMD_t cmd)
{
	TWI.MCTRLB = (TWI.MCTRLB & ~TWI_MCMD_gm) | cmd;
    65b0:	e0 e0       	ldi	r30, 0x00	; 0
    65b2:	f9 e0       	ldi	r31, 0x09	; 9
    65b4:	84 81       	ldd	r24, Z+4	; 0x04
    65b6:	83 60       	ori	r24, 0x03	; 3
    65b8:	84 83       	std	Z+4, r24	; 0x04
	{
		GPR.GPR1 |= (1 << (twiNo+5));
	}
	INLN void _busy_off(void)
	{
		GPR.GPR1 &= ~ (1 << (twiNo+5));
    65ba:	ed 98       	cbi	0x1d, 5	; 29
private:

void Close(void)
{
	_busy_off(); //busy = false;
	address = 0xFF;
    65bc:	8f ef       	ldi	r24, 0xFF	; 255
    65be:	90 e0       	ldi	r25, 0x00	; 0
    65c0:	8d 93       	st	X+, r24
    65c2:	9c 93       	st	X, r25
    65c4:	11 97       	sbiw	r26, 0x01	; 1
	writePtr = NULL;
    65c6:	12 96       	adiw	r26, 0x02	; 2
    65c8:	1d 92       	st	X+, r1
    65ca:	1c 92       	st	X, r1
    65cc:	13 97       	sbiw	r26, 0x03	; 3
	readPtr = NULL;
    65ce:	15 96       	adiw	r26, 0x05	; 5
    65d0:	1d 92       	st	X+, r1
    65d2:	1c 92       	st	X, r1
    65d4:	16 97       	sbiw	r26, 0x06	; 6
	state = I2C_STATE_IDLE;
    65d6:	1a 96       	adiw	r26, 0x0a	; 10
    65d8:	1c 92       	st	X, r1
	// Clear interrupt status
	TWI.MSTATUS = (TWI_RIF_bm | TWI_WIF_bm);
    65da:	80 ec       	ldi	r24, 0xC0	; 192
    65dc:	85 83       	std	Z+5, r24	; 0x05
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    65de:	81 e0       	ldi	r24, 0x01	; 1
    65e0:	85 83       	std	Z+5, r24	; 0x05
	// Send stop
	CommandUpdate(TWI_MCMD_STOP_gc);
	Close();
	
	return I2C_STATE_IDLE;
}
    65e2:	80 e0       	ldi	r24, 0x00	; 0
    65e4:	08 95       	ret

000065e6 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>:
 void WriteStart(void)
{
	state = I2C_EVENT_SEND_WR_ADDR();
}

i2c_event_states_t TWI_eventTable(i2c_event_states_t s)
    65e6:	dc 01       	movw	r26, r24
{
	switch (s)
    65e8:	46 2f       	mov	r20, r22
    65ea:	50 e0       	ldi	r21, 0x00	; 0
    65ec:	49 30       	cpi	r20, 0x09	; 9
    65ee:	51 05       	cpc	r21, r1
    65f0:	08 f0       	brcs	.+2      	; 0x65f4 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xe>
    65f2:	83 c0       	rjmp	.+262    	; 0x66fa <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x114>
    65f4:	fa 01       	movw	r30, r20
    65f6:	e5 5e       	subi	r30, 0xE5	; 229
    65f8:	fc 4e       	sbci	r31, 0xEC	; 236
    65fa:	0c 94 a0 34 	jmp	0x6940	; 0x6940 <__tablejump2__>
	{
		GPR.GPR1 |= (1 << (twiNo+5));
	}
	INLN void _busy_off(void)
	{
		GPR.GPR1 &= ~ (1 << (twiNo+5));
    65fe:	ed 98       	cbi	0x1d, 5	; 29
/* I2C Event interfaces */
 i2c_event_states_t I2C_EVENT_IDLE(void)
{
	_busy_off(); //busy = false;
	// Force bus to go in idle state
	TWI.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    6600:	81 e0       	ldi	r24, 0x01	; 1
    6602:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>

i2c_event_states_t TWI_eventTable(i2c_event_states_t s)
{
	switch (s)
	{
     case I2C_STATE_IDLE: return I2C_EVENT_IDLE();
    6606:	88 e0       	ldi	r24, 0x08	; 8
    6608:	08 95       	ret
	return I2C_STATE_RESET;
}

 i2c_event_states_t I2C_EVENT_SEND_RD_ADDR(void)
{
	TWI.MADDR = (uint8_t) ((address << 1) | 1U);
    660a:	8c 91       	ld	r24, X
    660c:	88 0f       	add	r24, r24
    660e:	81 60       	ori	r24, 0x01	; 1
    6610:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    6614:	57 c0       	rjmp	.+174    	; 0x66c4 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xde>
	return I2C_STATE_RX;
}

 i2c_event_states_t I2C_EVENT_SEND_WR_ADDR(void)
{
	TWI.MADDR = (uint8_t) (address << 1);
    6616:	8c 91       	ld	r24, X
    6618:	88 0f       	add	r24, r24
    661a:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    661e:	19 c0       	rjmp	.+50     	; 0x6652 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x6c>

 i2c_event_states_t I2C_EVENT_TX(void)
{
	i2c_event_states_t retEventState = I2C_STATE_TX;

	if (0U != writeLength)
    6620:	14 96       	adiw	r26, 0x04	; 4
    6622:	8c 91       	ld	r24, X
    6624:	14 97       	sbiw	r26, 0x04	; 4
    6626:	88 23       	and	r24, r24
    6628:	b1 f0       	breq	.+44     	; 0x6656 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x70>
	{
		writeLength--;
    662a:	81 50       	subi	r24, 0x01	; 1
    662c:	14 96       	adiw	r26, 0x04	; 4
    662e:	8c 93       	st	X, r24
    6630:	14 97       	sbiw	r26, 0x04	; 4
		TWI.MDATA = *writePtr;
    6632:	12 96       	adiw	r26, 0x02	; 2
    6634:	ed 91       	ld	r30, X+
    6636:	fc 91       	ld	r31, X
    6638:	13 97       	sbiw	r26, 0x03	; 3
    663a:	80 81       	ld	r24, Z
    663c:	80 93 08 09 	sts	0x0908, r24	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
		writePtr++;
    6640:	12 96       	adiw	r26, 0x02	; 2
    6642:	8d 91       	ld	r24, X+
    6644:	9c 91       	ld	r25, X
    6646:	13 97       	sbiw	r26, 0x03	; 3
    6648:	01 96       	adiw	r24, 0x01	; 1
    664a:	12 96       	adiw	r26, 0x02	; 2
    664c:	8d 93       	st	X+, r24
    664e:	9c 93       	st	X, r25
    6650:	13 97       	sbiw	r26, 0x03	; 3
		retEventState = I2C_STATE_TX;
    6652:	83 e0       	ldi	r24, 0x03	; 3
    6654:	08 95       	ret
	}
	else
	{
		if (switchToRead)
    6656:	18 96       	adiw	r26, 0x08	; 8
    6658:	8c 91       	ld	r24, X
    665a:	18 97       	sbiw	r26, 0x08	; 8
    665c:	88 23       	and	r24, r24
    665e:	09 f4       	brne	.+2      	; 0x6662 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x7c>
    6660:	44 c0       	rjmp	.+136    	; 0x66ea <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x104>
		{
			switchToRead = false;
    6662:	18 96       	adiw	r26, 0x08	; 8
    6664:	1c 92       	st	X, r1
			retEventState = I2C_STATE_SEND_RD_ADDR;
    6666:	81 e0       	ldi	r24, 0x01	; 1
    6668:	08 95       	ret

 i2c_event_states_t I2C_EVENT_RX(void)
{
	i2c_event_states_t retEventState = I2C_STATE_RX;

	if (readLength == 1U)
    666a:	17 96       	adiw	r26, 0x07	; 7
    666c:	8c 91       	ld	r24, X
    666e:	17 97       	sbiw	r26, 0x07	; 7
    6670:	81 30       	cpi	r24, 0x01	; 1
    6672:	21 f4       	brne	.+8      	; 0x667c <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x96>
	{
		// Next byte will be last to be received, setup NACK
		TWI.MCTRLB |= TWI_ACKACT_bm;
    6674:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    6678:	84 60       	ori	r24, 0x04	; 4
    667a:	03 c0       	rjmp	.+6      	; 0x6682 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0x9c>
	}
	else
	{
		// More bytes to receive, setup ACK
		TWI.MCTRLB &= ~TWI_ACKACT_bm;
    667c:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    6680:	8b 7f       	andi	r24, 0xFB	; 251
    6682:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
	}

	if (0U != --readLength)
    6686:	17 96       	adiw	r26, 0x07	; 7
    6688:	8c 91       	ld	r24, X
    668a:	17 97       	sbiw	r26, 0x07	; 7
    668c:	81 50       	subi	r24, 0x01	; 1
    668e:	17 96       	adiw	r26, 0x07	; 7
    6690:	8c 93       	st	X, r24
    6692:	17 97       	sbiw	r26, 0x07	; 7
    6694:	15 96       	adiw	r26, 0x05	; 5
    6696:	ed 91       	ld	r30, X+
    6698:	fc 91       	ld	r31, X
    669a:	16 97       	sbiw	r26, 0x06	; 6
    669c:	88 23       	and	r24, r24
    669e:	a1 f0       	breq	.+40     	; 0x66c8 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t+0xe2>
	{
		*readPtr = TWI.MDATA;
    66a0:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    66a4:	80 83       	st	Z, r24
		readPtr++;
    66a6:	15 96       	adiw	r26, 0x05	; 5
    66a8:	8d 91       	ld	r24, X+
    66aa:	9c 91       	ld	r25, X
    66ac:	16 97       	sbiw	r26, 0x06	; 6
    66ae:	01 96       	adiw	r24, 0x01	; 1
    66b0:	15 96       	adiw	r26, 0x05	; 5
    66b2:	8d 93       	st	X+, r24
    66b4:	9c 93       	st	X, r25
    66b6:	16 97       	sbiw	r26, 0x06	; 6
	return I2C_STATE_IDLE;
}

INLN void CommandUpdate(TWI_MCMD_t cmd)
{
	TWI.MCTRLB = (TWI.MCTRLB & ~TWI_MCMD_gm) | cmd;
    66b8:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    66bc:	8c 7f       	andi	r24, 0xFC	; 252
    66be:	82 60       	ori	r24, 0x02	; 2
    66c0:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
	{
		*readPtr = TWI.MDATA;
		readPtr++;
		// Execute Acknowledge Action followed by a byte read operation
		CommandUpdate(TWI_MCMD_RECVTRANS_gc);
		retEventState = I2C_STATE_RX;
    66c4:	84 e0       	ldi	r24, 0x04	; 4
    66c6:	08 95       	ret
	}
	else
	{
		*readPtr = TWI.MDATA;
    66c8:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    66cc:	80 83       	st	Z, r24
		readPtr++;
    66ce:	15 96       	adiw	r26, 0x05	; 5
    66d0:	8d 91       	ld	r24, X+
    66d2:	9c 91       	ld	r25, X
    66d4:	16 97       	sbiw	r26, 0x06	; 6
    66d6:	01 96       	adiw	r24, 0x01	; 1
    66d8:	15 96       	adiw	r26, 0x05	; 5
    66da:	8d 93       	st	X+, r24
    66dc:	9c 93       	st	X, r25
    66de:	16 97       	sbiw	r26, 0x06	; 6
		// Next byte will be last to be received, setup NACK
		TWI.MCTRLB |= TWI_ACKACT_bm;
    66e0:	80 91 04 09 	lds	r24, 0x0904	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
    66e4:	84 60       	ori	r24, 0x04	; 4
    66e6:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
		retEventState = I2C_EVENT_STOP();
    66ea:	cd 01       	movw	r24, r26
    66ec:	0c 94 d7 32 	jmp	0x65ae	; 0x65ae <_ZN8twi_im_tILh0ELh2EE14I2C_EVENT_STOPEv>
 i2c_event_states_t I2C_EVENT_ERROR(void)
{
	// Clear bus collision status flag
	i2c_event_states_t retEventState = I2C_STATE_ERROR;
	// Clear interrupt status
	TWI.MSTATUS = (TWI_RIF_bm | TWI_WIF_bm);
    66f0:	80 ec       	ldi	r24, 0xC0	; 192
    66f2:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
     case I2C_STATE_TX: return I2C_EVENT_TX();
     case I2C_STATE_RX: return I2C_EVENT_RX();
     case I2C_STATE_NACK: return I2C_EVENT_NACK();
     case I2C_STATE_ERROR: return I2C_EVENT_ERROR();
     case I2C_STATE_STOP: return I2C_EVENT_STOP();
     case I2C_STATE_RESET: return I2C_EVENT_RESET();
    66f6:	0c 94 f9 18 	jmp	0x31f2	; 0x31f2 <_ZN8twi_im_tILh0ELh2EE15I2C_EVENT_RESETEv.isra.24>
	 default: return I2C_STATE_IDLE;		
    66fa:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    66fc:	08 95       	ret

000066fe <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv>:
 void EventHandler(void)
{
	state = TWI_eventTable(state);
}

 void ErrorEventHandler(void)
    66fe:	cf 93       	push	r28
    6700:	df 93       	push	r29
    6702:	ec 01       	movw	r28, r24
{
	// Check the bus error
	if ((TWI.MSTATUS & TWI_BUSERR_bm) || (TWI.MSTATUS & TWI_ARBLOST_bm))
    6704:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    6708:	82 fd       	sbrc	r24, 2
    670a:	10 c0       	rjmp	.+32     	; 0x672c <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x2e>
    670c:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    6710:	83 fd       	sbrc	r24, 3
    6712:	0c c0       	rjmp	.+24     	; 0x672c <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x2e>
		
		// Clear the error flags
		TWI.MSTATUS = (TWI_BUSERR_bm | TWI_ARBLOST_bm);
	}
	// Check if address NAK
	else if ((TWI.MADDR) && (TWI.MSTATUS & TWI_RXACK_bm))
    6714:	80 91 07 09 	lds	r24, 0x0907	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
    6718:	88 23       	and	r24, r24
    671a:	f1 f0       	breq	.+60     	; 0x6758 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x5a>
    671c:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    6720:	84 ff       	sbrs	r24, 4
    6722:	1a c0       	rjmp	.+52     	; 0x6758 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x5a>
	{
		state = I2C_STATE_NACK;
    6724:	85 e0       	ldi	r24, 0x05	; 5
    6726:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_ADDR_NACK;
    6728:	81 e0       	ldi	r24, 0x01	; 1
    672a:	21 c0       	rjmp	.+66     	; 0x676e <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x70>
 void ErrorEventHandler(void)
{
	// Check the bus error
	if ((TWI.MSTATUS & TWI_BUSERR_bm) || (TWI.MSTATUS & TWI_ARBLOST_bm))
	{
		state = I2C_STATE_ERROR;
    672c:	86 e0       	ldi	r24, 0x06	; 6
    672e:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_BUS_COLLISION;
    6730:	83 e0       	ldi	r24, 0x03	; 3
    6732:	89 87       	std	Y+9, r24	; 0x09
		
		// Clear the error flags
		TWI.MSTATUS = (TWI_BUSERR_bm | TWI_ARBLOST_bm);
    6734:	8c e0       	ldi	r24, 0x0C	; 12
    6736:	80 93 05 09 	sts	0x0905, r24	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
	else
	{
		// No action required
	}
	
	state = TWI_eventTable(state);
    673a:	6a 85       	ldd	r22, Y+10	; 0x0a
    673c:	ce 01       	movw	r24, r28
    673e:	0e 94 f3 32 	call	0x65e6	; 0x65e6 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>
    6742:	8a 87       	std	Y+10, r24	; 0x0a
	
	if(errorState != I2C_ERROR_NONE)
    6744:	89 85       	ldd	r24, Y+9	; 0x09
    6746:	88 23       	and	r24, r24
    6748:	a1 f0       	breq	.+40     	; 0x6772 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x74>
	{
		if (Callback != NULL)
    674a:	eb 85       	ldd	r30, Y+11	; 0x0b
    674c:	fc 85       	ldd	r31, Y+12	; 0x0c
    674e:	30 97       	sbiw	r30, 0x00	; 0
    6750:	81 f0       	breq	.+32     	; 0x6772 <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x74>
		{
			Callback();
		}
	}
}
    6752:	df 91       	pop	r29
    6754:	cf 91       	pop	r28
	
	if(errorState != I2C_ERROR_NONE)
	{
		if (Callback != NULL)
		{
			Callback();
    6756:	09 94       	ijmp
	{
		state = I2C_STATE_NACK;
		errorState = I2C_ERROR_ADDR_NACK;
	}
	// Check if data NAK
	else if ((TWI.MDATA) && (TWI.MSTATUS & TWI_RXACK_bm))
    6758:	80 91 08 09 	lds	r24, 0x0908	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
    675c:	88 23       	and	r24, r24
    675e:	69 f3       	breq	.-38     	; 0x673a <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
    6760:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    6764:	84 ff       	sbrs	r24, 4
    6766:	e9 cf       	rjmp	.-46     	; 0x673a <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
	{
		state = I2C_STATE_NACK;
    6768:	85 e0       	ldi	r24, 0x05	; 5
    676a:	8a 87       	std	Y+10, r24	; 0x0a
		errorState = I2C_ERROR_DATA_NACK;
    676c:	82 e0       	ldi	r24, 0x02	; 2
    676e:	89 87       	std	Y+9, r24	; 0x09
    6770:	e4 cf       	rjmp	.-56     	; 0x673a <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv+0x3c>
		if (Callback != NULL)
		{
			Callback();
		}
	}
}
    6772:	df 91       	pop	r29
    6774:	cf 91       	pop	r28
    6776:	08 95       	ret

00006778 <__vector_19>:
//frac: 0.0031  PER=17181  PRESC=4  Corr=-66    10DaysErr : -157.41ms ..3 * 3 * 23 * 83

#define Com serial2 // TODO: create global define

EEPROM_T(eep);
INSTATCE_LTC2942C(LTC2942);
    6778:	1f 92       	push	r1
    677a:	0f 92       	push	r0
    677c:	0f b6       	in	r0, 0x3f	; 63
    677e:	0f 92       	push	r0
    6780:	11 24       	eor	r1, r1
    6782:	0b b6       	in	r0, 0x3b	; 59
    6784:	0f 92       	push	r0
    6786:	2f 93       	push	r18
    6788:	3f 93       	push	r19
    678a:	4f 93       	push	r20
    678c:	5f 93       	push	r21
    678e:	6f 93       	push	r22
    6790:	7f 93       	push	r23
    6792:	8f 93       	push	r24
    6794:	9f 93       	push	r25
    6796:	af 93       	push	r26
    6798:	bf 93       	push	r27
    679a:	ef 93       	push	r30
    679c:	ff 93       	push	r31
		Callback = callbackHandler;
	}
}
INLN void _isr(void)
{/* cppcheck-suppress misra-c2012-5.5 */
	if (0U != (TWI0.MSTATUS & (TWI_RXACK_bm | TWI_BUSERR_bm | TWI_ARBLOST_bm)))
    679e:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    67a2:	8c 71       	andi	r24, 0x1C	; 28
    67a4:	29 f0       	breq	.+10     	; 0x67b0 <__vector_19+0x38>
	{
		ErrorEventHandler();
    67a6:	89 e2       	ldi	r24, 0x29	; 41
    67a8:	94 e4       	ldi	r25, 0x44	; 68
    67aa:	0e 94 7f 33 	call	0x66fe	; 0x66fe <_ZN8twi_im_tILh0ELh2EE17ErrorEventHandlerEv>
    67ae:	0c c0       	rjmp	.+24     	; 0x67c8 <__vector_19+0x50>
	}
	else if (0U != (TWI0.MSTATUS & (TWI_RIF_bm | TWI_WIF_bm | TWI_CLKHOLD_bm)))
    67b0:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    67b4:	80 7e       	andi	r24, 0xE0	; 224
    67b6:	41 f0       	breq	.+16     	; 0x67c8 <__vector_19+0x50>
	}
}

 void EventHandler(void)
{
	state = TWI_eventTable(state);
    67b8:	60 91 33 44 	lds	r22, 0x4433	; 0x804433 <_ZN8ltc2942c3twiE+0xa>
    67bc:	89 e2       	ldi	r24, 0x29	; 41
    67be:	94 e4       	ldi	r25, 0x44	; 68
    67c0:	0e 94 f3 32 	call	0x65e6	; 0x65e6 <_ZN8twi_im_tILh0ELh2EE14TWI_eventTableE18i2c_event_states_t>
    67c4:	80 93 33 44 	sts	0x4433, r24	; 0x804433 <_ZN8ltc2942c3twiE+0xa>
    67c8:	ff 91       	pop	r31
    67ca:	ef 91       	pop	r30
    67cc:	bf 91       	pop	r27
    67ce:	af 91       	pop	r26
    67d0:	9f 91       	pop	r25
    67d2:	8f 91       	pop	r24
    67d4:	7f 91       	pop	r23
    67d6:	6f 91       	pop	r22
    67d8:	5f 91       	pop	r21
    67da:	4f 91       	pop	r20
    67dc:	3f 91       	pop	r19
    67de:	2f 91       	pop	r18
    67e0:	0f 90       	pop	r0
    67e2:	0b be       	out	0x3b, r0	; 59
    67e4:	0f 90       	pop	r0
    67e6:	0f be       	out	0x3f, r0	; 63
    67e8:	0f 90       	pop	r0
    67ea:	1f 90       	pop	r1
    67ec:	18 95       	reti

000067ee <_GLOBAL__sub_I_eep>:
		return (twiNo == 0) ? (altNo == ALT2 ? &PORTC : &PORTA) : (altNo == ALT2 ? &PORTB : &PORTF);
	}
public:
		INLN twi_im_t(void)
		{
			PORTMUX.TWIROUTEA |= altNo << (twiNo*2);	   
    67ee:	80 91 e5 05 	lds	r24, 0x05E5	; 0x8005e5 <__TEXT_REGION_LENGTH__+0x7e05e5>
    67f2:	82 60       	ori	r24, 0x02	; 2
    67f4:	80 93 e5 05 	sts	0x05E5, r24	; 0x8005e5 <__TEXT_REGION_LENGTH__+0x7e05e5>
			PORT_t* p = Port();
			p->PIN2CTRL = PORT_ISC_INTDISABLE_gc;
    67f8:	10 92 52 04 	sts	0x0452, r1	; 0x800452 <__TEXT_REGION_LENGTH__+0x7e0452>
			p->PIN3CTRL = PORT_ISC_INTDISABLE_gc;		
    67fc:	10 92 53 04 	sts	0x0453, r1	; 0x800453 <__TEXT_REGION_LENGTH__+0x7e0453>
			
			Deinitialize();
    6800:	0e 94 29 18 	call	0x3052	; 0x3052 <_ZN8twi_im_tILh0ELh2EE12DeinitializeEv.isra.3>
	int32_t data[8];
	uint8_t IsOn;
	
	INLN ads131_t(void)
	{
		PCS.DIRSET = 1<< bitCS;
    6804:	80 e1       	ldi	r24, 0x10	; 16
    6806:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
			IsOn = 0;
		}
	}
	
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    680a:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
	
	INLN ads131_t(void)
	{
		PCS.DIRSET = 1<< bitCS;
		CS_off();
		PSNC.DIRSET = 1<< bitSYNC;
    680e:	80 e2       	ldi	r24, 0x20	; 32
    6810:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x7e0421>
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
private:
	uint8_t cmdStandBy;
    INLN void SNC_on(void){PSNC.OUTCLR = 1 << bitSYNC;};
    INLN void SNC_off(void){PSNC.OUTSET = 1 << bitSYNC;};
    6814:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <__TEXT_REGION_LENGTH__+0x7e0425>
public:	
	bool HiSpeedReady;

	INLN clock_t (void)
  {
	s2cnt = (clkSel == CLKRTC)? 69 : 64;
    6818:	80 e4       	ldi	r24, 0x40	; 64
    681a:	80 93 db 43 	sts	0x43DB, r24	; 0x8043db <Clock>
	  
	if (clkSel == CLKHT)
	{
		ccp_write_io((void *)&(CLKCTRL.XOSCHFCTRLA),
    681e:	61 ea       	ldi	r22, 0xA1	; 161
    6820:	80 e8       	ldi	r24, 0x80	; 128
    6822:	90 e0       	ldi	r25, 0x00	; 0
    6824:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		| CLKCTRL_CSUTHF_4K_gc  /* 4k XOSCHF cycles */
		| CLKCTRL_FRQRANGE_8M_gc /* Max 8 MHz XTAL Frequency */
		| 0 << CLKCTRL_SEL_bp    /* Source Select: disabled */
		| 1 << CLKCTRL_ENABLE_bp /* External high-frequency Oscillator: enabled */);

		ccp_write_io((void *)&(CLKCTRL.OSCHFCTRLA),
    6828:	64 e1       	ldi	r22, 0x14	; 20
    682a:	88 e6       	ldi	r24, 0x68	; 104
    682c:	90 e0       	ldi	r25, 0x00	; 0
    682e:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		CLKCTRL_FRQSEL_8M_gc       /* 8 */
		| 0 << CLKCTRL_AUTOTUNE_bp /* Auto-Tune enable: disabled */
		| 0 << CLKCTRL_RUNSTDBY_bp /* Run standby: disabled */);
		
		/* Clear Main Clock Prescaler */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLB, 0x00);		
    6832:	60 e0       	ldi	r22, 0x00	; 0
    6834:	81 e6       	ldi	r24, 0x61	; 97
    6836:	90 e0       	ldi	r25, 0x00	; 0
    6838:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>

		ccp_write_io((void *)&(CLKCTRL.MCLKCTRLA),
    683c:	63 e8       	ldi	r22, 0x83	; 131
    683e:	80 e6       	ldi	r24, 0x60	; 96
    6840:	90 e0       	ldi	r25, 0x00	; 0
    6842:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		CLKCTRL_CLKSEL_EXTCLK_gc /* External clock */
		| clockOut << CLKCTRL_CLKOUT_bp /* System clock out */);

		/* wait for system oscillator changing to finish */
		while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm);
    6846:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
    684a:	80 fd       	sbrc	r24, 0
    684c:	fc cf       	rjmp	.-8      	; 0x6846 <_GLOBAL__sub_I_eep+0x58>
	
		/* Enable Clock Failure Detection on main clock */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLC, CLKCTRL_CFDSRC_CLKMAIN_gc
    684e:	61 e0       	ldi	r22, 0x01	; 1
    6850:	82 e6       	ldi	r24, 0x62	; 98
    6852:	90 e0       	ldi	r25, 0x00	; 0
    6854:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		| CLKCTRL_CFDEN_bm);

		/* Enable interrupt for CFD */
		ccp_write_io((uint8_t *) &CLKCTRL.MCLKINTCTRL, CLKCTRL_INTTYPE_bm
    6858:	61 e8       	ldi	r22, 0x81	; 129
    685a:	83 e6       	ldi	r24, 0x63	; 99
    685c:	90 e0       	ldi	r25, 0x00	; 0
    685e:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <ccp_write_io>
		| CLKCTRL_CFD_bm);	
		
		if (timerANo <= 1)
		{
			TCA.SINGLE.INTCTRL = 0 << TCA_SINGLE_CMP0_bp   /* Compare 0 Interrupt: disabled */
    6862:	91 e0       	ldi	r25, 0x01	; 1
    6864:	90 93 0a 0a 	sts	0x0A0A, r25	; 0x800a0a <__TEXT_REGION_LENGTH__+0x7e0a0a>
			| 0 << TCA_SINGLE_CMP1_bp /* Compare 1 Interrupt: disabled */
			| 0 << TCA_SINGLE_CMP2_bp /* Compare 2 Interrupt: disabled */
			| 1 << TCA_SINGLE_OVF_bp; /* Overflow Interrupt: enabled */

			TCA.SINGLE.PER = T64_TIK-1; /* Period: 0x100 */
    6868:	2f ef       	ldi	r18, 0xFF	; 255
    686a:	30 e0       	ldi	r19, 0x00	; 0
    686c:	20 93 26 0a 	sts	0x0A26, r18	; 0x800a26 <__TEXT_REGION_LENGTH__+0x7e0a26>
    6870:	30 93 27 0a 	sts	0x0A27, r19	; 0x800a27 <__TEXT_REGION_LENGTH__+0x7e0a27>

			TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    6874:	3f e8       	ldi	r19, 0x8F	; 143
    6876:	30 93 00 0a 	sts	0x0A00, r19	; 0x800a00 <__TEXT_REGION_LENGTH__+0x7e0a00>
	bool Error2;
	bool Error1;
	
	INLN indicator_t(void)
	{
		data.u64 = IND_BEGIN; 
    687a:	8f ef       	ldi	r24, 0xFF	; 255
    687c:	80 93 cb 43 	sts	0x43CB, r24	; 0x8043cb <Indicator>
    6880:	80 93 cc 43 	sts	0x43CC, r24	; 0x8043cc <Indicator+0x1>
    6884:	80 93 cd 43 	sts	0x43CD, r24	; 0x8043cd <Indicator+0x2>
    6888:	80 93 ce 43 	sts	0x43CE, r24	; 0x8043ce <Indicator+0x3>
    688c:	80 93 cf 43 	sts	0x43CF, r24	; 0x8043cf <Indicator+0x4>
    6890:	80 93 d0 43 	sts	0x43D0, r24	; 0x8043d0 <Indicator+0x5>
    6894:	80 93 d1 43 	sts	0x43D1, r24	; 0x8043d1 <Indicator+0x6>
    6898:	80 93 d2 43 	sts	0x43D2, r24	; 0x8043d2 <Indicator+0x7>
		appSatate = 0xFF;
    689c:	80 93 d6 43 	sts	0x43D6, r24	; 0x8043d6 <Indicator+0xb>
		PINDIC.DIRSET = 1 << pin;
    68a0:	24 e0       	ldi	r18, 0x04	; 4
    68a2:	20 93 a1 04 	sts	0x04A1, r18	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
		else PINDIC.OUTSET = 1 << pin;
		
	}
	INLN void Off(void)
	{
		if (inv) PINDIC.OUTSET = 1 << pin;
    68a6:	20 93 a5 04 	sts	0x04A5, r18	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    68aa:	80 e1       	ldi	r24, 0x10	; 16
    68ac:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
public:
	
	INLN pinout_t(void)
	{
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
    68b0:	80 93 61 04 	sts	0x0461, r24	; 0x800461 <__TEXT_REGION_LENGTH__+0x7e0461>
	{
		PINOUTDEF.OUTSET = 1 << bit;
	}
	INLN void Off(void)
	{
		PINOUTDEF.OUTCLR = 1 << bit;
    68b4:	40 e8       	ldi	r20, 0x80	; 128
    68b6:	40 93 66 04 	sts	0x0466, r20	; 0x800466 <__TEXT_REGION_LENGTH__+0x7e0466>
public:
	
	INLN pinout_t(void)
	{
		Off();
		PINOUTDEF.DIRSET = 1 << bit;
    68ba:	40 93 61 04 	sts	0x0461, r20	; 0x800461 <__TEXT_REGION_LENGTH__+0x7e0461>
	int64_t sum[3];
	uint16_t cnt;
	
	INLN hmc_t(void)
	{
		SRHMC.DIRSET = 1 << SRbit;
    68be:	80 93 01 04 	sts	0x0401, r24	; 0x800401 <__TEXT_REGION_LENGTH__+0x7e0401>
	{
		SRHMC.OUTTGL = 1 << SRbit;
	}
	INLN void Set(void)
	{
		SRHMC.OUTSET = (1 << SRbit);
    68c2:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__TEXT_REGION_LENGTH__+0x7e0405>
	}	
public:
	INLN ram_t(void)
	{
		//CHIP SELECT
	    SPI.CTRLB = 3;
    68c6:	43 e0       	ldi	r20, 0x03	; 3
    68c8:	40 93 61 09 	sts	0x0961, r20	; 0x800961 <__TEXT_REGION_LENGTH__+0x7e0961>
		PCS.DIRSET = 1 << bitCS;
    68cc:	80 93 a1 04 	sts	0x04A1, r24	; 0x8004a1 <__TEXT_REGION_LENGTH__+0x7e04a1>
				return 0;
			}
		}
	}
    INLN void CS_on(void){PCS.OUTCLR = 1 << bitCS;};
    INLN void CS_off(void){PCS.OUTSET = 1 << bitCS;};
    68d0:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7e04a5>
		PCS.DIRSET = 1 << bitCS;
		CS_off();
		
		// spi pins
		// mux
		PORTMUX.SPIROUTEA &= ~(3 << (spiNo*2)); //clr mux
    68d4:	80 91 e4 05 	lds	r24, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    68d8:	83 7f       	andi	r24, 0xF3	; 243
    68da:	80 93 e4 05 	sts	0x05E4, r24	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		PORTMUX.SPIROUTEA |= (pmuxAlt << (spiNo*2)); //set mux
    68de:	80 91 e4 05 	lds	r24, 0x05E4	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
    68e2:	84 60       	ori	r24, 0x04	; 4
    68e4:	80 93 e4 05 	sts	0x05E4, r24	; 0x8005e4 <__TEXT_REGION_LENGTH__+0x7e05e4>
		// MOSI MISO SCK
		uint8_t bit = getSPIbit();
		PORT_t* port = getSPIPort();
		volatile uint8_t *port_pin_ctrl = ((uint8_t *) port + 0x10 + bit+1);
		// MISO
		*port_pin_ctrl = PORT_ISC_INTDISABLE_gc | PORT_PULLUPEN_bm;
    68e8:	88 e0       	ldi	r24, 0x08	; 8
    68ea:	80 93 55 04 	sts	0x0455, r24	; 0x800455 <__TEXT_REGION_LENGTH__+0x7e0455>
		// MOSI, SCK
		port->DIRSET = 5 << bit;
    68ee:	80 e5       	ldi	r24, 0x50	; 80
    68f0:	80 93 41 04 	sts	0x0441, r24	; 0x800441 <__TEXT_REGION_LENGTH__+0x7e0441>

			SPI.CTRLB = 0
    68f4:	20 93 61 09 	sts	0x0961, r18	; 0x800961 <__TEXT_REGION_LENGTH__+0x7e0961>
	
		//AC.MUXCTRL = (inpPlusNo << 3) | DACREF_bm;		
		//AC.DACREF = 0xff;
		//AC.CTRLA = 1 << AC_ENABLE_bp;		/* Enable: enabled */
		
		AC.CTRLA = 
    68f8:	81 e8       	ldi	r24, 0x81	; 129
    68fa:	80 93 80 06 	sts	0x0680, r24	; 0x800680 <__TEXT_REGION_LENGTH__+0x7e0680>
		| AC_HYSMODE_NONE_gc				/* No hysteresis */
		| AC_POWER_PROFILE0_gc				/* Power profile 0, Shortest response time, highest consumption */
		| 0 << AC_OUTEN_bp					/* Output Buffer Enable: disabled */
		| 1 << AC_RUNSTDBY_bp;				/* Run in Standby Mode: enabled */
		
		AC.MUXCTRL = (inpPlusNo << 3) | DACREF_bm;
    68fe:	8b e0       	ldi	r24, 0x0B	; 11
    6900:	80 93 82 06 	sts	0x0682, r24	; 0x800682 <__TEXT_REGION_LENGTH__+0x7e0682>
		
		
		EVSYS.CHANNEL0 = EVSYS_CHANNEL0_AC0_OUT_gc+comparatorNo;
    6904:	80 e2       	ldi	r24, 0x20	; 32
    6906:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <__TEXT_REGION_LENGTH__+0x7e0210>
		register8_t* user=&EVSYS.USERTCA0CNTA;
		user += 2*timerANo;
		*user = EVSYS_USER_CHANNEL0_gc;
    690a:	90 93 3c 02 	sts	0x023C, r25	; 0x80023c <__TEXT_REGION_LENGTH__+0x7e023c>
		
		TCA.SINGLE.EVCTRL = TCA_SINGLE_CNTAEI_bm;
    690e:	90 93 49 0a 	sts	0x0A49, r25	; 0x800a49 <__TEXT_REGION_LENGTH__+0x7e0a49>
		TCA.SINGLE.CTRLA = TCA_SINGLE_CLKSEL_DIV1024_gc   /* System Clock / 1024 */
    6912:	30 93 40 0a 	sts	0x0A40, r19	; 0x800a40 <__TEXT_REGION_LENGTH__+0x7e0a40>
    6916:	08 95       	ret

00006918 <__udivmodhi4>:
    6918:	aa 1b       	sub	r26, r26
    691a:	bb 1b       	sub	r27, r27
    691c:	51 e1       	ldi	r21, 0x11	; 17
    691e:	07 c0       	rjmp	.+14     	; 0x692e <__udivmodhi4_ep>

00006920 <__udivmodhi4_loop>:
    6920:	aa 1f       	adc	r26, r26
    6922:	bb 1f       	adc	r27, r27
    6924:	a6 17       	cp	r26, r22
    6926:	b7 07       	cpc	r27, r23
    6928:	10 f0       	brcs	.+4      	; 0x692e <__udivmodhi4_ep>
    692a:	a6 1b       	sub	r26, r22
    692c:	b7 0b       	sbc	r27, r23

0000692e <__udivmodhi4_ep>:
    692e:	88 1f       	adc	r24, r24
    6930:	99 1f       	adc	r25, r25
    6932:	5a 95       	dec	r21
    6934:	a9 f7       	brne	.-22     	; 0x6920 <__udivmodhi4_loop>
    6936:	80 95       	com	r24
    6938:	90 95       	com	r25
    693a:	bc 01       	movw	r22, r24
    693c:	cd 01       	movw	r24, r26
    693e:	08 95       	ret

00006940 <__tablejump2__>:
    6940:	ee 0f       	add	r30, r30
    6942:	ff 1f       	adc	r31, r31
    6944:	00 24       	eor	r0, r0
    6946:	00 1c       	adc	r0, r0
    6948:	0b be       	out	0x3b, r0	; 59
    694a:	07 90       	elpm	r0, Z+
    694c:	f6 91       	elpm	r31, Z
    694e:	e0 2d       	mov	r30, r0
    6950:	09 94       	ijmp

00006952 <__muluhisi3>:
    6952:	0e 94 b5 35 	call	0x6b6a	; 0x6b6a <__umulhisi3>
    6956:	a5 9f       	mul	r26, r21
    6958:	90 0d       	add	r25, r0
    695a:	b4 9f       	mul	r27, r20
    695c:	90 0d       	add	r25, r0
    695e:	a4 9f       	mul	r26, r20
    6960:	80 0d       	add	r24, r0
    6962:	91 1d       	adc	r25, r1
    6964:	11 24       	eor	r1, r1
    6966:	08 95       	ret

00006968 <__moddi3>:
    6968:	68 94       	set
    696a:	01 c0       	rjmp	.+2      	; 0x696e <__divdi3_moddi3>

0000696c <__divdi3>:
    696c:	e8 94       	clt

0000696e <__divdi3_moddi3>:
    696e:	f9 2f       	mov	r31, r25
    6970:	f1 2b       	or	r31, r17
    6972:	12 f0       	brmi	.+4      	; 0x6978 <__divdi3_moddi3+0xa>
    6974:	0c 94 e8 34 	jmp	0x69d0	; 0x69d0 <__udivdi3_umoddi3>
    6978:	a0 e0       	ldi	r26, 0x00	; 0
    697a:	b0 e0       	ldi	r27, 0x00	; 0
    697c:	e2 ec       	ldi	r30, 0xC2	; 194
    697e:	f4 e3       	ldi	r31, 0x34	; 52
    6980:	0c 94 5a 35 	jmp	0x6ab4	; 0x6ab4 <__prologue_saves__+0xc>
    6984:	09 2e       	mov	r0, r25
    6986:	05 94       	asr	r0
    6988:	22 f4       	brpl	.+8      	; 0x6992 <__divdi3_moddi3+0x24>
    698a:	0e 94 44 35 	call	0x6a88	; 0x6a88 <__negdi2>
    698e:	11 23       	and	r17, r17
    6990:	92 f4       	brpl	.+36     	; 0x69b6 <__divdi3_moddi3+0x48>
    6992:	f0 e8       	ldi	r31, 0x80	; 128
    6994:	0f 26       	eor	r0, r31
    6996:	ff ef       	ldi	r31, 0xFF	; 255
    6998:	e0 94       	com	r14
    699a:	f0 94       	com	r15
    699c:	00 95       	com	r16
    699e:	10 95       	com	r17
    69a0:	b0 94       	com	r11
    69a2:	c0 94       	com	r12
    69a4:	d0 94       	com	r13
    69a6:	a1 94       	neg	r10
    69a8:	bf 0a       	sbc	r11, r31
    69aa:	cf 0a       	sbc	r12, r31
    69ac:	df 0a       	sbc	r13, r31
    69ae:	ef 0a       	sbc	r14, r31
    69b0:	ff 0a       	sbc	r15, r31
    69b2:	0f 0b       	sbc	r16, r31
    69b4:	1f 0b       	sbc	r17, r31
    69b6:	0e 94 f3 34 	call	0x69e6	; 0x69e6 <__udivmod64>
    69ba:	07 fc       	sbrc	r0, 7
    69bc:	0e 94 44 35 	call	0x6a88	; 0x6a88 <__negdi2>
    69c0:	cd b7       	in	r28, 0x3d	; 61
    69c2:	de b7       	in	r29, 0x3e	; 62
    69c4:	ec e0       	ldi	r30, 0x0C	; 12
    69c6:	0c 94 73 35 	jmp	0x6ae6	; 0x6ae6 <__epilogue_restores__+0xc>

000069ca <__umoddi3>:
    69ca:	68 94       	set
    69cc:	01 c0       	rjmp	.+2      	; 0x69d0 <__udivdi3_umoddi3>

000069ce <__udivdi3>:
    69ce:	e8 94       	clt

000069d0 <__udivdi3_umoddi3>:
    69d0:	8f 92       	push	r8
    69d2:	9f 92       	push	r9
    69d4:	cf 93       	push	r28
    69d6:	df 93       	push	r29
    69d8:	0e 94 f3 34 	call	0x69e6	; 0x69e6 <__udivmod64>
    69dc:	df 91       	pop	r29
    69de:	cf 91       	pop	r28
    69e0:	9f 90       	pop	r9
    69e2:	8f 90       	pop	r8
    69e4:	08 95       	ret

000069e6 <__udivmod64>:
    69e6:	88 24       	eor	r8, r8
    69e8:	99 24       	eor	r9, r9
    69ea:	f4 01       	movw	r30, r8
    69ec:	e4 01       	movw	r28, r8
    69ee:	b0 e4       	ldi	r27, 0x40	; 64
    69f0:	9f 93       	push	r25
    69f2:	aa 27       	eor	r26, r26
    69f4:	9a 15       	cp	r25, r10
    69f6:	8b 04       	cpc	r8, r11
    69f8:	9c 04       	cpc	r9, r12
    69fa:	ed 05       	cpc	r30, r13
    69fc:	fe 05       	cpc	r31, r14
    69fe:	cf 05       	cpc	r28, r15
    6a00:	d0 07       	cpc	r29, r16
    6a02:	a1 07       	cpc	r26, r17
    6a04:	98 f4       	brcc	.+38     	; 0x6a2c <__udivmod64+0x46>
    6a06:	ad 2f       	mov	r26, r29
    6a08:	dc 2f       	mov	r29, r28
    6a0a:	cf 2f       	mov	r28, r31
    6a0c:	fe 2f       	mov	r31, r30
    6a0e:	e9 2d       	mov	r30, r9
    6a10:	98 2c       	mov	r9, r8
    6a12:	89 2e       	mov	r8, r25
    6a14:	98 2f       	mov	r25, r24
    6a16:	87 2f       	mov	r24, r23
    6a18:	76 2f       	mov	r23, r22
    6a1a:	65 2f       	mov	r22, r21
    6a1c:	54 2f       	mov	r21, r20
    6a1e:	43 2f       	mov	r20, r19
    6a20:	32 2f       	mov	r19, r18
    6a22:	22 27       	eor	r18, r18
    6a24:	b8 50       	subi	r27, 0x08	; 8
    6a26:	31 f7       	brne	.-52     	; 0x69f4 <__udivmod64+0xe>
    6a28:	bf 91       	pop	r27
    6a2a:	27 c0       	rjmp	.+78     	; 0x6a7a <__udivmod64+0x94>
    6a2c:	1b 2e       	mov	r1, r27
    6a2e:	bf 91       	pop	r27
    6a30:	bb 27       	eor	r27, r27
    6a32:	22 0f       	add	r18, r18
    6a34:	33 1f       	adc	r19, r19
    6a36:	44 1f       	adc	r20, r20
    6a38:	55 1f       	adc	r21, r21
    6a3a:	66 1f       	adc	r22, r22
    6a3c:	77 1f       	adc	r23, r23
    6a3e:	88 1f       	adc	r24, r24
    6a40:	99 1f       	adc	r25, r25
    6a42:	88 1c       	adc	r8, r8
    6a44:	99 1c       	adc	r9, r9
    6a46:	ee 1f       	adc	r30, r30
    6a48:	ff 1f       	adc	r31, r31
    6a4a:	cc 1f       	adc	r28, r28
    6a4c:	dd 1f       	adc	r29, r29
    6a4e:	aa 1f       	adc	r26, r26
    6a50:	bb 1f       	adc	r27, r27
    6a52:	8a 14       	cp	r8, r10
    6a54:	9b 04       	cpc	r9, r11
    6a56:	ec 05       	cpc	r30, r12
    6a58:	fd 05       	cpc	r31, r13
    6a5a:	ce 05       	cpc	r28, r14
    6a5c:	df 05       	cpc	r29, r15
    6a5e:	a0 07       	cpc	r26, r16
    6a60:	b1 07       	cpc	r27, r17
    6a62:	48 f0       	brcs	.+18     	; 0x6a76 <__udivmod64+0x90>
    6a64:	8a 18       	sub	r8, r10
    6a66:	9b 08       	sbc	r9, r11
    6a68:	ec 09       	sbc	r30, r12
    6a6a:	fd 09       	sbc	r31, r13
    6a6c:	ce 09       	sbc	r28, r14
    6a6e:	df 09       	sbc	r29, r15
    6a70:	a0 0b       	sbc	r26, r16
    6a72:	b1 0b       	sbc	r27, r17
    6a74:	21 60       	ori	r18, 0x01	; 1
    6a76:	1a 94       	dec	r1
    6a78:	e1 f6       	brne	.-72     	; 0x6a32 <__udivmod64+0x4c>
    6a7a:	2e f4       	brtc	.+10     	; 0x6a86 <__udivmod64+0xa0>
    6a7c:	94 01       	movw	r18, r8
    6a7e:	af 01       	movw	r20, r30
    6a80:	be 01       	movw	r22, r28
    6a82:	cd 01       	movw	r24, r26
    6a84:	00 0c       	add	r0, r0
    6a86:	08 95       	ret

00006a88 <__negdi2>:
    6a88:	60 95       	com	r22
    6a8a:	70 95       	com	r23
    6a8c:	80 95       	com	r24
    6a8e:	90 95       	com	r25
    6a90:	30 95       	com	r19
    6a92:	40 95       	com	r20
    6a94:	50 95       	com	r21
    6a96:	21 95       	neg	r18
    6a98:	3f 4f       	sbci	r19, 0xFF	; 255
    6a9a:	4f 4f       	sbci	r20, 0xFF	; 255
    6a9c:	5f 4f       	sbci	r21, 0xFF	; 255
    6a9e:	6f 4f       	sbci	r22, 0xFF	; 255
    6aa0:	7f 4f       	sbci	r23, 0xFF	; 255
    6aa2:	8f 4f       	sbci	r24, 0xFF	; 255
    6aa4:	9f 4f       	sbci	r25, 0xFF	; 255
    6aa6:	08 95       	ret

00006aa8 <__prologue_saves__>:
    6aa8:	2f 92       	push	r2
    6aaa:	3f 92       	push	r3
    6aac:	4f 92       	push	r4
    6aae:	5f 92       	push	r5
    6ab0:	6f 92       	push	r6
    6ab2:	7f 92       	push	r7
    6ab4:	8f 92       	push	r8
    6ab6:	9f 92       	push	r9
    6ab8:	af 92       	push	r10
    6aba:	bf 92       	push	r11
    6abc:	cf 92       	push	r12
    6abe:	df 92       	push	r13
    6ac0:	ef 92       	push	r14
    6ac2:	ff 92       	push	r15
    6ac4:	0f 93       	push	r16
    6ac6:	1f 93       	push	r17
    6ac8:	cf 93       	push	r28
    6aca:	df 93       	push	r29
    6acc:	cd b7       	in	r28, 0x3d	; 61
    6ace:	de b7       	in	r29, 0x3e	; 62
    6ad0:	ca 1b       	sub	r28, r26
    6ad2:	db 0b       	sbc	r29, r27
    6ad4:	cd bf       	out	0x3d, r28	; 61
    6ad6:	de bf       	out	0x3e, r29	; 62
    6ad8:	09 94       	ijmp

00006ada <__epilogue_restores__>:
    6ada:	2a 88       	ldd	r2, Y+18	; 0x12
    6adc:	39 88       	ldd	r3, Y+17	; 0x11
    6ade:	48 88       	ldd	r4, Y+16	; 0x10
    6ae0:	5f 84       	ldd	r5, Y+15	; 0x0f
    6ae2:	6e 84       	ldd	r6, Y+14	; 0x0e
    6ae4:	7d 84       	ldd	r7, Y+13	; 0x0d
    6ae6:	8c 84       	ldd	r8, Y+12	; 0x0c
    6ae8:	9b 84       	ldd	r9, Y+11	; 0x0b
    6aea:	aa 84       	ldd	r10, Y+10	; 0x0a
    6aec:	b9 84       	ldd	r11, Y+9	; 0x09
    6aee:	c8 84       	ldd	r12, Y+8	; 0x08
    6af0:	df 80       	ldd	r13, Y+7	; 0x07
    6af2:	ee 80       	ldd	r14, Y+6	; 0x06
    6af4:	fd 80       	ldd	r15, Y+5	; 0x05
    6af6:	0c 81       	ldd	r16, Y+4	; 0x04
    6af8:	1b 81       	ldd	r17, Y+3	; 0x03
    6afa:	aa 81       	ldd	r26, Y+2	; 0x02
    6afc:	b9 81       	ldd	r27, Y+1	; 0x01
    6afe:	ce 0f       	add	r28, r30
    6b00:	d1 1d       	adc	r29, r1
    6b02:	cd bf       	out	0x3d, r28	; 61
    6b04:	de bf       	out	0x3e, r29	; 62
    6b06:	ed 01       	movw	r28, r26
    6b08:	08 95       	ret

00006b0a <__ashrdi3>:
    6b0a:	97 fb       	bst	r25, 7
    6b0c:	10 f8       	bld	r1, 0

00006b0e <__lshrdi3>:
    6b0e:	16 94       	lsr	r1
    6b10:	00 08       	sbc	r0, r0
    6b12:	0f 93       	push	r16
    6b14:	08 30       	cpi	r16, 0x08	; 8
    6b16:	98 f0       	brcs	.+38     	; 0x6b3e <__lshrdi3+0x30>
    6b18:	08 50       	subi	r16, 0x08	; 8
    6b1a:	23 2f       	mov	r18, r19
    6b1c:	34 2f       	mov	r19, r20
    6b1e:	45 2f       	mov	r20, r21
    6b20:	56 2f       	mov	r21, r22
    6b22:	67 2f       	mov	r22, r23
    6b24:	78 2f       	mov	r23, r24
    6b26:	89 2f       	mov	r24, r25
    6b28:	90 2d       	mov	r25, r0
    6b2a:	f4 cf       	rjmp	.-24     	; 0x6b14 <__lshrdi3+0x6>
    6b2c:	05 94       	asr	r0
    6b2e:	97 95       	ror	r25
    6b30:	87 95       	ror	r24
    6b32:	77 95       	ror	r23
    6b34:	67 95       	ror	r22
    6b36:	57 95       	ror	r21
    6b38:	47 95       	ror	r20
    6b3a:	37 95       	ror	r19
    6b3c:	27 95       	ror	r18
    6b3e:	0a 95       	dec	r16
    6b40:	aa f7       	brpl	.-22     	; 0x6b2c <__lshrdi3+0x1e>
    6b42:	0f 91       	pop	r16
    6b44:	08 95       	ret

00006b46 <__adddi3>:
    6b46:	2a 0d       	add	r18, r10
    6b48:	3b 1d       	adc	r19, r11
    6b4a:	4c 1d       	adc	r20, r12
    6b4c:	5d 1d       	adc	r21, r13
    6b4e:	6e 1d       	adc	r22, r14
    6b50:	7f 1d       	adc	r23, r15
    6b52:	80 1f       	adc	r24, r16
    6b54:	91 1f       	adc	r25, r17
    6b56:	08 95       	ret

00006b58 <__subdi3>:
    6b58:	2a 19       	sub	r18, r10
    6b5a:	3b 09       	sbc	r19, r11
    6b5c:	4c 09       	sbc	r20, r12
    6b5e:	5d 09       	sbc	r21, r13
    6b60:	6e 09       	sbc	r22, r14
    6b62:	7f 09       	sbc	r23, r15
    6b64:	80 0b       	sbc	r24, r16
    6b66:	91 0b       	sbc	r25, r17
    6b68:	08 95       	ret

00006b6a <__umulhisi3>:
    6b6a:	a2 9f       	mul	r26, r18
    6b6c:	b0 01       	movw	r22, r0
    6b6e:	b3 9f       	mul	r27, r19
    6b70:	c0 01       	movw	r24, r0
    6b72:	a3 9f       	mul	r26, r19
    6b74:	70 0d       	add	r23, r0
    6b76:	81 1d       	adc	r24, r1
    6b78:	11 24       	eor	r1, r1
    6b7a:	91 1d       	adc	r25, r1
    6b7c:	b2 9f       	mul	r27, r18
    6b7e:	70 0d       	add	r23, r0
    6b80:	81 1d       	adc	r24, r1
    6b82:	11 24       	eor	r1, r1
    6b84:	91 1d       	adc	r25, r1
    6b86:	08 95       	ret

00006b88 <__subsf3>:
    6b88:	50 58       	subi	r21, 0x80	; 128

00006b8a <__addsf3>:
    6b8a:	bb 27       	eor	r27, r27
    6b8c:	aa 27       	eor	r26, r26
    6b8e:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <__addsf3x>
    6b92:	0c 94 6c 38 	jmp	0x70d8	; 0x70d8 <__fp_round>
    6b96:	0e 94 33 38 	call	0x7066	; 0x7066 <__fp_pscA>
    6b9a:	38 f0       	brcs	.+14     	; 0x6baa <__addsf3+0x20>
    6b9c:	0e 94 3a 38 	call	0x7074	; 0x7074 <__fp_pscB>
    6ba0:	20 f0       	brcs	.+8      	; 0x6baa <__addsf3+0x20>
    6ba2:	39 f4       	brne	.+14     	; 0x6bb2 <__addsf3+0x28>
    6ba4:	9f 3f       	cpi	r25, 0xFF	; 255
    6ba6:	19 f4       	brne	.+6      	; 0x6bae <__addsf3+0x24>
    6ba8:	26 f4       	brtc	.+8      	; 0x6bb2 <__addsf3+0x28>
    6baa:	0c 94 f9 37 	jmp	0x6ff2	; 0x6ff2 <__fp_nan>
    6bae:	0e f4       	brtc	.+2      	; 0x6bb2 <__addsf3+0x28>
    6bb0:	e0 95       	com	r30
    6bb2:	e7 fb       	bst	r30, 7
    6bb4:	0c 94 f3 37 	jmp	0x6fe6	; 0x6fe6 <__fp_inf>

00006bb8 <__addsf3x>:
    6bb8:	e9 2f       	mov	r30, r25
    6bba:	0e 94 91 38 	call	0x7122	; 0x7122 <__fp_split3>
    6bbe:	58 f3       	brcs	.-42     	; 0x6b96 <__addsf3+0xc>
    6bc0:	ba 17       	cp	r27, r26
    6bc2:	62 07       	cpc	r22, r18
    6bc4:	73 07       	cpc	r23, r19
    6bc6:	84 07       	cpc	r24, r20
    6bc8:	95 07       	cpc	r25, r21
    6bca:	20 f0       	brcs	.+8      	; 0x6bd4 <__addsf3x+0x1c>
    6bcc:	79 f4       	brne	.+30     	; 0x6bec <__addsf3x+0x34>
    6bce:	a6 f5       	brtc	.+104    	; 0x6c38 <__addsf3x+0x80>
    6bd0:	0c 94 b3 38 	jmp	0x7166	; 0x7166 <__fp_zero>
    6bd4:	0e f4       	brtc	.+2      	; 0x6bd8 <__addsf3x+0x20>
    6bd6:	e0 95       	com	r30
    6bd8:	0b 2e       	mov	r0, r27
    6bda:	ba 2f       	mov	r27, r26
    6bdc:	a0 2d       	mov	r26, r0
    6bde:	0b 01       	movw	r0, r22
    6be0:	b9 01       	movw	r22, r18
    6be2:	90 01       	movw	r18, r0
    6be4:	0c 01       	movw	r0, r24
    6be6:	ca 01       	movw	r24, r20
    6be8:	a0 01       	movw	r20, r0
    6bea:	11 24       	eor	r1, r1
    6bec:	ff 27       	eor	r31, r31
    6bee:	59 1b       	sub	r21, r25
    6bf0:	99 f0       	breq	.+38     	; 0x6c18 <__addsf3x+0x60>
    6bf2:	59 3f       	cpi	r21, 0xF9	; 249
    6bf4:	50 f4       	brcc	.+20     	; 0x6c0a <__addsf3x+0x52>
    6bf6:	50 3e       	cpi	r21, 0xE0	; 224
    6bf8:	68 f1       	brcs	.+90     	; 0x6c54 <__addsf3x+0x9c>
    6bfa:	1a 16       	cp	r1, r26
    6bfc:	f0 40       	sbci	r31, 0x00	; 0
    6bfe:	a2 2f       	mov	r26, r18
    6c00:	23 2f       	mov	r18, r19
    6c02:	34 2f       	mov	r19, r20
    6c04:	44 27       	eor	r20, r20
    6c06:	58 5f       	subi	r21, 0xF8	; 248
    6c08:	f3 cf       	rjmp	.-26     	; 0x6bf0 <__addsf3x+0x38>
    6c0a:	46 95       	lsr	r20
    6c0c:	37 95       	ror	r19
    6c0e:	27 95       	ror	r18
    6c10:	a7 95       	ror	r26
    6c12:	f0 40       	sbci	r31, 0x00	; 0
    6c14:	53 95       	inc	r21
    6c16:	c9 f7       	brne	.-14     	; 0x6c0a <__addsf3x+0x52>
    6c18:	7e f4       	brtc	.+30     	; 0x6c38 <__addsf3x+0x80>
    6c1a:	1f 16       	cp	r1, r31
    6c1c:	ba 0b       	sbc	r27, r26
    6c1e:	62 0b       	sbc	r22, r18
    6c20:	73 0b       	sbc	r23, r19
    6c22:	84 0b       	sbc	r24, r20
    6c24:	ba f0       	brmi	.+46     	; 0x6c54 <__addsf3x+0x9c>
    6c26:	91 50       	subi	r25, 0x01	; 1
    6c28:	a1 f0       	breq	.+40     	; 0x6c52 <__addsf3x+0x9a>
    6c2a:	ff 0f       	add	r31, r31
    6c2c:	bb 1f       	adc	r27, r27
    6c2e:	66 1f       	adc	r22, r22
    6c30:	77 1f       	adc	r23, r23
    6c32:	88 1f       	adc	r24, r24
    6c34:	c2 f7       	brpl	.-16     	; 0x6c26 <__addsf3x+0x6e>
    6c36:	0e c0       	rjmp	.+28     	; 0x6c54 <__addsf3x+0x9c>
    6c38:	ba 0f       	add	r27, r26
    6c3a:	62 1f       	adc	r22, r18
    6c3c:	73 1f       	adc	r23, r19
    6c3e:	84 1f       	adc	r24, r20
    6c40:	48 f4       	brcc	.+18     	; 0x6c54 <__addsf3x+0x9c>
    6c42:	87 95       	ror	r24
    6c44:	77 95       	ror	r23
    6c46:	67 95       	ror	r22
    6c48:	b7 95       	ror	r27
    6c4a:	f7 95       	ror	r31
    6c4c:	9e 3f       	cpi	r25, 0xFE	; 254
    6c4e:	08 f0       	brcs	.+2      	; 0x6c52 <__addsf3x+0x9a>
    6c50:	b0 cf       	rjmp	.-160    	; 0x6bb2 <__addsf3+0x28>
    6c52:	93 95       	inc	r25
    6c54:	88 0f       	add	r24, r24
    6c56:	08 f0       	brcs	.+2      	; 0x6c5a <__addsf3x+0xa2>
    6c58:	99 27       	eor	r25, r25
    6c5a:	ee 0f       	add	r30, r30
    6c5c:	97 95       	ror	r25
    6c5e:	87 95       	ror	r24
    6c60:	08 95       	ret
    6c62:	0e 94 33 38 	call	0x7066	; 0x7066 <__fp_pscA>
    6c66:	60 f0       	brcs	.+24     	; 0x6c80 <__addsf3x+0xc8>
    6c68:	80 e8       	ldi	r24, 0x80	; 128
    6c6a:	91 e0       	ldi	r25, 0x01	; 1
    6c6c:	09 f4       	brne	.+2      	; 0x6c70 <__addsf3x+0xb8>
    6c6e:	9e ef       	ldi	r25, 0xFE	; 254
    6c70:	0e 94 3a 38 	call	0x7074	; 0x7074 <__fp_pscB>
    6c74:	28 f0       	brcs	.+10     	; 0x6c80 <__addsf3x+0xc8>
    6c76:	40 e8       	ldi	r20, 0x80	; 128
    6c78:	51 e0       	ldi	r21, 0x01	; 1
    6c7a:	71 f4       	brne	.+28     	; 0x6c98 <atan2+0x10>
    6c7c:	5e ef       	ldi	r21, 0xFE	; 254
    6c7e:	0c c0       	rjmp	.+24     	; 0x6c98 <atan2+0x10>
    6c80:	0c 94 f9 37 	jmp	0x6ff2	; 0x6ff2 <__fp_nan>
    6c84:	0c 94 b3 38 	jmp	0x7166	; 0x7166 <__fp_zero>

00006c88 <atan2>:
    6c88:	e9 2f       	mov	r30, r25
    6c8a:	e0 78       	andi	r30, 0x80	; 128
    6c8c:	0e 94 91 38 	call	0x7122	; 0x7122 <__fp_split3>
    6c90:	40 f3       	brcs	.-48     	; 0x6c62 <__addsf3x+0xaa>
    6c92:	09 2e       	mov	r0, r25
    6c94:	05 2a       	or	r0, r21
    6c96:	b1 f3       	breq	.-20     	; 0x6c84 <__addsf3x+0xcc>
    6c98:	26 17       	cp	r18, r22
    6c9a:	37 07       	cpc	r19, r23
    6c9c:	48 07       	cpc	r20, r24
    6c9e:	59 07       	cpc	r21, r25
    6ca0:	38 f0       	brcs	.+14     	; 0x6cb0 <atan2+0x28>
    6ca2:	0e 2e       	mov	r0, r30
    6ca4:	07 f8       	bld	r0, 7
    6ca6:	e0 25       	eor	r30, r0
    6ca8:	69 f0       	breq	.+26     	; 0x6cc4 <atan2+0x3c>
    6caa:	e0 25       	eor	r30, r0
    6cac:	e0 64       	ori	r30, 0x40	; 64
    6cae:	0a c0       	rjmp	.+20     	; 0x6cc4 <atan2+0x3c>
    6cb0:	ef 63       	ori	r30, 0x3F	; 63
    6cb2:	07 f8       	bld	r0, 7
    6cb4:	00 94       	com	r0
    6cb6:	07 fa       	bst	r0, 7
    6cb8:	db 01       	movw	r26, r22
    6cba:	b9 01       	movw	r22, r18
    6cbc:	9d 01       	movw	r18, r26
    6cbe:	dc 01       	movw	r26, r24
    6cc0:	ca 01       	movw	r24, r20
    6cc2:	ad 01       	movw	r20, r26
    6cc4:	ef 93       	push	r30
    6cc6:	0e 94 c4 36 	call	0x6d88	; 0x6d88 <__divsf3_pse>
    6cca:	0e 94 6c 38 	call	0x70d8	; 0x70d8 <__fp_round>
    6cce:	0e 94 74 36 	call	0x6ce8	; 0x6ce8 <atan>
    6cd2:	5f 91       	pop	r21
    6cd4:	55 23       	and	r21, r21
    6cd6:	39 f0       	breq	.+14     	; 0x6ce6 <atan2+0x5e>
    6cd8:	2b ed       	ldi	r18, 0xDB	; 219
    6cda:	3f e0       	ldi	r19, 0x0F	; 15
    6cdc:	49 e4       	ldi	r20, 0x49	; 73
    6cde:	50 fd       	sbrc	r21, 0
    6ce0:	49 ec       	ldi	r20, 0xC9	; 201
    6ce2:	0c 94 c5 35 	jmp	0x6b8a	; 0x6b8a <__addsf3>
    6ce6:	08 95       	ret

00006ce8 <atan>:
    6ce8:	df 93       	push	r29
    6cea:	dd 27       	eor	r29, r29
    6cec:	b9 2f       	mov	r27, r25
    6cee:	bf 77       	andi	r27, 0x7F	; 127
    6cf0:	40 e8       	ldi	r20, 0x80	; 128
    6cf2:	5f e3       	ldi	r21, 0x3F	; 63
    6cf4:	16 16       	cp	r1, r22
    6cf6:	17 06       	cpc	r1, r23
    6cf8:	48 07       	cpc	r20, r24
    6cfa:	5b 07       	cpc	r21, r27
    6cfc:	18 f4       	brcc	.+6      	; 0x6d04 <atan+0x1c>
    6cfe:	d9 2f       	mov	r29, r25
    6d00:	0e 94 2c 39 	call	0x7258	; 0x7258 <inverse>
    6d04:	9f 93       	push	r25
    6d06:	8f 93       	push	r24
    6d08:	7f 93       	push	r23
    6d0a:	6f 93       	push	r22
    6d0c:	0e 94 29 3a 	call	0x7452	; 0x7452 <square>
    6d10:	e8 e4       	ldi	r30, 0x48	; 72
    6d12:	f6 e2       	ldi	r31, 0x26	; 38
    6d14:	0e 94 0c 38 	call	0x7018	; 0x7018 <__fp_powser>
    6d18:	0e 94 6c 38 	call	0x70d8	; 0x70d8 <__fp_round>
    6d1c:	2f 91       	pop	r18
    6d1e:	3f 91       	pop	r19
    6d20:	4f 91       	pop	r20
    6d22:	5f 91       	pop	r21
    6d24:	0e 94 81 39 	call	0x7302	; 0x7302 <__mulsf3x>
    6d28:	dd 23       	and	r29, r29
    6d2a:	51 f0       	breq	.+20     	; 0x6d40 <atan+0x58>
    6d2c:	90 58       	subi	r25, 0x80	; 128
    6d2e:	a2 ea       	ldi	r26, 0xA2	; 162
    6d30:	2a ed       	ldi	r18, 0xDA	; 218
    6d32:	3f e0       	ldi	r19, 0x0F	; 15
    6d34:	49 ec       	ldi	r20, 0xC9	; 201
    6d36:	5f e3       	ldi	r21, 0x3F	; 63
    6d38:	d0 78       	andi	r29, 0x80	; 128
    6d3a:	5d 27       	eor	r21, r29
    6d3c:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <__addsf3x>
    6d40:	df 91       	pop	r29
    6d42:	0c 94 6c 38 	jmp	0x70d8	; 0x70d8 <__fp_round>

00006d46 <__cmpsf2>:
    6d46:	0e 94 cf 37 	call	0x6f9e	; 0x6f9e <__fp_cmp>
    6d4a:	08 f4       	brcc	.+2      	; 0x6d4e <__cmpsf2+0x8>
    6d4c:	81 e0       	ldi	r24, 0x01	; 1
    6d4e:	08 95       	ret

00006d50 <cos>:
    6d50:	0e 94 43 38 	call	0x7086	; 0x7086 <__fp_rempio2>
    6d54:	e3 95       	inc	r30
    6d56:	0c 94 7d 38 	jmp	0x70fa	; 0x70fa <__fp_sinus>

00006d5a <__divsf3>:
    6d5a:	0e 94 c1 36 	call	0x6d82	; 0x6d82 <__divsf3x>
    6d5e:	0c 94 6c 38 	jmp	0x70d8	; 0x70d8 <__fp_round>
    6d62:	0e 94 3a 38 	call	0x7074	; 0x7074 <__fp_pscB>
    6d66:	58 f0       	brcs	.+22     	; 0x6d7e <__divsf3+0x24>
    6d68:	0e 94 33 38 	call	0x7066	; 0x7066 <__fp_pscA>
    6d6c:	40 f0       	brcs	.+16     	; 0x6d7e <__divsf3+0x24>
    6d6e:	29 f4       	brne	.+10     	; 0x6d7a <__divsf3+0x20>
    6d70:	5f 3f       	cpi	r21, 0xFF	; 255
    6d72:	29 f0       	breq	.+10     	; 0x6d7e <__divsf3+0x24>
    6d74:	0c 94 f3 37 	jmp	0x6fe6	; 0x6fe6 <__fp_inf>
    6d78:	51 11       	cpse	r21, r1
    6d7a:	0c 94 b4 38 	jmp	0x7168	; 0x7168 <__fp_szero>
    6d7e:	0c 94 f9 37 	jmp	0x6ff2	; 0x6ff2 <__fp_nan>

00006d82 <__divsf3x>:
    6d82:	0e 94 91 38 	call	0x7122	; 0x7122 <__fp_split3>
    6d86:	68 f3       	brcs	.-38     	; 0x6d62 <__divsf3+0x8>

00006d88 <__divsf3_pse>:
    6d88:	99 23       	and	r25, r25
    6d8a:	b1 f3       	breq	.-20     	; 0x6d78 <__divsf3+0x1e>
    6d8c:	55 23       	and	r21, r21
    6d8e:	91 f3       	breq	.-28     	; 0x6d74 <__divsf3+0x1a>
    6d90:	95 1b       	sub	r25, r21
    6d92:	55 0b       	sbc	r21, r21
    6d94:	bb 27       	eor	r27, r27
    6d96:	aa 27       	eor	r26, r26
    6d98:	62 17       	cp	r22, r18
    6d9a:	73 07       	cpc	r23, r19
    6d9c:	84 07       	cpc	r24, r20
    6d9e:	38 f0       	brcs	.+14     	; 0x6dae <__divsf3_pse+0x26>
    6da0:	9f 5f       	subi	r25, 0xFF	; 255
    6da2:	5f 4f       	sbci	r21, 0xFF	; 255
    6da4:	22 0f       	add	r18, r18
    6da6:	33 1f       	adc	r19, r19
    6da8:	44 1f       	adc	r20, r20
    6daa:	aa 1f       	adc	r26, r26
    6dac:	a9 f3       	breq	.-22     	; 0x6d98 <__divsf3_pse+0x10>
    6dae:	35 d0       	rcall	.+106    	; 0x6e1a <__divsf3_pse+0x92>
    6db0:	0e 2e       	mov	r0, r30
    6db2:	3a f0       	brmi	.+14     	; 0x6dc2 <__divsf3_pse+0x3a>
    6db4:	e0 e8       	ldi	r30, 0x80	; 128
    6db6:	32 d0       	rcall	.+100    	; 0x6e1c <__divsf3_pse+0x94>
    6db8:	91 50       	subi	r25, 0x01	; 1
    6dba:	50 40       	sbci	r21, 0x00	; 0
    6dbc:	e6 95       	lsr	r30
    6dbe:	00 1c       	adc	r0, r0
    6dc0:	ca f7       	brpl	.-14     	; 0x6db4 <__divsf3_pse+0x2c>
    6dc2:	2b d0       	rcall	.+86     	; 0x6e1a <__divsf3_pse+0x92>
    6dc4:	fe 2f       	mov	r31, r30
    6dc6:	29 d0       	rcall	.+82     	; 0x6e1a <__divsf3_pse+0x92>
    6dc8:	66 0f       	add	r22, r22
    6dca:	77 1f       	adc	r23, r23
    6dcc:	88 1f       	adc	r24, r24
    6dce:	bb 1f       	adc	r27, r27
    6dd0:	26 17       	cp	r18, r22
    6dd2:	37 07       	cpc	r19, r23
    6dd4:	48 07       	cpc	r20, r24
    6dd6:	ab 07       	cpc	r26, r27
    6dd8:	b0 e8       	ldi	r27, 0x80	; 128
    6dda:	09 f0       	breq	.+2      	; 0x6dde <__divsf3_pse+0x56>
    6ddc:	bb 0b       	sbc	r27, r27
    6dde:	80 2d       	mov	r24, r0
    6de0:	bf 01       	movw	r22, r30
    6de2:	ff 27       	eor	r31, r31
    6de4:	93 58       	subi	r25, 0x83	; 131
    6de6:	5f 4f       	sbci	r21, 0xFF	; 255
    6de8:	3a f0       	brmi	.+14     	; 0x6df8 <__divsf3_pse+0x70>
    6dea:	9e 3f       	cpi	r25, 0xFE	; 254
    6dec:	51 05       	cpc	r21, r1
    6dee:	78 f0       	brcs	.+30     	; 0x6e0e <__divsf3_pse+0x86>
    6df0:	0c 94 f3 37 	jmp	0x6fe6	; 0x6fe6 <__fp_inf>
    6df4:	0c 94 b4 38 	jmp	0x7168	; 0x7168 <__fp_szero>
    6df8:	5f 3f       	cpi	r21, 0xFF	; 255
    6dfa:	e4 f3       	brlt	.-8      	; 0x6df4 <__divsf3_pse+0x6c>
    6dfc:	98 3e       	cpi	r25, 0xE8	; 232
    6dfe:	d4 f3       	brlt	.-12     	; 0x6df4 <__divsf3_pse+0x6c>
    6e00:	86 95       	lsr	r24
    6e02:	77 95       	ror	r23
    6e04:	67 95       	ror	r22
    6e06:	b7 95       	ror	r27
    6e08:	f7 95       	ror	r31
    6e0a:	9f 5f       	subi	r25, 0xFF	; 255
    6e0c:	c9 f7       	brne	.-14     	; 0x6e00 <__divsf3_pse+0x78>
    6e0e:	88 0f       	add	r24, r24
    6e10:	91 1d       	adc	r25, r1
    6e12:	96 95       	lsr	r25
    6e14:	87 95       	ror	r24
    6e16:	97 f9       	bld	r25, 7
    6e18:	08 95       	ret
    6e1a:	e1 e0       	ldi	r30, 0x01	; 1
    6e1c:	66 0f       	add	r22, r22
    6e1e:	77 1f       	adc	r23, r23
    6e20:	88 1f       	adc	r24, r24
    6e22:	bb 1f       	adc	r27, r27
    6e24:	62 17       	cp	r22, r18
    6e26:	73 07       	cpc	r23, r19
    6e28:	84 07       	cpc	r24, r20
    6e2a:	ba 07       	cpc	r27, r26
    6e2c:	20 f0       	brcs	.+8      	; 0x6e36 <__divsf3_pse+0xae>
    6e2e:	62 1b       	sub	r22, r18
    6e30:	73 0b       	sbc	r23, r19
    6e32:	84 0b       	sbc	r24, r20
    6e34:	ba 0b       	sbc	r27, r26
    6e36:	ee 1f       	adc	r30, r30
    6e38:	88 f7       	brcc	.-30     	; 0x6e1c <__divsf3_pse+0x94>
    6e3a:	e0 95       	com	r30
    6e3c:	08 95       	ret

00006e3e <__fixunssfsi>:
    6e3e:	0e 94 99 38 	call	0x7132	; 0x7132 <__fp_splitA>
    6e42:	88 f0       	brcs	.+34     	; 0x6e66 <__fixunssfsi+0x28>
    6e44:	9f 57       	subi	r25, 0x7F	; 127
    6e46:	98 f0       	brcs	.+38     	; 0x6e6e <__fixunssfsi+0x30>
    6e48:	b9 2f       	mov	r27, r25
    6e4a:	99 27       	eor	r25, r25
    6e4c:	b7 51       	subi	r27, 0x17	; 23
    6e4e:	b0 f0       	brcs	.+44     	; 0x6e7c <__fixunssfsi+0x3e>
    6e50:	e1 f0       	breq	.+56     	; 0x6e8a <__fixunssfsi+0x4c>
    6e52:	66 0f       	add	r22, r22
    6e54:	77 1f       	adc	r23, r23
    6e56:	88 1f       	adc	r24, r24
    6e58:	99 1f       	adc	r25, r25
    6e5a:	1a f0       	brmi	.+6      	; 0x6e62 <__fixunssfsi+0x24>
    6e5c:	ba 95       	dec	r27
    6e5e:	c9 f7       	brne	.-14     	; 0x6e52 <__fixunssfsi+0x14>
    6e60:	14 c0       	rjmp	.+40     	; 0x6e8a <__fixunssfsi+0x4c>
    6e62:	b1 30       	cpi	r27, 0x01	; 1
    6e64:	91 f0       	breq	.+36     	; 0x6e8a <__fixunssfsi+0x4c>
    6e66:	0e 94 b3 38 	call	0x7166	; 0x7166 <__fp_zero>
    6e6a:	b1 e0       	ldi	r27, 0x01	; 1
    6e6c:	08 95       	ret
    6e6e:	0c 94 b3 38 	jmp	0x7166	; 0x7166 <__fp_zero>
    6e72:	67 2f       	mov	r22, r23
    6e74:	78 2f       	mov	r23, r24
    6e76:	88 27       	eor	r24, r24
    6e78:	b8 5f       	subi	r27, 0xF8	; 248
    6e7a:	39 f0       	breq	.+14     	; 0x6e8a <__fixunssfsi+0x4c>
    6e7c:	b9 3f       	cpi	r27, 0xF9	; 249
    6e7e:	cc f3       	brlt	.-14     	; 0x6e72 <__fixunssfsi+0x34>
    6e80:	86 95       	lsr	r24
    6e82:	77 95       	ror	r23
    6e84:	67 95       	ror	r22
    6e86:	b3 95       	inc	r27
    6e88:	d9 f7       	brne	.-10     	; 0x6e80 <__fixunssfsi+0x42>
    6e8a:	3e f4       	brtc	.+14     	; 0x6e9a <__fixunssfsi+0x5c>
    6e8c:	90 95       	com	r25
    6e8e:	80 95       	com	r24
    6e90:	70 95       	com	r23
    6e92:	61 95       	neg	r22
    6e94:	7f 4f       	sbci	r23, 0xFF	; 255
    6e96:	8f 4f       	sbci	r24, 0xFF	; 255
    6e98:	9f 4f       	sbci	r25, 0xFF	; 255
    6e9a:	08 95       	ret

00006e9c <__floatdisf>:
    6e9c:	97 fb       	bst	r25, 7
    6e9e:	16 f4       	brtc	.+4      	; 0x6ea4 <__floatdisf+0x8>
    6ea0:	0e 94 fc 37 	call	0x6ff8	; 0x6ff8 <__fp_negdi>
    6ea4:	0c 94 92 37 	jmp	0x6f24	; 0x6f24 <__fp_di2sf>

00006ea8 <__floatunsisf>:
    6ea8:	e8 94       	clt
    6eaa:	09 c0       	rjmp	.+18     	; 0x6ebe <__floatsisf+0x12>

00006eac <__floatsisf>:
    6eac:	97 fb       	bst	r25, 7
    6eae:	3e f4       	brtc	.+14     	; 0x6ebe <__floatsisf+0x12>
    6eb0:	90 95       	com	r25
    6eb2:	80 95       	com	r24
    6eb4:	70 95       	com	r23
    6eb6:	61 95       	neg	r22
    6eb8:	7f 4f       	sbci	r23, 0xFF	; 255
    6eba:	8f 4f       	sbci	r24, 0xFF	; 255
    6ebc:	9f 4f       	sbci	r25, 0xFF	; 255
    6ebe:	99 23       	and	r25, r25
    6ec0:	a9 f0       	breq	.+42     	; 0x6eec <__floatsisf+0x40>
    6ec2:	f9 2f       	mov	r31, r25
    6ec4:	96 e9       	ldi	r25, 0x96	; 150
    6ec6:	bb 27       	eor	r27, r27
    6ec8:	93 95       	inc	r25
    6eca:	f6 95       	lsr	r31
    6ecc:	87 95       	ror	r24
    6ece:	77 95       	ror	r23
    6ed0:	67 95       	ror	r22
    6ed2:	b7 95       	ror	r27
    6ed4:	f1 11       	cpse	r31, r1
    6ed6:	f8 cf       	rjmp	.-16     	; 0x6ec8 <__floatsisf+0x1c>
    6ed8:	fa f4       	brpl	.+62     	; 0x6f18 <__floatsisf+0x6c>
    6eda:	bb 0f       	add	r27, r27
    6edc:	11 f4       	brne	.+4      	; 0x6ee2 <__floatsisf+0x36>
    6ede:	60 ff       	sbrs	r22, 0
    6ee0:	1b c0       	rjmp	.+54     	; 0x6f18 <__floatsisf+0x6c>
    6ee2:	6f 5f       	subi	r22, 0xFF	; 255
    6ee4:	7f 4f       	sbci	r23, 0xFF	; 255
    6ee6:	8f 4f       	sbci	r24, 0xFF	; 255
    6ee8:	9f 4f       	sbci	r25, 0xFF	; 255
    6eea:	16 c0       	rjmp	.+44     	; 0x6f18 <__floatsisf+0x6c>
    6eec:	88 23       	and	r24, r24
    6eee:	11 f0       	breq	.+4      	; 0x6ef4 <__floatsisf+0x48>
    6ef0:	96 e9       	ldi	r25, 0x96	; 150
    6ef2:	11 c0       	rjmp	.+34     	; 0x6f16 <__floatsisf+0x6a>
    6ef4:	77 23       	and	r23, r23
    6ef6:	21 f0       	breq	.+8      	; 0x6f00 <__floatsisf+0x54>
    6ef8:	9e e8       	ldi	r25, 0x8E	; 142
    6efa:	87 2f       	mov	r24, r23
    6efc:	76 2f       	mov	r23, r22
    6efe:	05 c0       	rjmp	.+10     	; 0x6f0a <__floatsisf+0x5e>
    6f00:	66 23       	and	r22, r22
    6f02:	71 f0       	breq	.+28     	; 0x6f20 <__floatsisf+0x74>
    6f04:	96 e8       	ldi	r25, 0x86	; 134
    6f06:	86 2f       	mov	r24, r22
    6f08:	70 e0       	ldi	r23, 0x00	; 0
    6f0a:	60 e0       	ldi	r22, 0x00	; 0
    6f0c:	2a f0       	brmi	.+10     	; 0x6f18 <__floatsisf+0x6c>
    6f0e:	9a 95       	dec	r25
    6f10:	66 0f       	add	r22, r22
    6f12:	77 1f       	adc	r23, r23
    6f14:	88 1f       	adc	r24, r24
    6f16:	da f7       	brpl	.-10     	; 0x6f0e <__floatsisf+0x62>
    6f18:	88 0f       	add	r24, r24
    6f1a:	96 95       	lsr	r25
    6f1c:	87 95       	ror	r24
    6f1e:	97 f9       	bld	r25, 7
    6f20:	08 95       	ret

00006f22 <__floatundisf>:
    6f22:	e8 94       	clt

00006f24 <__fp_di2sf>:
    6f24:	f9 2f       	mov	r31, r25
    6f26:	96 eb       	ldi	r25, 0xB6	; 182
    6f28:	ff 23       	and	r31, r31
    6f2a:	81 f0       	breq	.+32     	; 0x6f4c <__fp_di2sf+0x28>
    6f2c:	12 16       	cp	r1, r18
    6f2e:	13 06       	cpc	r1, r19
    6f30:	14 06       	cpc	r1, r20
    6f32:	44 0b       	sbc	r20, r20
    6f34:	93 95       	inc	r25
    6f36:	f6 95       	lsr	r31
    6f38:	87 95       	ror	r24
    6f3a:	77 95       	ror	r23
    6f3c:	67 95       	ror	r22
    6f3e:	57 95       	ror	r21
    6f40:	40 40       	sbci	r20, 0x00	; 0
    6f42:	ff 23       	and	r31, r31
    6f44:	b9 f7       	brne	.-18     	; 0x6f34 <__fp_di2sf+0x10>
    6f46:	1b c0       	rjmp	.+54     	; 0x6f7e <__fp_di2sf+0x5a>
    6f48:	99 27       	eor	r25, r25
    6f4a:	08 95       	ret
    6f4c:	88 23       	and	r24, r24
    6f4e:	51 f4       	brne	.+20     	; 0x6f64 <__fp_di2sf+0x40>
    6f50:	98 50       	subi	r25, 0x08	; 8
    6f52:	d2 f7       	brpl	.-12     	; 0x6f48 <__fp_di2sf+0x24>
    6f54:	87 2b       	or	r24, r23
    6f56:	76 2f       	mov	r23, r22
    6f58:	65 2f       	mov	r22, r21
    6f5a:	54 2f       	mov	r21, r20
    6f5c:	43 2f       	mov	r20, r19
    6f5e:	32 2f       	mov	r19, r18
    6f60:	20 e0       	ldi	r18, 0x00	; 0
    6f62:	b1 f3       	breq	.-20     	; 0x6f50 <__fp_di2sf+0x2c>
    6f64:	12 16       	cp	r1, r18
    6f66:	13 06       	cpc	r1, r19
    6f68:	14 06       	cpc	r1, r20
    6f6a:	44 0b       	sbc	r20, r20
    6f6c:	88 23       	and	r24, r24
    6f6e:	3a f0       	brmi	.+14     	; 0x6f7e <__fp_di2sf+0x5a>
    6f70:	9a 95       	dec	r25
    6f72:	44 0f       	add	r20, r20
    6f74:	55 1f       	adc	r21, r21
    6f76:	66 1f       	adc	r22, r22
    6f78:	77 1f       	adc	r23, r23
    6f7a:	88 1f       	adc	r24, r24
    6f7c:	ca f7       	brpl	.-14     	; 0x6f70 <__fp_di2sf+0x4c>
    6f7e:	55 23       	and	r21, r21
    6f80:	4a f4       	brpl	.+18     	; 0x6f94 <__fp_di2sf+0x70>
    6f82:	44 0f       	add	r20, r20
    6f84:	55 1f       	adc	r21, r21
    6f86:	11 f4       	brne	.+4      	; 0x6f8c <__fp_di2sf+0x68>
    6f88:	60 ff       	sbrs	r22, 0
    6f8a:	04 c0       	rjmp	.+8      	; 0x6f94 <__fp_di2sf+0x70>
    6f8c:	6f 5f       	subi	r22, 0xFF	; 255
    6f8e:	7f 4f       	sbci	r23, 0xFF	; 255
    6f90:	8f 4f       	sbci	r24, 0xFF	; 255
    6f92:	9f 4f       	sbci	r25, 0xFF	; 255
    6f94:	88 0f       	add	r24, r24
    6f96:	96 95       	lsr	r25
    6f98:	87 95       	ror	r24
    6f9a:	97 f9       	bld	r25, 7
    6f9c:	08 95       	ret

00006f9e <__fp_cmp>:
    6f9e:	99 0f       	add	r25, r25
    6fa0:	00 08       	sbc	r0, r0
    6fa2:	55 0f       	add	r21, r21
    6fa4:	aa 0b       	sbc	r26, r26
    6fa6:	e0 e8       	ldi	r30, 0x80	; 128
    6fa8:	fe ef       	ldi	r31, 0xFE	; 254
    6faa:	16 16       	cp	r1, r22
    6fac:	17 06       	cpc	r1, r23
    6fae:	e8 07       	cpc	r30, r24
    6fb0:	f9 07       	cpc	r31, r25
    6fb2:	c0 f0       	brcs	.+48     	; 0x6fe4 <__fp_cmp+0x46>
    6fb4:	12 16       	cp	r1, r18
    6fb6:	13 06       	cpc	r1, r19
    6fb8:	e4 07       	cpc	r30, r20
    6fba:	f5 07       	cpc	r31, r21
    6fbc:	98 f0       	brcs	.+38     	; 0x6fe4 <__fp_cmp+0x46>
    6fbe:	62 1b       	sub	r22, r18
    6fc0:	73 0b       	sbc	r23, r19
    6fc2:	84 0b       	sbc	r24, r20
    6fc4:	95 0b       	sbc	r25, r21
    6fc6:	39 f4       	brne	.+14     	; 0x6fd6 <__fp_cmp+0x38>
    6fc8:	0a 26       	eor	r0, r26
    6fca:	61 f0       	breq	.+24     	; 0x6fe4 <__fp_cmp+0x46>
    6fcc:	23 2b       	or	r18, r19
    6fce:	24 2b       	or	r18, r20
    6fd0:	25 2b       	or	r18, r21
    6fd2:	21 f4       	brne	.+8      	; 0x6fdc <__fp_cmp+0x3e>
    6fd4:	08 95       	ret
    6fd6:	0a 26       	eor	r0, r26
    6fd8:	09 f4       	brne	.+2      	; 0x6fdc <__fp_cmp+0x3e>
    6fda:	a1 40       	sbci	r26, 0x01	; 1
    6fdc:	a6 95       	lsr	r26
    6fde:	8f ef       	ldi	r24, 0xFF	; 255
    6fe0:	81 1d       	adc	r24, r1
    6fe2:	81 1d       	adc	r24, r1
    6fe4:	08 95       	ret

00006fe6 <__fp_inf>:
    6fe6:	97 f9       	bld	r25, 7
    6fe8:	9f 67       	ori	r25, 0x7F	; 127
    6fea:	80 e8       	ldi	r24, 0x80	; 128
    6fec:	70 e0       	ldi	r23, 0x00	; 0
    6fee:	60 e0       	ldi	r22, 0x00	; 0
    6ff0:	08 95       	ret

00006ff2 <__fp_nan>:
    6ff2:	9f ef       	ldi	r25, 0xFF	; 255
    6ff4:	80 ec       	ldi	r24, 0xC0	; 192
    6ff6:	08 95       	ret

00006ff8 <__fp_negdi>:
    6ff8:	90 95       	com	r25
    6ffa:	80 95       	com	r24
    6ffc:	70 95       	com	r23
    6ffe:	60 95       	com	r22
    7000:	50 95       	com	r21
    7002:	40 95       	com	r20
    7004:	30 95       	com	r19
    7006:	21 95       	neg	r18
    7008:	3f 4f       	sbci	r19, 0xFF	; 255
    700a:	4f 4f       	sbci	r20, 0xFF	; 255
    700c:	5f 4f       	sbci	r21, 0xFF	; 255
    700e:	6f 4f       	sbci	r22, 0xFF	; 255
    7010:	7f 4f       	sbci	r23, 0xFF	; 255
    7012:	8f 4f       	sbci	r24, 0xFF	; 255
    7014:	9f 4f       	sbci	r25, 0xFF	; 255
    7016:	08 95       	ret

00007018 <__fp_powser>:
    7018:	df 93       	push	r29
    701a:	cf 93       	push	r28
    701c:	1f 93       	push	r17
    701e:	0f 93       	push	r16
    7020:	ff 92       	push	r15
    7022:	ef 92       	push	r14
    7024:	df 92       	push	r13
    7026:	7b 01       	movw	r14, r22
    7028:	8c 01       	movw	r16, r24
    702a:	68 94       	set
    702c:	06 c0       	rjmp	.+12     	; 0x703a <__fp_powser+0x22>
    702e:	da 2e       	mov	r13, r26
    7030:	ef 01       	movw	r28, r30
    7032:	0e 94 81 39 	call	0x7302	; 0x7302 <__mulsf3x>
    7036:	fe 01       	movw	r30, r28
    7038:	e8 94       	clt
    703a:	a5 91       	lpm	r26, Z+
    703c:	25 91       	lpm	r18, Z+
    703e:	35 91       	lpm	r19, Z+
    7040:	45 91       	lpm	r20, Z+
    7042:	55 91       	lpm	r21, Z+
    7044:	a6 f3       	brts	.-24     	; 0x702e <__fp_powser+0x16>
    7046:	ef 01       	movw	r28, r30
    7048:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <__addsf3x>
    704c:	fe 01       	movw	r30, r28
    704e:	97 01       	movw	r18, r14
    7050:	a8 01       	movw	r20, r16
    7052:	da 94       	dec	r13
    7054:	69 f7       	brne	.-38     	; 0x7030 <__fp_powser+0x18>
    7056:	df 90       	pop	r13
    7058:	ef 90       	pop	r14
    705a:	ff 90       	pop	r15
    705c:	0f 91       	pop	r16
    705e:	1f 91       	pop	r17
    7060:	cf 91       	pop	r28
    7062:	df 91       	pop	r29
    7064:	08 95       	ret

00007066 <__fp_pscA>:
    7066:	00 24       	eor	r0, r0
    7068:	0a 94       	dec	r0
    706a:	16 16       	cp	r1, r22
    706c:	17 06       	cpc	r1, r23
    706e:	18 06       	cpc	r1, r24
    7070:	09 06       	cpc	r0, r25
    7072:	08 95       	ret

00007074 <__fp_pscB>:
    7074:	00 24       	eor	r0, r0
    7076:	0a 94       	dec	r0
    7078:	12 16       	cp	r1, r18
    707a:	13 06       	cpc	r1, r19
    707c:	14 06       	cpc	r1, r20
    707e:	05 06       	cpc	r0, r21
    7080:	08 95       	ret
    7082:	0c 94 f9 37 	jmp	0x6ff2	; 0x6ff2 <__fp_nan>

00007086 <__fp_rempio2>:
    7086:	0e 94 99 38 	call	0x7132	; 0x7132 <__fp_splitA>
    708a:	d8 f3       	brcs	.-10     	; 0x7082 <__fp_pscB+0xe>
    708c:	e8 94       	clt
    708e:	e0 e0       	ldi	r30, 0x00	; 0
    7090:	bb 27       	eor	r27, r27
    7092:	9f 57       	subi	r25, 0x7F	; 127
    7094:	f0 f0       	brcs	.+60     	; 0x70d2 <__fp_rempio2+0x4c>
    7096:	2a ed       	ldi	r18, 0xDA	; 218
    7098:	3f e0       	ldi	r19, 0x0F	; 15
    709a:	49 ec       	ldi	r20, 0xC9	; 201
    709c:	06 c0       	rjmp	.+12     	; 0x70aa <__fp_rempio2+0x24>
    709e:	ee 0f       	add	r30, r30
    70a0:	bb 0f       	add	r27, r27
    70a2:	66 1f       	adc	r22, r22
    70a4:	77 1f       	adc	r23, r23
    70a6:	88 1f       	adc	r24, r24
    70a8:	28 f0       	brcs	.+10     	; 0x70b4 <__fp_rempio2+0x2e>
    70aa:	b2 3a       	cpi	r27, 0xA2	; 162
    70ac:	62 07       	cpc	r22, r18
    70ae:	73 07       	cpc	r23, r19
    70b0:	84 07       	cpc	r24, r20
    70b2:	28 f0       	brcs	.+10     	; 0x70be <__fp_rempio2+0x38>
    70b4:	b2 5a       	subi	r27, 0xA2	; 162
    70b6:	62 0b       	sbc	r22, r18
    70b8:	73 0b       	sbc	r23, r19
    70ba:	84 0b       	sbc	r24, r20
    70bc:	e3 95       	inc	r30
    70be:	9a 95       	dec	r25
    70c0:	72 f7       	brpl	.-36     	; 0x709e <__fp_rempio2+0x18>
    70c2:	80 38       	cpi	r24, 0x80	; 128
    70c4:	30 f4       	brcc	.+12     	; 0x70d2 <__fp_rempio2+0x4c>
    70c6:	9a 95       	dec	r25
    70c8:	bb 0f       	add	r27, r27
    70ca:	66 1f       	adc	r22, r22
    70cc:	77 1f       	adc	r23, r23
    70ce:	88 1f       	adc	r24, r24
    70d0:	d2 f7       	brpl	.-12     	; 0x70c6 <__fp_rempio2+0x40>
    70d2:	90 48       	sbci	r25, 0x80	; 128
    70d4:	0c 94 2f 3a 	jmp	0x745e	; 0x745e <__fp_mpack_finite>

000070d8 <__fp_round>:
    70d8:	09 2e       	mov	r0, r25
    70da:	03 94       	inc	r0
    70dc:	00 0c       	add	r0, r0
    70de:	11 f4       	brne	.+4      	; 0x70e4 <__fp_round+0xc>
    70e0:	88 23       	and	r24, r24
    70e2:	52 f0       	brmi	.+20     	; 0x70f8 <__fp_round+0x20>
    70e4:	bb 0f       	add	r27, r27
    70e6:	40 f4       	brcc	.+16     	; 0x70f8 <__fp_round+0x20>
    70e8:	bf 2b       	or	r27, r31
    70ea:	11 f4       	brne	.+4      	; 0x70f0 <__fp_round+0x18>
    70ec:	60 ff       	sbrs	r22, 0
    70ee:	04 c0       	rjmp	.+8      	; 0x70f8 <__fp_round+0x20>
    70f0:	6f 5f       	subi	r22, 0xFF	; 255
    70f2:	7f 4f       	sbci	r23, 0xFF	; 255
    70f4:	8f 4f       	sbci	r24, 0xFF	; 255
    70f6:	9f 4f       	sbci	r25, 0xFF	; 255
    70f8:	08 95       	ret

000070fa <__fp_sinus>:
    70fa:	ef 93       	push	r30
    70fc:	e0 ff       	sbrs	r30, 0
    70fe:	07 c0       	rjmp	.+14     	; 0x710e <__fp_sinus+0x14>
    7100:	a2 ea       	ldi	r26, 0xA2	; 162
    7102:	2a ed       	ldi	r18, 0xDA	; 218
    7104:	3f e0       	ldi	r19, 0x0F	; 15
    7106:	49 ec       	ldi	r20, 0xC9	; 201
    7108:	5f eb       	ldi	r21, 0xBF	; 191
    710a:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <__addsf3x>
    710e:	0e 94 6c 38 	call	0x70d8	; 0x70d8 <__fp_round>
    7112:	0f 90       	pop	r0
    7114:	03 94       	inc	r0
    7116:	01 fc       	sbrc	r0, 1
    7118:	90 58       	subi	r25, 0x80	; 128
    711a:	e5 e7       	ldi	r30, 0x75	; 117
    711c:	f6 e2       	ldi	r31, 0x26	; 38
    711e:	0c 94 42 3a 	jmp	0x7484	; 0x7484 <__fp_powsodd>

00007122 <__fp_split3>:
    7122:	57 fd       	sbrc	r21, 7
    7124:	90 58       	subi	r25, 0x80	; 128
    7126:	44 0f       	add	r20, r20
    7128:	55 1f       	adc	r21, r21
    712a:	59 f0       	breq	.+22     	; 0x7142 <__fp_splitA+0x10>
    712c:	5f 3f       	cpi	r21, 0xFF	; 255
    712e:	71 f0       	breq	.+28     	; 0x714c <__fp_splitA+0x1a>
    7130:	47 95       	ror	r20

00007132 <__fp_splitA>:
    7132:	88 0f       	add	r24, r24
    7134:	97 fb       	bst	r25, 7
    7136:	99 1f       	adc	r25, r25
    7138:	61 f0       	breq	.+24     	; 0x7152 <__fp_splitA+0x20>
    713a:	9f 3f       	cpi	r25, 0xFF	; 255
    713c:	79 f0       	breq	.+30     	; 0x715c <__fp_splitA+0x2a>
    713e:	87 95       	ror	r24
    7140:	08 95       	ret
    7142:	12 16       	cp	r1, r18
    7144:	13 06       	cpc	r1, r19
    7146:	14 06       	cpc	r1, r20
    7148:	55 1f       	adc	r21, r21
    714a:	f2 cf       	rjmp	.-28     	; 0x7130 <__fp_split3+0xe>
    714c:	46 95       	lsr	r20
    714e:	f1 df       	rcall	.-30     	; 0x7132 <__fp_splitA>
    7150:	08 c0       	rjmp	.+16     	; 0x7162 <__fp_splitA+0x30>
    7152:	16 16       	cp	r1, r22
    7154:	17 06       	cpc	r1, r23
    7156:	18 06       	cpc	r1, r24
    7158:	99 1f       	adc	r25, r25
    715a:	f1 cf       	rjmp	.-30     	; 0x713e <__fp_splitA+0xc>
    715c:	86 95       	lsr	r24
    715e:	71 05       	cpc	r23, r1
    7160:	61 05       	cpc	r22, r1
    7162:	08 94       	sec
    7164:	08 95       	ret

00007166 <__fp_zero>:
    7166:	e8 94       	clt

00007168 <__fp_szero>:
    7168:	bb 27       	eor	r27, r27
    716a:	66 27       	eor	r22, r22
    716c:	77 27       	eor	r23, r23
    716e:	cb 01       	movw	r24, r22
    7170:	97 f9       	bld	r25, 7
    7172:	08 95       	ret

00007174 <__gesf2>:
    7174:	0e 94 cf 37 	call	0x6f9e	; 0x6f9e <__fp_cmp>
    7178:	08 f4       	brcc	.+2      	; 0x717c <__gesf2+0x8>
    717a:	8f ef       	ldi	r24, 0xFF	; 255
    717c:	08 95       	ret
    717e:	0e 94 33 38 	call	0x7066	; 0x7066 <__fp_pscA>
    7182:	29 f0       	breq	.+10     	; 0x718e <__gesf2+0x1a>
    7184:	0e 94 3a 38 	call	0x7074	; 0x7074 <__fp_pscB>
    7188:	11 f0       	breq	.+4      	; 0x718e <__gesf2+0x1a>
    718a:	0c 94 f9 37 	jmp	0x6ff2	; 0x6ff2 <__fp_nan>
    718e:	0c 94 f3 37 	jmp	0x6fe6	; 0x6fe6 <__fp_inf>
    7192:	b9 01       	movw	r22, r18
    7194:	ca 01       	movw	r24, r20
    7196:	0c 94 2d 3a 	jmp	0x745a	; 0x745a <__fp_mpack>

0000719a <hypot>:
    719a:	9f 77       	andi	r25, 0x7F	; 127
    719c:	5f 77       	andi	r21, 0x7F	; 127
    719e:	0e 94 91 38 	call	0x7122	; 0x7122 <__fp_split3>
    71a2:	68 f3       	brcs	.-38     	; 0x717e <__gesf2+0xa>
    71a4:	99 23       	and	r25, r25
    71a6:	a9 f3       	breq	.-22     	; 0x7192 <__gesf2+0x1e>
    71a8:	55 23       	and	r21, r21
    71aa:	a9 f3       	breq	.-22     	; 0x7196 <__gesf2+0x22>
    71ac:	ff 27       	eor	r31, r31
    71ae:	95 17       	cp	r25, r21
    71b0:	58 f4       	brcc	.+22     	; 0x71c8 <hypot+0x2e>
    71b2:	e5 2f       	mov	r30, r21
    71b4:	e9 1b       	sub	r30, r25
    71b6:	ed 30       	cpi	r30, 0x0D	; 13
    71b8:	60 f7       	brcc	.-40     	; 0x7192 <__gesf2+0x1e>
    71ba:	5e 3b       	cpi	r21, 0xBE	; 190
    71bc:	10 f0       	brcs	.+4      	; 0x71c2 <hypot+0x28>
    71be:	f1 e4       	ldi	r31, 0x41	; 65
    71c0:	1c c0       	rjmp	.+56     	; 0x71fa <hypot+0x60>
    71c2:	90 34       	cpi	r25, 0x40	; 64
    71c4:	e0 f4       	brcc	.+56     	; 0x71fe <hypot+0x64>
    71c6:	0a c0       	rjmp	.+20     	; 0x71dc <hypot+0x42>
    71c8:	e9 2f       	mov	r30, r25
    71ca:	e5 1b       	sub	r30, r21
    71cc:	ed 30       	cpi	r30, 0x0D	; 13
    71ce:	18 f7       	brcc	.-58     	; 0x7196 <__gesf2+0x22>
    71d0:	9e 3b       	cpi	r25, 0xBE	; 190
    71d2:	10 f0       	brcs	.+4      	; 0x71d8 <hypot+0x3e>
    71d4:	f1 e4       	ldi	r31, 0x41	; 65
    71d6:	11 c0       	rjmp	.+34     	; 0x71fa <hypot+0x60>
    71d8:	50 34       	cpi	r21, 0x40	; 64
    71da:	88 f4       	brcc	.+34     	; 0x71fe <hypot+0x64>
    71dc:	f9 ea       	ldi	r31, 0xA9	; 169
    71de:	88 23       	and	r24, r24
    71e0:	2a f0       	brmi	.+10     	; 0x71ec <hypot+0x52>
    71e2:	9a 95       	dec	r25
    71e4:	66 0f       	add	r22, r22
    71e6:	77 1f       	adc	r23, r23
    71e8:	88 1f       	adc	r24, r24
    71ea:	da f7       	brpl	.-10     	; 0x71e2 <hypot+0x48>
    71ec:	44 23       	and	r20, r20
    71ee:	2a f0       	brmi	.+10     	; 0x71fa <hypot+0x60>
    71f0:	5a 95       	dec	r21
    71f2:	22 0f       	add	r18, r18
    71f4:	33 1f       	adc	r19, r19
    71f6:	44 1f       	adc	r20, r20
    71f8:	da f7       	brpl	.-10     	; 0x71f0 <hypot+0x56>
    71fa:	9f 1b       	sub	r25, r31
    71fc:	5f 1b       	sub	r21, r31
    71fe:	ff 93       	push	r31
    7200:	1f 93       	push	r17
    7202:	0f 93       	push	r16
    7204:	ff 92       	push	r15
    7206:	ef 92       	push	r14
    7208:	79 01       	movw	r14, r18
    720a:	8a 01       	movw	r16, r20
    720c:	bb 27       	eor	r27, r27
    720e:	ab 2f       	mov	r26, r27
    7210:	9b 01       	movw	r18, r22
    7212:	ac 01       	movw	r20, r24
    7214:	0e 94 84 39 	call	0x7308	; 0x7308 <__mulsf3_pse>
    7218:	97 01       	movw	r18, r14
    721a:	a8 01       	movw	r20, r16
    721c:	bf 93       	push	r27
    721e:	7b 01       	movw	r14, r22
    7220:	8c 01       	movw	r16, r24
    7222:	aa 27       	eor	r26, r26
    7224:	ba 2f       	mov	r27, r26
    7226:	b9 01       	movw	r22, r18
    7228:	ca 01       	movw	r24, r20
    722a:	0e 94 84 39 	call	0x7308	; 0x7308 <__mulsf3_pse>
    722e:	af 91       	pop	r26
    7230:	97 01       	movw	r18, r14
    7232:	a8 01       	movw	r20, r16
    7234:	ef 90       	pop	r14
    7236:	ff 90       	pop	r15
    7238:	0f 91       	pop	r16
    723a:	1f 91       	pop	r17
    723c:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <__addsf3x>
    7240:	0e 94 6c 38 	call	0x70d8	; 0x70d8 <__fp_round>
    7244:	0e 94 e9 39 	call	0x73d2	; 0x73d2 <sqrt>
    7248:	4f 91       	pop	r20
    724a:	40 ff       	sbrs	r20, 0
    724c:	08 95       	ret
    724e:	55 27       	eor	r21, r21
    7250:	47 fd       	sbrc	r20, 7
    7252:	50 95       	com	r21
    7254:	0c 94 38 39 	jmp	0x7270	; 0x7270 <ldexp>

00007258 <inverse>:
    7258:	9b 01       	movw	r18, r22
    725a:	ac 01       	movw	r20, r24
    725c:	60 e0       	ldi	r22, 0x00	; 0
    725e:	70 e0       	ldi	r23, 0x00	; 0
    7260:	80 e8       	ldi	r24, 0x80	; 128
    7262:	9f e3       	ldi	r25, 0x3F	; 63
    7264:	0c 94 ad 36 	jmp	0x6d5a	; 0x6d5a <__divsf3>
    7268:	0c 94 f3 37 	jmp	0x6fe6	; 0x6fe6 <__fp_inf>
    726c:	0c 94 2d 3a 	jmp	0x745a	; 0x745a <__fp_mpack>

00007270 <ldexp>:
    7270:	0e 94 99 38 	call	0x7132	; 0x7132 <__fp_splitA>
    7274:	d8 f3       	brcs	.-10     	; 0x726c <inverse+0x14>
    7276:	99 23       	and	r25, r25
    7278:	c9 f3       	breq	.-14     	; 0x726c <inverse+0x14>
    727a:	94 0f       	add	r25, r20
    727c:	51 1d       	adc	r21, r1
    727e:	a3 f3       	brvs	.-24     	; 0x7268 <inverse+0x10>
    7280:	91 50       	subi	r25, 0x01	; 1
    7282:	50 40       	sbci	r21, 0x00	; 0
    7284:	94 f0       	brlt	.+36     	; 0x72aa <ldexp+0x3a>
    7286:	59 f0       	breq	.+22     	; 0x729e <ldexp+0x2e>
    7288:	88 23       	and	r24, r24
    728a:	32 f0       	brmi	.+12     	; 0x7298 <ldexp+0x28>
    728c:	66 0f       	add	r22, r22
    728e:	77 1f       	adc	r23, r23
    7290:	88 1f       	adc	r24, r24
    7292:	91 50       	subi	r25, 0x01	; 1
    7294:	50 40       	sbci	r21, 0x00	; 0
    7296:	c1 f7       	brne	.-16     	; 0x7288 <ldexp+0x18>
    7298:	9e 3f       	cpi	r25, 0xFE	; 254
    729a:	51 05       	cpc	r21, r1
    729c:	2c f7       	brge	.-54     	; 0x7268 <inverse+0x10>
    729e:	88 0f       	add	r24, r24
    72a0:	91 1d       	adc	r25, r1
    72a2:	96 95       	lsr	r25
    72a4:	87 95       	ror	r24
    72a6:	97 f9       	bld	r25, 7
    72a8:	08 95       	ret
    72aa:	5f 3f       	cpi	r21, 0xFF	; 255
    72ac:	ac f0       	brlt	.+42     	; 0x72d8 <ldexp+0x68>
    72ae:	98 3e       	cpi	r25, 0xE8	; 232
    72b0:	9c f0       	brlt	.+38     	; 0x72d8 <ldexp+0x68>
    72b2:	bb 27       	eor	r27, r27
    72b4:	86 95       	lsr	r24
    72b6:	77 95       	ror	r23
    72b8:	67 95       	ror	r22
    72ba:	b7 95       	ror	r27
    72bc:	08 f4       	brcc	.+2      	; 0x72c0 <ldexp+0x50>
    72be:	b1 60       	ori	r27, 0x01	; 1
    72c0:	93 95       	inc	r25
    72c2:	c1 f7       	brne	.-16     	; 0x72b4 <ldexp+0x44>
    72c4:	bb 0f       	add	r27, r27
    72c6:	58 f7       	brcc	.-42     	; 0x729e <ldexp+0x2e>
    72c8:	11 f4       	brne	.+4      	; 0x72ce <ldexp+0x5e>
    72ca:	60 ff       	sbrs	r22, 0
    72cc:	e8 cf       	rjmp	.-48     	; 0x729e <ldexp+0x2e>
    72ce:	6f 5f       	subi	r22, 0xFF	; 255
    72d0:	7f 4f       	sbci	r23, 0xFF	; 255
    72d2:	8f 4f       	sbci	r24, 0xFF	; 255
    72d4:	9f 4f       	sbci	r25, 0xFF	; 255
    72d6:	e3 cf       	rjmp	.-58     	; 0x729e <ldexp+0x2e>
    72d8:	0c 94 b4 38 	jmp	0x7168	; 0x7168 <__fp_szero>

000072dc <__mulsf3>:
    72dc:	0e 94 81 39 	call	0x7302	; 0x7302 <__mulsf3x>
    72e0:	0c 94 6c 38 	jmp	0x70d8	; 0x70d8 <__fp_round>
    72e4:	0e 94 33 38 	call	0x7066	; 0x7066 <__fp_pscA>
    72e8:	38 f0       	brcs	.+14     	; 0x72f8 <__mulsf3+0x1c>
    72ea:	0e 94 3a 38 	call	0x7074	; 0x7074 <__fp_pscB>
    72ee:	20 f0       	brcs	.+8      	; 0x72f8 <__mulsf3+0x1c>
    72f0:	95 23       	and	r25, r21
    72f2:	11 f0       	breq	.+4      	; 0x72f8 <__mulsf3+0x1c>
    72f4:	0c 94 f3 37 	jmp	0x6fe6	; 0x6fe6 <__fp_inf>
    72f8:	0c 94 f9 37 	jmp	0x6ff2	; 0x6ff2 <__fp_nan>
    72fc:	11 24       	eor	r1, r1
    72fe:	0c 94 b4 38 	jmp	0x7168	; 0x7168 <__fp_szero>

00007302 <__mulsf3x>:
    7302:	0e 94 91 38 	call	0x7122	; 0x7122 <__fp_split3>
    7306:	70 f3       	brcs	.-36     	; 0x72e4 <__mulsf3+0x8>

00007308 <__mulsf3_pse>:
    7308:	95 9f       	mul	r25, r21
    730a:	c1 f3       	breq	.-16     	; 0x72fc <__mulsf3+0x20>
    730c:	95 0f       	add	r25, r21
    730e:	50 e0       	ldi	r21, 0x00	; 0
    7310:	55 1f       	adc	r21, r21
    7312:	62 9f       	mul	r22, r18
    7314:	f0 01       	movw	r30, r0
    7316:	72 9f       	mul	r23, r18
    7318:	bb 27       	eor	r27, r27
    731a:	f0 0d       	add	r31, r0
    731c:	b1 1d       	adc	r27, r1
    731e:	63 9f       	mul	r22, r19
    7320:	aa 27       	eor	r26, r26
    7322:	f0 0d       	add	r31, r0
    7324:	b1 1d       	adc	r27, r1
    7326:	aa 1f       	adc	r26, r26
    7328:	64 9f       	mul	r22, r20
    732a:	66 27       	eor	r22, r22
    732c:	b0 0d       	add	r27, r0
    732e:	a1 1d       	adc	r26, r1
    7330:	66 1f       	adc	r22, r22
    7332:	82 9f       	mul	r24, r18
    7334:	22 27       	eor	r18, r18
    7336:	b0 0d       	add	r27, r0
    7338:	a1 1d       	adc	r26, r1
    733a:	62 1f       	adc	r22, r18
    733c:	73 9f       	mul	r23, r19
    733e:	b0 0d       	add	r27, r0
    7340:	a1 1d       	adc	r26, r1
    7342:	62 1f       	adc	r22, r18
    7344:	83 9f       	mul	r24, r19
    7346:	a0 0d       	add	r26, r0
    7348:	61 1d       	adc	r22, r1
    734a:	22 1f       	adc	r18, r18
    734c:	74 9f       	mul	r23, r20
    734e:	33 27       	eor	r19, r19
    7350:	a0 0d       	add	r26, r0
    7352:	61 1d       	adc	r22, r1
    7354:	23 1f       	adc	r18, r19
    7356:	84 9f       	mul	r24, r20
    7358:	60 0d       	add	r22, r0
    735a:	21 1d       	adc	r18, r1
    735c:	82 2f       	mov	r24, r18
    735e:	76 2f       	mov	r23, r22
    7360:	6a 2f       	mov	r22, r26
    7362:	11 24       	eor	r1, r1
    7364:	9f 57       	subi	r25, 0x7F	; 127
    7366:	50 40       	sbci	r21, 0x00	; 0
    7368:	9a f0       	brmi	.+38     	; 0x7390 <__mulsf3_pse+0x88>
    736a:	f1 f0       	breq	.+60     	; 0x73a8 <__mulsf3_pse+0xa0>
    736c:	88 23       	and	r24, r24
    736e:	4a f0       	brmi	.+18     	; 0x7382 <__mulsf3_pse+0x7a>
    7370:	ee 0f       	add	r30, r30
    7372:	ff 1f       	adc	r31, r31
    7374:	bb 1f       	adc	r27, r27
    7376:	66 1f       	adc	r22, r22
    7378:	77 1f       	adc	r23, r23
    737a:	88 1f       	adc	r24, r24
    737c:	91 50       	subi	r25, 0x01	; 1
    737e:	50 40       	sbci	r21, 0x00	; 0
    7380:	a9 f7       	brne	.-22     	; 0x736c <__mulsf3_pse+0x64>
    7382:	9e 3f       	cpi	r25, 0xFE	; 254
    7384:	51 05       	cpc	r21, r1
    7386:	80 f0       	brcs	.+32     	; 0x73a8 <__mulsf3_pse+0xa0>
    7388:	0c 94 f3 37 	jmp	0x6fe6	; 0x6fe6 <__fp_inf>
    738c:	0c 94 b4 38 	jmp	0x7168	; 0x7168 <__fp_szero>
    7390:	5f 3f       	cpi	r21, 0xFF	; 255
    7392:	e4 f3       	brlt	.-8      	; 0x738c <__mulsf3_pse+0x84>
    7394:	98 3e       	cpi	r25, 0xE8	; 232
    7396:	d4 f3       	brlt	.-12     	; 0x738c <__mulsf3_pse+0x84>
    7398:	86 95       	lsr	r24
    739a:	77 95       	ror	r23
    739c:	67 95       	ror	r22
    739e:	b7 95       	ror	r27
    73a0:	f7 95       	ror	r31
    73a2:	e7 95       	ror	r30
    73a4:	9f 5f       	subi	r25, 0xFF	; 255
    73a6:	c1 f7       	brne	.-16     	; 0x7398 <__mulsf3_pse+0x90>
    73a8:	fe 2b       	or	r31, r30
    73aa:	88 0f       	add	r24, r24
    73ac:	91 1d       	adc	r25, r1
    73ae:	96 95       	lsr	r25
    73b0:	87 95       	ror	r24
    73b2:	97 f9       	bld	r25, 7
    73b4:	08 95       	ret

000073b6 <sin>:
    73b6:	9f 93       	push	r25
    73b8:	0e 94 43 38 	call	0x7086	; 0x7086 <__fp_rempio2>
    73bc:	0f 90       	pop	r0
    73be:	07 fc       	sbrc	r0, 7
    73c0:	ee 5f       	subi	r30, 0xFE	; 254
    73c2:	0c 94 7d 38 	jmp	0x70fa	; 0x70fa <__fp_sinus>
    73c6:	19 f4       	brne	.+6      	; 0x73ce <sin+0x18>
    73c8:	16 f4       	brtc	.+4      	; 0x73ce <sin+0x18>
    73ca:	0c 94 f9 37 	jmp	0x6ff2	; 0x6ff2 <__fp_nan>
    73ce:	0c 94 2d 3a 	jmp	0x745a	; 0x745a <__fp_mpack>

000073d2 <sqrt>:
    73d2:	0e 94 99 38 	call	0x7132	; 0x7132 <__fp_splitA>
    73d6:	b8 f3       	brcs	.-18     	; 0x73c6 <sin+0x10>
    73d8:	99 23       	and	r25, r25
    73da:	c9 f3       	breq	.-14     	; 0x73ce <sin+0x18>
    73dc:	b6 f3       	brts	.-20     	; 0x73ca <sin+0x14>
    73de:	9f 57       	subi	r25, 0x7F	; 127
    73e0:	55 0b       	sbc	r21, r21
    73e2:	87 ff       	sbrs	r24, 7
    73e4:	0e 94 3b 3a 	call	0x7476	; 0x7476 <__fp_norm2>
    73e8:	00 24       	eor	r0, r0
    73ea:	a0 e6       	ldi	r26, 0x60	; 96
    73ec:	40 ea       	ldi	r20, 0xA0	; 160
    73ee:	90 01       	movw	r18, r0
    73f0:	80 58       	subi	r24, 0x80	; 128
    73f2:	56 95       	lsr	r21
    73f4:	97 95       	ror	r25
    73f6:	28 f4       	brcc	.+10     	; 0x7402 <sqrt+0x30>
    73f8:	80 5c       	subi	r24, 0xC0	; 192
    73fa:	66 0f       	add	r22, r22
    73fc:	77 1f       	adc	r23, r23
    73fe:	88 1f       	adc	r24, r24
    7400:	20 f0       	brcs	.+8      	; 0x740a <sqrt+0x38>
    7402:	26 17       	cp	r18, r22
    7404:	37 07       	cpc	r19, r23
    7406:	48 07       	cpc	r20, r24
    7408:	30 f4       	brcc	.+12     	; 0x7416 <sqrt+0x44>
    740a:	62 1b       	sub	r22, r18
    740c:	73 0b       	sbc	r23, r19
    740e:	84 0b       	sbc	r24, r20
    7410:	20 29       	or	r18, r0
    7412:	31 29       	or	r19, r1
    7414:	4a 2b       	or	r20, r26
    7416:	a6 95       	lsr	r26
    7418:	17 94       	ror	r1
    741a:	07 94       	ror	r0
    741c:	20 25       	eor	r18, r0
    741e:	31 25       	eor	r19, r1
    7420:	4a 27       	eor	r20, r26
    7422:	58 f7       	brcc	.-42     	; 0x73fa <sqrt+0x28>
    7424:	66 0f       	add	r22, r22
    7426:	77 1f       	adc	r23, r23
    7428:	88 1f       	adc	r24, r24
    742a:	20 f0       	brcs	.+8      	; 0x7434 <sqrt+0x62>
    742c:	26 17       	cp	r18, r22
    742e:	37 07       	cpc	r19, r23
    7430:	48 07       	cpc	r20, r24
    7432:	30 f4       	brcc	.+12     	; 0x7440 <sqrt+0x6e>
    7434:	62 0b       	sbc	r22, r18
    7436:	73 0b       	sbc	r23, r19
    7438:	84 0b       	sbc	r24, r20
    743a:	20 0d       	add	r18, r0
    743c:	31 1d       	adc	r19, r1
    743e:	41 1d       	adc	r20, r1
    7440:	a0 95       	com	r26
    7442:	81 f7       	brne	.-32     	; 0x7424 <sqrt+0x52>
    7444:	b9 01       	movw	r22, r18
    7446:	84 2f       	mov	r24, r20
    7448:	91 58       	subi	r25, 0x81	; 129
    744a:	88 0f       	add	r24, r24
    744c:	96 95       	lsr	r25
    744e:	87 95       	ror	r24
    7450:	08 95       	ret

00007452 <square>:
    7452:	9b 01       	movw	r18, r22
    7454:	ac 01       	movw	r20, r24
    7456:	0c 94 6e 39 	jmp	0x72dc	; 0x72dc <__mulsf3>

0000745a <__fp_mpack>:
    745a:	9f 3f       	cpi	r25, 0xFF	; 255
    745c:	31 f0       	breq	.+12     	; 0x746a <__fp_mpack_finite+0xc>

0000745e <__fp_mpack_finite>:
    745e:	91 50       	subi	r25, 0x01	; 1
    7460:	20 f4       	brcc	.+8      	; 0x746a <__fp_mpack_finite+0xc>
    7462:	87 95       	ror	r24
    7464:	77 95       	ror	r23
    7466:	67 95       	ror	r22
    7468:	b7 95       	ror	r27
    746a:	88 0f       	add	r24, r24
    746c:	91 1d       	adc	r25, r1
    746e:	96 95       	lsr	r25
    7470:	87 95       	ror	r24
    7472:	97 f9       	bld	r25, 7
    7474:	08 95       	ret

00007476 <__fp_norm2>:
    7476:	91 50       	subi	r25, 0x01	; 1
    7478:	50 40       	sbci	r21, 0x00	; 0
    747a:	66 0f       	add	r22, r22
    747c:	77 1f       	adc	r23, r23
    747e:	88 1f       	adc	r24, r24
    7480:	d2 f7       	brpl	.-12     	; 0x7476 <__fp_norm2>
    7482:	08 95       	ret

00007484 <__fp_powsodd>:
    7484:	9f 93       	push	r25
    7486:	8f 93       	push	r24
    7488:	7f 93       	push	r23
    748a:	6f 93       	push	r22
    748c:	ff 93       	push	r31
    748e:	ef 93       	push	r30
    7490:	9b 01       	movw	r18, r22
    7492:	ac 01       	movw	r20, r24
    7494:	0e 94 6e 39 	call	0x72dc	; 0x72dc <__mulsf3>
    7498:	ef 91       	pop	r30
    749a:	ff 91       	pop	r31
    749c:	0e 94 0c 38 	call	0x7018	; 0x7018 <__fp_powser>
    74a0:	2f 91       	pop	r18
    74a2:	3f 91       	pop	r19
    74a4:	4f 91       	pop	r20
    74a6:	5f 91       	pop	r21
    74a8:	0c 94 6e 39 	jmp	0x72dc	; 0x72dc <__mulsf3>

000074ac <memcpy_P>:
    74ac:	fb 01       	movw	r30, r22
    74ae:	dc 01       	movw	r26, r24
    74b0:	02 c0       	rjmp	.+4      	; 0x74b6 <memcpy_P+0xa>
    74b2:	05 90       	lpm	r0, Z+
    74b4:	0d 92       	st	X+, r0
    74b6:	41 50       	subi	r20, 0x01	; 1
    74b8:	50 40       	sbci	r21, 0x00	; 0
    74ba:	d8 f7       	brcc	.-10     	; 0x74b2 <memcpy_P+0x6>
    74bc:	08 95       	ret

000074be <memcpy>:
    74be:	fb 01       	movw	r30, r22
    74c0:	dc 01       	movw	r26, r24
    74c2:	02 c0       	rjmp	.+4      	; 0x74c8 <memcpy+0xa>
    74c4:	01 90       	ld	r0, Z+
    74c6:	0d 92       	st	X+, r0
    74c8:	41 50       	subi	r20, 0x01	; 1
    74ca:	50 40       	sbci	r21, 0x00	; 0
    74cc:	d8 f7       	brcc	.-10     	; 0x74c4 <memcpy+0x6>
    74ce:	08 95       	ret

000074d0 <_exit>:
    74d0:	f8 94       	cli

000074d2 <__stop_program>:
    74d2:	ff cf       	rjmp	.-2      	; 0x74d2 <__stop_program>
