INFO: [VRFC 10-163] Analyzing VHDL file "E:/TRABAJO_FPGA/project_1/project_1.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/TRABAJO_FPGA/project_1/project_1.srcs/sim_1/new/FSM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_FSM'
