// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module BoomCore_boom(
  input         clock,
                reset,
                io_hartid,
                io_interrupts_debug,
                io_interrupts_mtip,
                io_interrupts_msip,
                io_interrupts_meip,
                io_interrupts_seip,
                io_ifu_fetchpacket_valid,
                io_ifu_fetchpacket_bits_uops_0_valid,
  input  [31:0] io_ifu_fetchpacket_bits_uops_0_bits_inst,
                io_ifu_fetchpacket_bits_uops_0_bits_debug_inst,
  input         io_ifu_fetchpacket_bits_uops_0_bits_is_rvc,
  input  [39:0] io_ifu_fetchpacket_bits_uops_0_bits_debug_pc,
  input  [3:0]  io_ifu_fetchpacket_bits_uops_0_bits_ctrl_br_type,
  input  [1:0]  io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel,
  input  [2:0]  io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel,
                io_ifu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel,
  input  [3:0]  io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn,
  input         io_ifu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw,
  input  [2:0]  io_ifu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd,
  input         io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_load,
                io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_sta,
                io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_std,
  input  [1:0]  io_ifu_fetchpacket_bits_uops_0_bits_iw_state,
  input         io_ifu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned,
                io_ifu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned,
                io_ifu_fetchpacket_bits_uops_0_bits_is_sfb,
  input  [4:0]  io_ifu_fetchpacket_bits_uops_0_bits_ftq_idx,
  input         io_ifu_fetchpacket_bits_uops_0_bits_edge_inst,
  input  [5:0]  io_ifu_fetchpacket_bits_uops_0_bits_pc_lob,
  input         io_ifu_fetchpacket_bits_uops_0_bits_taken,
  input  [11:0] io_ifu_fetchpacket_bits_uops_0_bits_csr_addr,
  input  [1:0]  io_ifu_fetchpacket_bits_uops_0_bits_rxq_idx,
  input         io_ifu_fetchpacket_bits_uops_0_bits_xcpt_pf_if,
                io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ae_if,
                io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ma_if,
                io_ifu_fetchpacket_bits_uops_0_bits_bp_debug_if,
                io_ifu_fetchpacket_bits_uops_0_bits_bp_xcpt_if,
  input  [1:0]  io_ifu_fetchpacket_bits_uops_0_bits_debug_fsrc,
                io_ifu_fetchpacket_bits_uops_0_bits_debug_tsrc,
  input         io_ifu_fetchpacket_bits_uops_1_valid,
  input  [31:0] io_ifu_fetchpacket_bits_uops_1_bits_inst,
                io_ifu_fetchpacket_bits_uops_1_bits_debug_inst,
  input         io_ifu_fetchpacket_bits_uops_1_bits_is_rvc,
  input  [39:0] io_ifu_fetchpacket_bits_uops_1_bits_debug_pc,
  input  [3:0]  io_ifu_fetchpacket_bits_uops_1_bits_ctrl_br_type,
  input  [1:0]  io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel,
  input  [2:0]  io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel,
                io_ifu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel,
  input  [3:0]  io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn,
  input         io_ifu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw,
  input  [2:0]  io_ifu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd,
  input         io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_load,
                io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_sta,
                io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_std,
  input  [1:0]  io_ifu_fetchpacket_bits_uops_1_bits_iw_state,
  input         io_ifu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned,
                io_ifu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned,
                io_ifu_fetchpacket_bits_uops_1_bits_is_sfb,
  input  [4:0]  io_ifu_fetchpacket_bits_uops_1_bits_ftq_idx,
  input         io_ifu_fetchpacket_bits_uops_1_bits_edge_inst,
  input  [5:0]  io_ifu_fetchpacket_bits_uops_1_bits_pc_lob,
  input         io_ifu_fetchpacket_bits_uops_1_bits_taken,
  input  [11:0] io_ifu_fetchpacket_bits_uops_1_bits_csr_addr,
  input  [1:0]  io_ifu_fetchpacket_bits_uops_1_bits_rxq_idx,
  input         io_ifu_fetchpacket_bits_uops_1_bits_xcpt_pf_if,
                io_ifu_fetchpacket_bits_uops_1_bits_xcpt_ae_if,
                io_ifu_fetchpacket_bits_uops_1_bits_xcpt_ma_if,
                io_ifu_fetchpacket_bits_uops_1_bits_bp_debug_if,
                io_ifu_fetchpacket_bits_uops_1_bits_bp_xcpt_if,
  input  [1:0]  io_ifu_fetchpacket_bits_uops_1_bits_debug_fsrc,
                io_ifu_fetchpacket_bits_uops_1_bits_debug_tsrc,
  input         io_ifu_get_pc_0_entry_cfi_idx_valid,
  input  [1:0]  io_ifu_get_pc_0_entry_cfi_idx_bits,
  input  [4:0]  io_ifu_get_pc_0_entry_ras_idx,
  input         io_ifu_get_pc_0_entry_start_bank,
  input  [39:0] io_ifu_get_pc_0_pc,
                io_ifu_get_pc_0_com_pc,
  input         io_ifu_get_pc_0_next_val,
  input  [39:0] io_ifu_get_pc_0_next_pc,
  input  [1:0]  io_ifu_get_pc_1_entry_cfi_idx_bits,
  input  [3:0]  io_ifu_get_pc_1_entry_br_mask,
  input         io_ifu_get_pc_1_entry_cfi_is_call,
                io_ifu_get_pc_1_entry_cfi_is_ret,
                io_ifu_get_pc_1_entry_start_bank,
  input  [63:0] io_ifu_get_pc_1_ghist_old_history,
  input         io_ifu_get_pc_1_ghist_current_saw_branch_not_taken,
                io_ifu_get_pc_1_ghist_new_saw_branch_not_taken,
                io_ifu_get_pc_1_ghist_new_saw_branch_taken,
  input  [4:0]  io_ifu_get_pc_1_ghist_ras_idx,
  input  [39:0] io_ifu_get_pc_1_pc,
                io_ifu_debug_fetch_pc_0,
                io_ifu_debug_fetch_pc_1,
  input         io_ifu_perf_acquire,
                io_ifu_perf_tlbMiss,
                io_ptw_perf_l2miss,
                io_lsu_exe_0_iresp_valid,
  input  [5:0]  io_lsu_exe_0_iresp_bits_uop_rob_idx,
  input  [6:0]  io_lsu_exe_0_iresp_bits_uop_pdst,
  input         io_lsu_exe_0_iresp_bits_uop_is_amo,
                io_lsu_exe_0_iresp_bits_uop_uses_stq,
  input  [1:0]  io_lsu_exe_0_iresp_bits_uop_dst_rtype,
  input  [63:0] io_lsu_exe_0_iresp_bits_data,
  input         io_lsu_exe_0_fresp_valid,
  input  [6:0]  io_lsu_exe_0_fresp_bits_uop_uopc,
  input  [11:0] io_lsu_exe_0_fresp_bits_uop_br_mask,
  input  [5:0]  io_lsu_exe_0_fresp_bits_uop_rob_idx,
  input  [3:0]  io_lsu_exe_0_fresp_bits_uop_stq_idx,
  input  [6:0]  io_lsu_exe_0_fresp_bits_uop_pdst,
  input  [1:0]  io_lsu_exe_0_fresp_bits_uop_mem_size,
  input         io_lsu_exe_0_fresp_bits_uop_is_amo,
                io_lsu_exe_0_fresp_bits_uop_uses_stq,
  input  [1:0]  io_lsu_exe_0_fresp_bits_uop_dst_rtype,
  input         io_lsu_exe_0_fresp_bits_uop_fp_val,
  input  [64:0] io_lsu_exe_0_fresp_bits_data,
  input  [3:0]  io_lsu_dis_ldq_idx_0,
                io_lsu_dis_ldq_idx_1,
                io_lsu_dis_stq_idx_0,
                io_lsu_dis_stq_idx_1,
  input         io_lsu_ldq_full_0,
                io_lsu_ldq_full_1,
                io_lsu_stq_full_0,
                io_lsu_stq_full_1,
                io_lsu_fp_stdata_ready,
                io_lsu_clr_bsy_0_valid,
  input  [5:0]  io_lsu_clr_bsy_0_bits,
  input         io_lsu_clr_bsy_1_valid,
  input  [5:0]  io_lsu_clr_bsy_1_bits,
  input         io_lsu_spec_ld_wakeup_0_valid,
  input  [6:0]  io_lsu_spec_ld_wakeup_0_bits,
  input         io_lsu_ld_miss,
                io_lsu_fencei_rdy,
                io_lsu_lxcpt_valid,
  input  [11:0] io_lsu_lxcpt_bits_uop_br_mask,
  input  [5:0]  io_lsu_lxcpt_bits_uop_rob_idx,
  input  [4:0]  io_lsu_lxcpt_bits_cause,
  input  [39:0] io_lsu_lxcpt_bits_badvaddr,
  input         io_lsu_perf_acquire,
                io_lsu_perf_release,
                io_lsu_perf_tlbMiss,
  output        io_ifu_fetchpacket_ready,
  output [4:0]  io_ifu_get_pc_0_ftq_idx,
                io_ifu_get_pc_1_ftq_idx,
                io_ifu_debug_ftq_idx_0,
                io_ifu_debug_ftq_idx_1,
  output        io_ifu_sfence_valid,
                io_ifu_sfence_bits_rs1,
                io_ifu_sfence_bits_rs2,
  output [38:0] io_ifu_sfence_bits_addr,
  output [4:0]  io_ifu_brupdate_b2_uop_ftq_idx,
  output [5:0]  io_ifu_brupdate_b2_uop_pc_lob,
  output        io_ifu_brupdate_b2_mispredict,
                io_ifu_brupdate_b2_taken,
                io_ifu_redirect_flush,
                io_ifu_redirect_val,
  output [39:0] io_ifu_redirect_pc,
  output [4:0]  io_ifu_redirect_ftq_idx,
  output [63:0] io_ifu_redirect_ghist_old_history,
  output        io_ifu_redirect_ghist_current_saw_branch_not_taken,
                io_ifu_redirect_ghist_new_saw_branch_not_taken,
                io_ifu_redirect_ghist_new_saw_branch_taken,
  output [4:0]  io_ifu_redirect_ghist_ras_idx,
  output        io_ifu_commit_valid,
  output [31:0] io_ifu_commit_bits,
  output        io_ifu_flush_icache,
  output [3:0]  io_ptw_ptbr_mode,
  output [43:0] io_ptw_ptbr_ppn,
  output        io_ptw_sfence_valid,
                io_ptw_sfence_bits_rs1,
                io_ptw_sfence_bits_rs2,
  output [38:0] io_ptw_sfence_bits_addr,
  output        io_ptw_status_debug,
  output [1:0]  io_ptw_status_dprv,
                io_ptw_status_prv,
  output        io_ptw_status_mxr,
                io_ptw_status_sum,
                io_ptw_pmp_0_cfg_l,
  output [1:0]  io_ptw_pmp_0_cfg_a,
  output        io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  output [29:0] io_ptw_pmp_0_addr,
  output [31:0] io_ptw_pmp_0_mask,
  output        io_ptw_pmp_1_cfg_l,
  output [1:0]  io_ptw_pmp_1_cfg_a,
  output        io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  output [29:0] io_ptw_pmp_1_addr,
  output [31:0] io_ptw_pmp_1_mask,
  output        io_ptw_pmp_2_cfg_l,
  output [1:0]  io_ptw_pmp_2_cfg_a,
  output        io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  output [29:0] io_ptw_pmp_2_addr,
  output [31:0] io_ptw_pmp_2_mask,
  output        io_ptw_pmp_3_cfg_l,
  output [1:0]  io_ptw_pmp_3_cfg_a,
  output        io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  output [29:0] io_ptw_pmp_3_addr,
  output [31:0] io_ptw_pmp_3_mask,
  output        io_ptw_pmp_4_cfg_l,
  output [1:0]  io_ptw_pmp_4_cfg_a,
  output        io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  output [29:0] io_ptw_pmp_4_addr,
  output [31:0] io_ptw_pmp_4_mask,
  output        io_ptw_pmp_5_cfg_l,
  output [1:0]  io_ptw_pmp_5_cfg_a,
  output        io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  output [29:0] io_ptw_pmp_5_addr,
  output [31:0] io_ptw_pmp_5_mask,
  output        io_ptw_pmp_6_cfg_l,
  output [1:0]  io_ptw_pmp_6_cfg_a,
  output        io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  output [29:0] io_ptw_pmp_6_addr,
  output [31:0] io_ptw_pmp_6_mask,
  output        io_ptw_pmp_7_cfg_l,
  output [1:0]  io_ptw_pmp_7_cfg_a,
  output        io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  output [29:0] io_ptw_pmp_7_addr,
  output [31:0] io_ptw_pmp_7_mask,
  output        io_lsu_exe_0_req_valid,
  output [6:0]  io_lsu_exe_0_req_bits_uop_uopc,
  output [31:0] io_lsu_exe_0_req_bits_uop_inst,
                io_lsu_exe_0_req_bits_uop_debug_inst,
  output        io_lsu_exe_0_req_bits_uop_is_rvc,
  output [39:0] io_lsu_exe_0_req_bits_uop_debug_pc,
  output [2:0]  io_lsu_exe_0_req_bits_uop_iq_type,
  output [9:0]  io_lsu_exe_0_req_bits_uop_fu_code,
  output [3:0]  io_lsu_exe_0_req_bits_uop_ctrl_br_type,
  output [1:0]  io_lsu_exe_0_req_bits_uop_ctrl_op1_sel,
  output [2:0]  io_lsu_exe_0_req_bits_uop_ctrl_op2_sel,
                io_lsu_exe_0_req_bits_uop_ctrl_imm_sel,
  output [3:0]  io_lsu_exe_0_req_bits_uop_ctrl_op_fcn,
  output        io_lsu_exe_0_req_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_lsu_exe_0_req_bits_uop_ctrl_csr_cmd,
  output        io_lsu_exe_0_req_bits_uop_ctrl_is_load,
                io_lsu_exe_0_req_bits_uop_ctrl_is_sta,
                io_lsu_exe_0_req_bits_uop_ctrl_is_std,
  output [1:0]  io_lsu_exe_0_req_bits_uop_iw_state,
  output        io_lsu_exe_0_req_bits_uop_iw_p1_poisoned,
                io_lsu_exe_0_req_bits_uop_iw_p2_poisoned,
                io_lsu_exe_0_req_bits_uop_is_br,
                io_lsu_exe_0_req_bits_uop_is_jalr,
                io_lsu_exe_0_req_bits_uop_is_jal,
                io_lsu_exe_0_req_bits_uop_is_sfb,
  output [11:0] io_lsu_exe_0_req_bits_uop_br_mask,
  output [3:0]  io_lsu_exe_0_req_bits_uop_br_tag,
  output [4:0]  io_lsu_exe_0_req_bits_uop_ftq_idx,
  output        io_lsu_exe_0_req_bits_uop_edge_inst,
  output [5:0]  io_lsu_exe_0_req_bits_uop_pc_lob,
  output        io_lsu_exe_0_req_bits_uop_taken,
  output [19:0] io_lsu_exe_0_req_bits_uop_imm_packed,
  output [11:0] io_lsu_exe_0_req_bits_uop_csr_addr,
  output [5:0]  io_lsu_exe_0_req_bits_uop_rob_idx,
  output [3:0]  io_lsu_exe_0_req_bits_uop_ldq_idx,
                io_lsu_exe_0_req_bits_uop_stq_idx,
  output [1:0]  io_lsu_exe_0_req_bits_uop_rxq_idx,
  output [6:0]  io_lsu_exe_0_req_bits_uop_pdst,
                io_lsu_exe_0_req_bits_uop_prs1,
                io_lsu_exe_0_req_bits_uop_prs2,
                io_lsu_exe_0_req_bits_uop_prs3,
  output [4:0]  io_lsu_exe_0_req_bits_uop_ppred,
  output        io_lsu_exe_0_req_bits_uop_prs1_busy,
                io_lsu_exe_0_req_bits_uop_prs2_busy,
                io_lsu_exe_0_req_bits_uop_prs3_busy,
                io_lsu_exe_0_req_bits_uop_ppred_busy,
  output [6:0]  io_lsu_exe_0_req_bits_uop_stale_pdst,
  output        io_lsu_exe_0_req_bits_uop_exception,
  output [63:0] io_lsu_exe_0_req_bits_uop_exc_cause,
  output        io_lsu_exe_0_req_bits_uop_bypassable,
  output [4:0]  io_lsu_exe_0_req_bits_uop_mem_cmd,
  output [1:0]  io_lsu_exe_0_req_bits_uop_mem_size,
  output        io_lsu_exe_0_req_bits_uop_mem_signed,
                io_lsu_exe_0_req_bits_uop_is_fence,
                io_lsu_exe_0_req_bits_uop_is_fencei,
                io_lsu_exe_0_req_bits_uop_is_amo,
                io_lsu_exe_0_req_bits_uop_uses_ldq,
                io_lsu_exe_0_req_bits_uop_uses_stq,
                io_lsu_exe_0_req_bits_uop_is_sys_pc2epc,
                io_lsu_exe_0_req_bits_uop_is_unique,
                io_lsu_exe_0_req_bits_uop_flush_on_commit,
                io_lsu_exe_0_req_bits_uop_ldst_is_rs1,
  output [5:0]  io_lsu_exe_0_req_bits_uop_ldst,
                io_lsu_exe_0_req_bits_uop_lrs1,
                io_lsu_exe_0_req_bits_uop_lrs2,
                io_lsu_exe_0_req_bits_uop_lrs3,
  output        io_lsu_exe_0_req_bits_uop_ldst_val,
  output [1:0]  io_lsu_exe_0_req_bits_uop_dst_rtype,
                io_lsu_exe_0_req_bits_uop_lrs1_rtype,
                io_lsu_exe_0_req_bits_uop_lrs2_rtype,
  output        io_lsu_exe_0_req_bits_uop_frs3_en,
                io_lsu_exe_0_req_bits_uop_fp_val,
                io_lsu_exe_0_req_bits_uop_fp_single,
                io_lsu_exe_0_req_bits_uop_xcpt_pf_if,
                io_lsu_exe_0_req_bits_uop_xcpt_ae_if,
                io_lsu_exe_0_req_bits_uop_xcpt_ma_if,
                io_lsu_exe_0_req_bits_uop_bp_debug_if,
                io_lsu_exe_0_req_bits_uop_bp_xcpt_if,
  output [1:0]  io_lsu_exe_0_req_bits_uop_debug_fsrc,
                io_lsu_exe_0_req_bits_uop_debug_tsrc,
  output [63:0] io_lsu_exe_0_req_bits_data,
  output [39:0] io_lsu_exe_0_req_bits_addr,
  output        io_lsu_exe_0_req_bits_mxcpt_valid,
                io_lsu_exe_0_req_bits_sfence_valid,
                io_lsu_exe_0_req_bits_sfence_bits_rs1,
                io_lsu_exe_0_req_bits_sfence_bits_rs2,
  output [38:0] io_lsu_exe_0_req_bits_sfence_bits_addr,
  output        io_lsu_dis_uops_0_valid,
  output [6:0]  io_lsu_dis_uops_0_bits_uopc,
  output [31:0] io_lsu_dis_uops_0_bits_inst,
                io_lsu_dis_uops_0_bits_debug_inst,
  output        io_lsu_dis_uops_0_bits_is_rvc,
  output [39:0] io_lsu_dis_uops_0_bits_debug_pc,
  output [2:0]  io_lsu_dis_uops_0_bits_iq_type,
  output [9:0]  io_lsu_dis_uops_0_bits_fu_code,
  output [3:0]  io_lsu_dis_uops_0_bits_ctrl_br_type,
  output [1:0]  io_lsu_dis_uops_0_bits_ctrl_op1_sel,
  output [2:0]  io_lsu_dis_uops_0_bits_ctrl_op2_sel,
                io_lsu_dis_uops_0_bits_ctrl_imm_sel,
  output [3:0]  io_lsu_dis_uops_0_bits_ctrl_op_fcn,
  output        io_lsu_dis_uops_0_bits_ctrl_fcn_dw,
  output [2:0]  io_lsu_dis_uops_0_bits_ctrl_csr_cmd,
  output        io_lsu_dis_uops_0_bits_ctrl_is_load,
                io_lsu_dis_uops_0_bits_ctrl_is_sta,
                io_lsu_dis_uops_0_bits_ctrl_is_std,
  output [1:0]  io_lsu_dis_uops_0_bits_iw_state,
  output        io_lsu_dis_uops_0_bits_iw_p1_poisoned,
                io_lsu_dis_uops_0_bits_iw_p2_poisoned,
                io_lsu_dis_uops_0_bits_is_br,
                io_lsu_dis_uops_0_bits_is_jalr,
                io_lsu_dis_uops_0_bits_is_jal,
                io_lsu_dis_uops_0_bits_is_sfb,
  output [11:0] io_lsu_dis_uops_0_bits_br_mask,
  output [3:0]  io_lsu_dis_uops_0_bits_br_tag,
  output [4:0]  io_lsu_dis_uops_0_bits_ftq_idx,
  output        io_lsu_dis_uops_0_bits_edge_inst,
  output [5:0]  io_lsu_dis_uops_0_bits_pc_lob,
  output        io_lsu_dis_uops_0_bits_taken,
  output [19:0] io_lsu_dis_uops_0_bits_imm_packed,
  output [11:0] io_lsu_dis_uops_0_bits_csr_addr,
  output [5:0]  io_lsu_dis_uops_0_bits_rob_idx,
  output [3:0]  io_lsu_dis_uops_0_bits_ldq_idx,
                io_lsu_dis_uops_0_bits_stq_idx,
  output [1:0]  io_lsu_dis_uops_0_bits_rxq_idx,
  output [6:0]  io_lsu_dis_uops_0_bits_pdst,
                io_lsu_dis_uops_0_bits_prs1,
                io_lsu_dis_uops_0_bits_prs2,
                io_lsu_dis_uops_0_bits_prs3,
  output        io_lsu_dis_uops_0_bits_prs1_busy,
                io_lsu_dis_uops_0_bits_prs2_busy,
                io_lsu_dis_uops_0_bits_prs3_busy,
  output [6:0]  io_lsu_dis_uops_0_bits_stale_pdst,
  output        io_lsu_dis_uops_0_bits_exception,
  output [63:0] io_lsu_dis_uops_0_bits_exc_cause,
  output        io_lsu_dis_uops_0_bits_bypassable,
  output [4:0]  io_lsu_dis_uops_0_bits_mem_cmd,
  output [1:0]  io_lsu_dis_uops_0_bits_mem_size,
  output        io_lsu_dis_uops_0_bits_mem_signed,
                io_lsu_dis_uops_0_bits_is_fence,
                io_lsu_dis_uops_0_bits_is_fencei,
                io_lsu_dis_uops_0_bits_is_amo,
                io_lsu_dis_uops_0_bits_uses_ldq,
                io_lsu_dis_uops_0_bits_uses_stq,
                io_lsu_dis_uops_0_bits_is_sys_pc2epc,
                io_lsu_dis_uops_0_bits_is_unique,
                io_lsu_dis_uops_0_bits_flush_on_commit,
                io_lsu_dis_uops_0_bits_ldst_is_rs1,
  output [5:0]  io_lsu_dis_uops_0_bits_ldst,
                io_lsu_dis_uops_0_bits_lrs1,
                io_lsu_dis_uops_0_bits_lrs2,
                io_lsu_dis_uops_0_bits_lrs3,
  output        io_lsu_dis_uops_0_bits_ldst_val,
  output [1:0]  io_lsu_dis_uops_0_bits_dst_rtype,
                io_lsu_dis_uops_0_bits_lrs1_rtype,
                io_lsu_dis_uops_0_bits_lrs2_rtype,
  output        io_lsu_dis_uops_0_bits_frs3_en,
                io_lsu_dis_uops_0_bits_fp_val,
                io_lsu_dis_uops_0_bits_fp_single,
                io_lsu_dis_uops_0_bits_xcpt_pf_if,
                io_lsu_dis_uops_0_bits_xcpt_ae_if,
                io_lsu_dis_uops_0_bits_xcpt_ma_if,
                io_lsu_dis_uops_0_bits_bp_debug_if,
                io_lsu_dis_uops_0_bits_bp_xcpt_if,
  output [1:0]  io_lsu_dis_uops_0_bits_debug_fsrc,
                io_lsu_dis_uops_0_bits_debug_tsrc,
  output        io_lsu_dis_uops_1_valid,
  output [6:0]  io_lsu_dis_uops_1_bits_uopc,
  output [31:0] io_lsu_dis_uops_1_bits_inst,
                io_lsu_dis_uops_1_bits_debug_inst,
  output        io_lsu_dis_uops_1_bits_is_rvc,
  output [39:0] io_lsu_dis_uops_1_bits_debug_pc,
  output [2:0]  io_lsu_dis_uops_1_bits_iq_type,
  output [9:0]  io_lsu_dis_uops_1_bits_fu_code,
  output [3:0]  io_lsu_dis_uops_1_bits_ctrl_br_type,
  output [1:0]  io_lsu_dis_uops_1_bits_ctrl_op1_sel,
  output [2:0]  io_lsu_dis_uops_1_bits_ctrl_op2_sel,
                io_lsu_dis_uops_1_bits_ctrl_imm_sel,
  output [3:0]  io_lsu_dis_uops_1_bits_ctrl_op_fcn,
  output        io_lsu_dis_uops_1_bits_ctrl_fcn_dw,
  output [2:0]  io_lsu_dis_uops_1_bits_ctrl_csr_cmd,
  output        io_lsu_dis_uops_1_bits_ctrl_is_load,
                io_lsu_dis_uops_1_bits_ctrl_is_sta,
                io_lsu_dis_uops_1_bits_ctrl_is_std,
  output [1:0]  io_lsu_dis_uops_1_bits_iw_state,
  output        io_lsu_dis_uops_1_bits_iw_p1_poisoned,
                io_lsu_dis_uops_1_bits_iw_p2_poisoned,
                io_lsu_dis_uops_1_bits_is_br,
                io_lsu_dis_uops_1_bits_is_jalr,
                io_lsu_dis_uops_1_bits_is_jal,
                io_lsu_dis_uops_1_bits_is_sfb,
  output [11:0] io_lsu_dis_uops_1_bits_br_mask,
  output [3:0]  io_lsu_dis_uops_1_bits_br_tag,
  output [4:0]  io_lsu_dis_uops_1_bits_ftq_idx,
  output        io_lsu_dis_uops_1_bits_edge_inst,
  output [5:0]  io_lsu_dis_uops_1_bits_pc_lob,
  output        io_lsu_dis_uops_1_bits_taken,
  output [19:0] io_lsu_dis_uops_1_bits_imm_packed,
  output [11:0] io_lsu_dis_uops_1_bits_csr_addr,
  output [5:0]  io_lsu_dis_uops_1_bits_rob_idx,
  output [3:0]  io_lsu_dis_uops_1_bits_ldq_idx,
                io_lsu_dis_uops_1_bits_stq_idx,
  output [1:0]  io_lsu_dis_uops_1_bits_rxq_idx,
  output [6:0]  io_lsu_dis_uops_1_bits_pdst,
                io_lsu_dis_uops_1_bits_prs1,
                io_lsu_dis_uops_1_bits_prs2,
                io_lsu_dis_uops_1_bits_prs3,
  output        io_lsu_dis_uops_1_bits_prs1_busy,
                io_lsu_dis_uops_1_bits_prs2_busy,
                io_lsu_dis_uops_1_bits_prs3_busy,
  output [6:0]  io_lsu_dis_uops_1_bits_stale_pdst,
  output        io_lsu_dis_uops_1_bits_exception,
  output [63:0] io_lsu_dis_uops_1_bits_exc_cause,
  output        io_lsu_dis_uops_1_bits_bypassable,
  output [4:0]  io_lsu_dis_uops_1_bits_mem_cmd,
  output [1:0]  io_lsu_dis_uops_1_bits_mem_size,
  output        io_lsu_dis_uops_1_bits_mem_signed,
                io_lsu_dis_uops_1_bits_is_fence,
                io_lsu_dis_uops_1_bits_is_fencei,
                io_lsu_dis_uops_1_bits_is_amo,
                io_lsu_dis_uops_1_bits_uses_ldq,
                io_lsu_dis_uops_1_bits_uses_stq,
                io_lsu_dis_uops_1_bits_is_sys_pc2epc,
                io_lsu_dis_uops_1_bits_is_unique,
                io_lsu_dis_uops_1_bits_flush_on_commit,
                io_lsu_dis_uops_1_bits_ldst_is_rs1,
  output [5:0]  io_lsu_dis_uops_1_bits_ldst,
                io_lsu_dis_uops_1_bits_lrs1,
                io_lsu_dis_uops_1_bits_lrs2,
                io_lsu_dis_uops_1_bits_lrs3,
  output        io_lsu_dis_uops_1_bits_ldst_val,
  output [1:0]  io_lsu_dis_uops_1_bits_dst_rtype,
                io_lsu_dis_uops_1_bits_lrs1_rtype,
                io_lsu_dis_uops_1_bits_lrs2_rtype,
  output        io_lsu_dis_uops_1_bits_frs3_en,
                io_lsu_dis_uops_1_bits_fp_val,
                io_lsu_dis_uops_1_bits_fp_single,
                io_lsu_dis_uops_1_bits_xcpt_pf_if,
                io_lsu_dis_uops_1_bits_xcpt_ae_if,
                io_lsu_dis_uops_1_bits_xcpt_ma_if,
                io_lsu_dis_uops_1_bits_bp_debug_if,
                io_lsu_dis_uops_1_bits_bp_xcpt_if,
  output [1:0]  io_lsu_dis_uops_1_bits_debug_fsrc,
                io_lsu_dis_uops_1_bits_debug_tsrc,
  output        io_lsu_fp_stdata_valid,
  output [11:0] io_lsu_fp_stdata_bits_uop_br_mask,
  output [5:0]  io_lsu_fp_stdata_bits_uop_rob_idx,
  output [3:0]  io_lsu_fp_stdata_bits_uop_stq_idx,
  output [63:0] io_lsu_fp_stdata_bits_data,
  output        io_lsu_commit_valids_0,
                io_lsu_commit_valids_1,
                io_lsu_commit_uops_0_uses_ldq,
                io_lsu_commit_uops_0_uses_stq,
                io_lsu_commit_uops_1_uses_ldq,
                io_lsu_commit_uops_1_uses_stq,
                io_lsu_commit_load_at_rob_head,
                io_lsu_fence_dmem,
  output [11:0] io_lsu_brupdate_b1_resolve_mask,
                io_lsu_brupdate_b1_mispredict_mask,
  output [3:0]  io_lsu_brupdate_b2_uop_ldq_idx,
                io_lsu_brupdate_b2_uop_stq_idx,
  output        io_lsu_brupdate_b2_mispredict,
  output [5:0]  io_lsu_rob_head_idx,
  output        io_lsu_exception,
                io_trace_insns_0_valid,
  output [39:0] io_trace_insns_0_iaddr,
  output [31:0] io_trace_insns_0_insn,
  output [2:0]  io_trace_insns_0_priv,
  output        io_trace_insns_0_exception,
                io_trace_insns_0_interrupt,
  output [63:0] io_trace_insns_0_cause,
  output [39:0] io_trace_insns_0_tval,
  output [63:0] io_trace_insns_0_wdata,
  output        io_trace_insns_1_valid,
  output [39:0] io_trace_insns_1_iaddr,
  output [31:0] io_trace_insns_1_insn,
  output [2:0]  io_trace_insns_1_priv,
  output        io_trace_insns_1_exception,
                io_trace_insns_1_interrupt,
  output [63:0] io_trace_insns_1_cause,
  output [39:0] io_trace_insns_1_tval,
  output [63:0] io_trace_insns_1_wdata,
                io_trace_time,
  output        io_trace_custom_rob_empty
);

  wire        dis_stalls_1;	// @[core.scala:706:62]
  wire        dec_xcpts_1;	// @[core.scala:559:71]
  wire        dec_xcpts_0;	// @[core.scala:559:71]
  wire        _ftq_arb_io_in_2_ready;	// @[core.scala:519:23]
  wire [63:0] _csr_io_rw_rdata;	// @[core.scala:267:19]
  wire        _csr_io_decode_0_fp_illegal;	// @[core.scala:267:19]
  wire        _csr_io_decode_0_read_illegal;	// @[core.scala:267:19]
  wire        _csr_io_decode_0_write_illegal;	// @[core.scala:267:19]
  wire        _csr_io_decode_0_write_flush;	// @[core.scala:267:19]
  wire        _csr_io_decode_0_system_illegal;	// @[core.scala:267:19]
  wire        _csr_io_decode_1_fp_illegal;	// @[core.scala:267:19]
  wire        _csr_io_decode_1_read_illegal;	// @[core.scala:267:19]
  wire        _csr_io_decode_1_write_illegal;	// @[core.scala:267:19]
  wire        _csr_io_decode_1_write_flush;	// @[core.scala:267:19]
  wire        _csr_io_decode_1_system_illegal;	// @[core.scala:267:19]
  wire        _csr_io_csr_stall;	// @[core.scala:267:19]
  wire        _csr_io_singleStep;	// @[core.scala:267:19]
  wire        _csr_io_status_debug;	// @[core.scala:267:19]
  wire [1:0]  _csr_io_status_prv;	// @[core.scala:267:19]
  wire [39:0] _csr_io_evec;	// @[core.scala:267:19]
  wire [2:0]  _csr_io_fcsr_rm;	// @[core.scala:267:19]
  wire        _csr_io_interrupt;	// @[core.scala:267:19]
  wire [63:0] _csr_io_interrupt_cause;	// @[core.scala:267:19]
  wire [63:0] _csr_io_counters_0_eventSel;	// @[core.scala:267:19]
  wire [63:0] _csr_io_counters_1_eventSel;	// @[core.scala:267:19]
  wire [63:0] _csr_io_counters_2_eventSel;	// @[core.scala:267:19]
  wire [63:0] _csr_io_counters_3_eventSel;	// @[core.scala:267:19]
  wire [63:0] _csr_io_counters_4_eventSel;	// @[core.scala:267:19]
  wire [63:0] _csr_io_counters_5_eventSel;	// @[core.scala:267:19]
  wire [63:0] _csr_io_customCSRs_0_value;	// @[core.scala:267:19]
  wire [5:0]  _rob_io_rob_tail_idx;	// @[core.scala:139:32]
  wire [5:0]  _rob_io_rob_head_idx;	// @[core.scala:139:32]
  wire        _rob_io_commit_valids_0;	// @[core.scala:139:32]
  wire        _rob_io_commit_valids_1;	// @[core.scala:139:32]
  wire        _rob_io_commit_arch_valids_0;	// @[core.scala:139:32]
  wire        _rob_io_commit_arch_valids_1;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_0_is_rvc;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_0_is_br;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_0_is_jalr;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_0_is_jal;	// @[core.scala:139:32]
  wire [4:0]  _rob_io_commit_uops_0_ftq_idx;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_0_edge_inst;	// @[core.scala:139:32]
  wire [5:0]  _rob_io_commit_uops_0_pc_lob;	// @[core.scala:139:32]
  wire [6:0]  _rob_io_commit_uops_0_pdst;	// @[core.scala:139:32]
  wire [6:0]  _rob_io_commit_uops_0_stale_pdst;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_0_is_fencei;	// @[core.scala:139:32]
  wire [5:0]  _rob_io_commit_uops_0_ldst;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_0_ldst_val;	// @[core.scala:139:32]
  wire [1:0]  _rob_io_commit_uops_0_dst_rtype;	// @[core.scala:139:32]
  wire [1:0]  _rob_io_commit_uops_0_debug_fsrc;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_1_is_rvc;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_1_is_br;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_1_is_jalr;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_1_is_jal;	// @[core.scala:139:32]
  wire [4:0]  _rob_io_commit_uops_1_ftq_idx;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_1_edge_inst;	// @[core.scala:139:32]
  wire [5:0]  _rob_io_commit_uops_1_pc_lob;	// @[core.scala:139:32]
  wire [6:0]  _rob_io_commit_uops_1_pdst;	// @[core.scala:139:32]
  wire [6:0]  _rob_io_commit_uops_1_stale_pdst;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_1_is_fencei;	// @[core.scala:139:32]
  wire [5:0]  _rob_io_commit_uops_1_ldst;	// @[core.scala:139:32]
  wire        _rob_io_commit_uops_1_ldst_val;	// @[core.scala:139:32]
  wire [1:0]  _rob_io_commit_uops_1_dst_rtype;	// @[core.scala:139:32]
  wire [1:0]  _rob_io_commit_uops_1_debug_fsrc;	// @[core.scala:139:32]
  wire        _rob_io_commit_fflags_valid;	// @[core.scala:139:32]
  wire [4:0]  _rob_io_commit_fflags_bits;	// @[core.scala:139:32]
  wire [31:0] _rob_io_commit_debug_insts_0;	// @[core.scala:139:32]
  wire [31:0] _rob_io_commit_debug_insts_1;	// @[core.scala:139:32]
  wire        _rob_io_commit_rbk_valids_0;	// @[core.scala:139:32]
  wire        _rob_io_commit_rbk_valids_1;	// @[core.scala:139:32]
  wire        _rob_io_commit_rollback;	// @[core.scala:139:32]
  wire [63:0] _rob_io_commit_debug_wdata_0;	// @[core.scala:139:32]
  wire [63:0] _rob_io_commit_debug_wdata_1;	// @[core.scala:139:32]
  wire        _rob_io_com_xcpt_valid;	// @[core.scala:139:32]
  wire [4:0]  _rob_io_com_xcpt_bits_ftq_idx;	// @[core.scala:139:32]
  wire        _rob_io_com_xcpt_bits_edge_inst;	// @[core.scala:139:32]
  wire [5:0]  _rob_io_com_xcpt_bits_pc_lob;	// @[core.scala:139:32]
  wire [63:0] _rob_io_com_xcpt_bits_cause;	// @[core.scala:139:32]
  wire [63:0] _rob_io_com_xcpt_bits_badvaddr;	// @[core.scala:139:32]
  wire        _rob_io_flush_valid;	// @[core.scala:139:32]
  wire [4:0]  _rob_io_flush_bits_ftq_idx;	// @[core.scala:139:32]
  wire        _rob_io_flush_bits_edge_inst;	// @[core.scala:139:32]
  wire        _rob_io_flush_bits_is_rvc;	// @[core.scala:139:32]
  wire [5:0]  _rob_io_flush_bits_pc_lob;	// @[core.scala:139:32]
  wire [2:0]  _rob_io_flush_bits_flush_typ;	// @[core.scala:139:32]
  wire        _rob_io_empty;	// @[core.scala:139:32]
  wire        _rob_io_ready;	// @[core.scala:139:32]
  wire        _rob_io_flush_frontend;	// @[core.scala:139:32]
  wire [6:0]  _iregister_read_io_rf_read_ports_0_addr;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_rf_read_ports_1_addr;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_rf_read_ports_2_addr;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_rf_read_ports_3_addr;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_rf_read_ports_4_addr;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_rf_read_ports_5_addr;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_valid;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_0_bits_uop_uopc;	// @[core.scala:131:32]
  wire [31:0] _iregister_read_io_exe_reqs_0_bits_uop_inst;	// @[core.scala:131:32]
  wire [31:0] _iregister_read_io_exe_reqs_0_bits_uop_debug_inst;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_rvc;	// @[core.scala:131:32]
  wire [39:0] _iregister_read_io_exe_reqs_0_bits_uop_debug_pc;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_0_bits_uop_iq_type;	// @[core.scala:131:32]
  wire [9:0]  _iregister_read_io_exe_reqs_0_bits_uop_fu_code;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_0_bits_uop_ctrl_br_type;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_ctrl_op1_sel;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_0_bits_uop_ctrl_op2_sel;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_0_bits_uop_ctrl_imm_sel;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_0_bits_uop_ctrl_op_fcn;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_ctrl_fcn_dw;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_0_bits_uop_ctrl_csr_cmd;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_load;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_sta;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_std;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_iw_state;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_br;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_jalr;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_jal;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_sfb;	// @[core.scala:131:32]
  wire [11:0] _iregister_read_io_exe_reqs_0_bits_uop_br_mask;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_0_bits_uop_br_tag;	// @[core.scala:131:32]
  wire [4:0]  _iregister_read_io_exe_reqs_0_bits_uop_ftq_idx;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_edge_inst;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_0_bits_uop_pc_lob;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_taken;	// @[core.scala:131:32]
  wire [19:0] _iregister_read_io_exe_reqs_0_bits_uop_imm_packed;	// @[core.scala:131:32]
  wire [11:0] _iregister_read_io_exe_reqs_0_bits_uop_csr_addr;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_0_bits_uop_rob_idx;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_0_bits_uop_ldq_idx;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_0_bits_uop_stq_idx;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_rxq_idx;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_0_bits_uop_pdst;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_0_bits_uop_prs1;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_0_bits_uop_prs2;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_0_bits_uop_prs3;	// @[core.scala:131:32]
  wire [4:0]  _iregister_read_io_exe_reqs_0_bits_uop_ppred;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_prs1_busy;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_prs2_busy;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_prs3_busy;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_ppred_busy;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_0_bits_uop_stale_pdst;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_exception;	// @[core.scala:131:32]
  wire [63:0] _iregister_read_io_exe_reqs_0_bits_uop_exc_cause;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_bypassable;	// @[core.scala:131:32]
  wire [4:0]  _iregister_read_io_exe_reqs_0_bits_uop_mem_cmd;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_mem_size;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_mem_signed;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_fence;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_fencei;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_amo;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_uses_ldq;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_uses_stq;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_sys_pc2epc;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_is_unique;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_flush_on_commit;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_ldst_is_rs1;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_0_bits_uop_ldst;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_0_bits_uop_lrs1;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_0_bits_uop_lrs2;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_0_bits_uop_lrs3;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_ldst_val;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_dst_rtype;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_lrs1_rtype;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_lrs2_rtype;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_frs3_en;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_fp_val;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_fp_single;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_xcpt_pf_if;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_xcpt_ae_if;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_xcpt_ma_if;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_bp_debug_if;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_0_bits_uop_bp_xcpt_if;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_debug_fsrc;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_0_bits_uop_debug_tsrc;	// @[core.scala:131:32]
  wire [63:0] _iregister_read_io_exe_reqs_0_bits_rs1_data;	// @[core.scala:131:32]
  wire [63:0] _iregister_read_io_exe_reqs_0_bits_rs2_data;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_valid;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_1_bits_uop_uopc;	// @[core.scala:131:32]
  wire [31:0] _iregister_read_io_exe_reqs_1_bits_uop_inst;	// @[core.scala:131:32]
  wire [31:0] _iregister_read_io_exe_reqs_1_bits_uop_debug_inst;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_rvc;	// @[core.scala:131:32]
  wire [39:0] _iregister_read_io_exe_reqs_1_bits_uop_debug_pc;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_1_bits_uop_iq_type;	// @[core.scala:131:32]
  wire [9:0]  _iregister_read_io_exe_reqs_1_bits_uop_fu_code;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_1_bits_uop_ctrl_br_type;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_ctrl_op1_sel;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_1_bits_uop_ctrl_op2_sel;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_1_bits_uop_ctrl_imm_sel;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_1_bits_uop_ctrl_op_fcn;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_ctrl_fcn_dw;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_1_bits_uop_ctrl_csr_cmd;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_load;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_sta;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_std;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_iw_state;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_br;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_jalr;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_jal;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_sfb;	// @[core.scala:131:32]
  wire [11:0] _iregister_read_io_exe_reqs_1_bits_uop_br_mask;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_1_bits_uop_br_tag;	// @[core.scala:131:32]
  wire [4:0]  _iregister_read_io_exe_reqs_1_bits_uop_ftq_idx;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_edge_inst;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_1_bits_uop_pc_lob;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_taken;	// @[core.scala:131:32]
  wire [19:0] _iregister_read_io_exe_reqs_1_bits_uop_imm_packed;	// @[core.scala:131:32]
  wire [11:0] _iregister_read_io_exe_reqs_1_bits_uop_csr_addr;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_1_bits_uop_rob_idx;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_1_bits_uop_ldq_idx;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_1_bits_uop_stq_idx;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_rxq_idx;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_1_bits_uop_pdst;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_1_bits_uop_prs1;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_1_bits_uop_prs2;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_1_bits_uop_prs3;	// @[core.scala:131:32]
  wire [4:0]  _iregister_read_io_exe_reqs_1_bits_uop_ppred;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_prs1_busy;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_prs2_busy;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_prs3_busy;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_ppred_busy;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_1_bits_uop_stale_pdst;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_exception;	// @[core.scala:131:32]
  wire [63:0] _iregister_read_io_exe_reqs_1_bits_uop_exc_cause;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_bypassable;	// @[core.scala:131:32]
  wire [4:0]  _iregister_read_io_exe_reqs_1_bits_uop_mem_cmd;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_mem_size;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_mem_signed;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_fence;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_fencei;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_amo;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_uses_ldq;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_uses_stq;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_sys_pc2epc;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_is_unique;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_flush_on_commit;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_ldst_is_rs1;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_1_bits_uop_ldst;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_1_bits_uop_lrs1;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_1_bits_uop_lrs2;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_1_bits_uop_lrs3;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_ldst_val;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_dst_rtype;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_lrs1_rtype;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_lrs2_rtype;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_frs3_en;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_fp_val;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_fp_single;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_xcpt_pf_if;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_xcpt_ae_if;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_xcpt_ma_if;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_bp_debug_if;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_1_bits_uop_bp_xcpt_if;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_debug_fsrc;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_1_bits_uop_debug_tsrc;	// @[core.scala:131:32]
  wire [63:0] _iregister_read_io_exe_reqs_1_bits_rs1_data;	// @[core.scala:131:32]
  wire [63:0] _iregister_read_io_exe_reqs_1_bits_rs2_data;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_valid;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_2_bits_uop_uopc;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_is_rvc;	// @[core.scala:131:32]
  wire [9:0]  _iregister_read_io_exe_reqs_2_bits_uop_fu_code;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_2_bits_uop_ctrl_br_type;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_2_bits_uop_ctrl_op1_sel;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_2_bits_uop_ctrl_op2_sel;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_2_bits_uop_ctrl_imm_sel;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_2_bits_uop_ctrl_op_fcn;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_ctrl_fcn_dw;	// @[core.scala:131:32]
  wire [2:0]  _iregister_read_io_exe_reqs_2_bits_uop_ctrl_csr_cmd;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_is_br;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_is_jalr;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_is_jal;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_is_sfb;	// @[core.scala:131:32]
  wire [11:0] _iregister_read_io_exe_reqs_2_bits_uop_br_mask;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_2_bits_uop_br_tag;	// @[core.scala:131:32]
  wire [4:0]  _iregister_read_io_exe_reqs_2_bits_uop_ftq_idx;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_edge_inst;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_2_bits_uop_pc_lob;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_taken;	// @[core.scala:131:32]
  wire [19:0] _iregister_read_io_exe_reqs_2_bits_uop_imm_packed;	// @[core.scala:131:32]
  wire [5:0]  _iregister_read_io_exe_reqs_2_bits_uop_rob_idx;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_2_bits_uop_ldq_idx;	// @[core.scala:131:32]
  wire [3:0]  _iregister_read_io_exe_reqs_2_bits_uop_stq_idx;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_2_bits_uop_pdst;	// @[core.scala:131:32]
  wire [6:0]  _iregister_read_io_exe_reqs_2_bits_uop_prs1;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_bypassable;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_is_amo;	// @[core.scala:131:32]
  wire        _iregister_read_io_exe_reqs_2_bits_uop_uses_stq;	// @[core.scala:131:32]
  wire [1:0]  _iregister_read_io_exe_reqs_2_bits_uop_dst_rtype;	// @[core.scala:131:32]
  wire [63:0] _iregister_read_io_exe_reqs_2_bits_rs1_data;	// @[core.scala:131:32]
  wire [63:0] _iregister_read_io_exe_reqs_2_bits_rs2_data;	// @[core.scala:131:32]
  wire        _ll_wbarb_io_in_1_ready;	// @[core.scala:128:32]
  wire        _ll_wbarb_io_out_valid;	// @[core.scala:128:32]
  wire [5:0]  _ll_wbarb_io_out_bits_uop_rob_idx;	// @[core.scala:128:32]
  wire [6:0]  _ll_wbarb_io_out_bits_uop_pdst;	// @[core.scala:128:32]
  wire        _ll_wbarb_io_out_bits_uop_is_amo;	// @[core.scala:128:32]
  wire        _ll_wbarb_io_out_bits_uop_uses_stq;	// @[core.scala:128:32]
  wire [1:0]  _ll_wbarb_io_out_bits_uop_dst_rtype;	// @[core.scala:128:32]
  wire [63:0] _ll_wbarb_io_out_bits_data;	// @[core.scala:128:32]
  wire        _ll_wbarb_io_out_bits_predicated;	// @[core.scala:128:32]
  wire [63:0] _iregfile_io_read_ports_0_data;	// @[core.scala:112:32]
  wire [63:0] _iregfile_io_read_ports_1_data;	// @[core.scala:112:32]
  wire [63:0] _iregfile_io_read_ports_2_data;	// @[core.scala:112:32]
  wire [63:0] _iregfile_io_read_ports_3_data;	// @[core.scala:112:32]
  wire [63:0] _iregfile_io_read_ports_4_data;	// @[core.scala:112:32]
  wire [63:0] _iregfile_io_read_ports_5_data;	// @[core.scala:112:32]
  wire        _dispatcher_io_ren_uops_0_ready;	// @[core.scala:110:32]
  wire        _dispatcher_io_ren_uops_1_ready;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_valid;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_0_bits_uopc;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_2_0_bits_inst;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_2_0_bits_debug_inst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_rvc;	// @[core.scala:110:32]
  wire [39:0] _dispatcher_io_dis_uops_2_0_bits_debug_pc;	// @[core.scala:110:32]
  wire [2:0]  _dispatcher_io_dis_uops_2_0_bits_iq_type;	// @[core.scala:110:32]
  wire [9:0]  _dispatcher_io_dis_uops_2_0_bits_fu_code;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_br;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_jalr;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_jal;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_sfb;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_2_0_bits_br_mask;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_2_0_bits_br_tag;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_2_0_bits_ftq_idx;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_edge_inst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_0_bits_pc_lob;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_taken;	// @[core.scala:110:32]
  wire [19:0] _dispatcher_io_dis_uops_2_0_bits_imm_packed;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_2_0_bits_csr_addr;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_0_bits_rob_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_2_0_bits_ldq_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_2_0_bits_stq_idx;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_0_bits_rxq_idx;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_0_bits_pdst;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_0_bits_prs1;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_0_bits_prs2;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_0_bits_prs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_prs1_busy;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_prs2_busy;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_prs3_busy;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_0_bits_stale_pdst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_exception;	// @[core.scala:110:32]
  wire [63:0] _dispatcher_io_dis_uops_2_0_bits_exc_cause;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_bypassable;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_2_0_bits_mem_cmd;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_0_bits_mem_size;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_mem_signed;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_fence;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_fencei;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_amo;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_uses_ldq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_uses_stq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_sys_pc2epc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_is_unique;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_flush_on_commit;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_ldst_is_rs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_0_bits_ldst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_0_bits_lrs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_0_bits_lrs2;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_0_bits_lrs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_ldst_val;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_0_bits_dst_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_0_bits_lrs1_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_0_bits_lrs2_rtype;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_frs3_en;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_fp_val;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_fp_single;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_xcpt_pf_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_xcpt_ae_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_xcpt_ma_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_bp_debug_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_0_bits_bp_xcpt_if;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_0_bits_debug_fsrc;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_0_bits_debug_tsrc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_valid;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_1_bits_uopc;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_2_1_bits_inst;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_2_1_bits_debug_inst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_rvc;	// @[core.scala:110:32]
  wire [39:0] _dispatcher_io_dis_uops_2_1_bits_debug_pc;	// @[core.scala:110:32]
  wire [2:0]  _dispatcher_io_dis_uops_2_1_bits_iq_type;	// @[core.scala:110:32]
  wire [9:0]  _dispatcher_io_dis_uops_2_1_bits_fu_code;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_br;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_jalr;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_jal;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_sfb;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_2_1_bits_br_mask;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_2_1_bits_br_tag;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_2_1_bits_ftq_idx;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_edge_inst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_1_bits_pc_lob;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_taken;	// @[core.scala:110:32]
  wire [19:0] _dispatcher_io_dis_uops_2_1_bits_imm_packed;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_2_1_bits_csr_addr;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_1_bits_rob_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_2_1_bits_ldq_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_2_1_bits_stq_idx;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_1_bits_rxq_idx;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_1_bits_pdst;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_1_bits_prs1;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_1_bits_prs2;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_1_bits_prs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_prs1_busy;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_prs2_busy;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_prs3_busy;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_2_1_bits_stale_pdst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_exception;	// @[core.scala:110:32]
  wire [63:0] _dispatcher_io_dis_uops_2_1_bits_exc_cause;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_bypassable;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_2_1_bits_mem_cmd;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_1_bits_mem_size;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_mem_signed;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_fence;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_fencei;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_amo;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_uses_ldq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_uses_stq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_sys_pc2epc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_is_unique;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_flush_on_commit;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_ldst_is_rs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_1_bits_ldst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_1_bits_lrs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_1_bits_lrs2;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_2_1_bits_lrs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_ldst_val;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_1_bits_dst_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_1_bits_lrs1_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_1_bits_lrs2_rtype;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_frs3_en;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_fp_val;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_fp_single;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_xcpt_pf_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_xcpt_ae_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_xcpt_ma_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_bp_debug_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_2_1_bits_bp_xcpt_if;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_1_bits_debug_fsrc;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_2_1_bits_debug_tsrc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_valid;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_0_bits_uopc;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_1_0_bits_inst;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_1_0_bits_debug_inst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_rvc;	// @[core.scala:110:32]
  wire [39:0] _dispatcher_io_dis_uops_1_0_bits_debug_pc;	// @[core.scala:110:32]
  wire [2:0]  _dispatcher_io_dis_uops_1_0_bits_iq_type;	// @[core.scala:110:32]
  wire [9:0]  _dispatcher_io_dis_uops_1_0_bits_fu_code;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_br;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_jalr;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_jal;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_sfb;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_1_0_bits_br_mask;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_1_0_bits_br_tag;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_1_0_bits_ftq_idx;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_edge_inst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_0_bits_pc_lob;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_taken;	// @[core.scala:110:32]
  wire [19:0] _dispatcher_io_dis_uops_1_0_bits_imm_packed;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_1_0_bits_csr_addr;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_0_bits_rob_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_1_0_bits_ldq_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_1_0_bits_stq_idx;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_0_bits_rxq_idx;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_0_bits_pdst;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_0_bits_prs1;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_0_bits_prs2;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_0_bits_prs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_prs1_busy;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_prs2_busy;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_0_bits_stale_pdst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_exception;	// @[core.scala:110:32]
  wire [63:0] _dispatcher_io_dis_uops_1_0_bits_exc_cause;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_bypassable;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_1_0_bits_mem_cmd;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_0_bits_mem_size;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_mem_signed;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_fence;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_fencei;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_amo;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_uses_ldq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_uses_stq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_sys_pc2epc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_is_unique;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_flush_on_commit;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_ldst_is_rs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_0_bits_ldst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_0_bits_lrs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_0_bits_lrs2;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_0_bits_lrs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_ldst_val;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_0_bits_dst_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_0_bits_lrs1_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_0_bits_lrs2_rtype;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_frs3_en;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_fp_val;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_fp_single;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_xcpt_pf_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_xcpt_ae_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_xcpt_ma_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_bp_debug_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_0_bits_bp_xcpt_if;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_0_bits_debug_fsrc;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_0_bits_debug_tsrc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_valid;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_1_bits_uopc;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_1_1_bits_inst;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_1_1_bits_debug_inst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_rvc;	// @[core.scala:110:32]
  wire [39:0] _dispatcher_io_dis_uops_1_1_bits_debug_pc;	// @[core.scala:110:32]
  wire [2:0]  _dispatcher_io_dis_uops_1_1_bits_iq_type;	// @[core.scala:110:32]
  wire [9:0]  _dispatcher_io_dis_uops_1_1_bits_fu_code;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_br;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_jalr;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_jal;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_sfb;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_1_1_bits_br_mask;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_1_1_bits_br_tag;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_1_1_bits_ftq_idx;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_edge_inst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_1_bits_pc_lob;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_taken;	// @[core.scala:110:32]
  wire [19:0] _dispatcher_io_dis_uops_1_1_bits_imm_packed;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_1_1_bits_csr_addr;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_1_bits_rob_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_1_1_bits_ldq_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_1_1_bits_stq_idx;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_1_bits_rxq_idx;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_1_bits_pdst;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_1_bits_prs1;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_1_bits_prs2;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_1_bits_prs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_prs1_busy;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_prs2_busy;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_1_1_bits_stale_pdst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_exception;	// @[core.scala:110:32]
  wire [63:0] _dispatcher_io_dis_uops_1_1_bits_exc_cause;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_bypassable;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_1_1_bits_mem_cmd;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_1_bits_mem_size;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_mem_signed;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_fence;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_fencei;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_amo;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_uses_ldq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_uses_stq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_sys_pc2epc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_is_unique;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_flush_on_commit;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_ldst_is_rs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_1_bits_ldst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_1_bits_lrs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_1_bits_lrs2;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_1_1_bits_lrs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_ldst_val;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_1_bits_dst_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_1_bits_lrs1_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_1_bits_lrs2_rtype;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_frs3_en;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_fp_val;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_fp_single;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_xcpt_pf_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_xcpt_ae_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_xcpt_ma_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_bp_debug_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_1_1_bits_bp_xcpt_if;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_1_bits_debug_fsrc;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_1_1_bits_debug_tsrc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_valid;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_0_bits_uopc;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_0_0_bits_inst;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_0_0_bits_debug_inst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_rvc;	// @[core.scala:110:32]
  wire [39:0] _dispatcher_io_dis_uops_0_0_bits_debug_pc;	// @[core.scala:110:32]
  wire [2:0]  _dispatcher_io_dis_uops_0_0_bits_iq_type;	// @[core.scala:110:32]
  wire [9:0]  _dispatcher_io_dis_uops_0_0_bits_fu_code;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_br;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_jalr;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_jal;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_sfb;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_0_0_bits_br_mask;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_0_0_bits_br_tag;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_0_0_bits_ftq_idx;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_edge_inst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_0_bits_pc_lob;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_taken;	// @[core.scala:110:32]
  wire [19:0] _dispatcher_io_dis_uops_0_0_bits_imm_packed;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_0_0_bits_csr_addr;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_0_bits_rob_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_0_0_bits_ldq_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_0_0_bits_stq_idx;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_0_bits_rxq_idx;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_0_bits_pdst;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_0_bits_prs1;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_0_bits_prs2;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_0_bits_prs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_prs1_busy;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_prs2_busy;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_0_bits_stale_pdst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_exception;	// @[core.scala:110:32]
  wire [63:0] _dispatcher_io_dis_uops_0_0_bits_exc_cause;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_bypassable;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_0_0_bits_mem_cmd;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_0_bits_mem_size;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_mem_signed;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_fence;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_fencei;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_amo;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_uses_ldq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_uses_stq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_sys_pc2epc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_is_unique;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_flush_on_commit;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_ldst_is_rs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_0_bits_ldst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_0_bits_lrs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_0_bits_lrs2;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_0_bits_lrs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_ldst_val;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_0_bits_dst_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_0_bits_lrs1_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_0_bits_lrs2_rtype;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_frs3_en;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_fp_val;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_fp_single;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_xcpt_pf_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_xcpt_ae_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_xcpt_ma_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_bp_debug_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_0_bits_bp_xcpt_if;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_0_bits_debug_fsrc;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_0_bits_debug_tsrc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_valid;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_1_bits_uopc;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_0_1_bits_inst;	// @[core.scala:110:32]
  wire [31:0] _dispatcher_io_dis_uops_0_1_bits_debug_inst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_rvc;	// @[core.scala:110:32]
  wire [39:0] _dispatcher_io_dis_uops_0_1_bits_debug_pc;	// @[core.scala:110:32]
  wire [2:0]  _dispatcher_io_dis_uops_0_1_bits_iq_type;	// @[core.scala:110:32]
  wire [9:0]  _dispatcher_io_dis_uops_0_1_bits_fu_code;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_br;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_jalr;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_jal;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_sfb;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_0_1_bits_br_mask;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_0_1_bits_br_tag;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_0_1_bits_ftq_idx;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_edge_inst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_1_bits_pc_lob;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_taken;	// @[core.scala:110:32]
  wire [19:0] _dispatcher_io_dis_uops_0_1_bits_imm_packed;	// @[core.scala:110:32]
  wire [11:0] _dispatcher_io_dis_uops_0_1_bits_csr_addr;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_1_bits_rob_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_0_1_bits_ldq_idx;	// @[core.scala:110:32]
  wire [3:0]  _dispatcher_io_dis_uops_0_1_bits_stq_idx;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_1_bits_rxq_idx;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_1_bits_pdst;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_1_bits_prs1;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_1_bits_prs2;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_1_bits_prs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_prs1_busy;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_prs2_busy;	// @[core.scala:110:32]
  wire [6:0]  _dispatcher_io_dis_uops_0_1_bits_stale_pdst;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_exception;	// @[core.scala:110:32]
  wire [63:0] _dispatcher_io_dis_uops_0_1_bits_exc_cause;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_bypassable;	// @[core.scala:110:32]
  wire [4:0]  _dispatcher_io_dis_uops_0_1_bits_mem_cmd;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_1_bits_mem_size;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_mem_signed;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_fence;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_fencei;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_amo;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_uses_ldq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_uses_stq;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_sys_pc2epc;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_is_unique;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_flush_on_commit;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_ldst_is_rs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_1_bits_ldst;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_1_bits_lrs1;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_1_bits_lrs2;	// @[core.scala:110:32]
  wire [5:0]  _dispatcher_io_dis_uops_0_1_bits_lrs3;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_ldst_val;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_1_bits_dst_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_1_bits_lrs1_rtype;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_1_bits_lrs2_rtype;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_frs3_en;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_fp_val;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_fp_single;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_xcpt_pf_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_xcpt_ae_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_xcpt_ma_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_bp_debug_if;	// @[core.scala:110:32]
  wire        _dispatcher_io_dis_uops_0_1_bits_bp_xcpt_if;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_1_bits_debug_fsrc;	// @[core.scala:110:32]
  wire [1:0]  _dispatcher_io_dis_uops_0_1_bits_debug_tsrc;	// @[core.scala:110:32]
  wire        _int_issue_unit_io_dis_uops_0_ready;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_dis_uops_1_ready;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_valids_0;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_valids_1;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_0_uopc;	// @[core.scala:106:32]
  wire [31:0] _int_issue_unit_io_iss_uops_0_inst;	// @[core.scala:106:32]
  wire [31:0] _int_issue_unit_io_iss_uops_0_debug_inst;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_rvc;	// @[core.scala:106:32]
  wire [39:0] _int_issue_unit_io_iss_uops_0_debug_pc;	// @[core.scala:106:32]
  wire [2:0]  _int_issue_unit_io_iss_uops_0_iq_type;	// @[core.scala:106:32]
  wire [9:0]  _int_issue_unit_io_iss_uops_0_fu_code;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_0_iw_state;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_iw_p1_poisoned;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_iw_p2_poisoned;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_br;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_jalr;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_jal;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_sfb;	// @[core.scala:106:32]
  wire [11:0] _int_issue_unit_io_iss_uops_0_br_mask;	// @[core.scala:106:32]
  wire [3:0]  _int_issue_unit_io_iss_uops_0_br_tag;	// @[core.scala:106:32]
  wire [4:0]  _int_issue_unit_io_iss_uops_0_ftq_idx;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_edge_inst;	// @[core.scala:106:32]
  wire [5:0]  _int_issue_unit_io_iss_uops_0_pc_lob;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_taken;	// @[core.scala:106:32]
  wire [19:0] _int_issue_unit_io_iss_uops_0_imm_packed;	// @[core.scala:106:32]
  wire [11:0] _int_issue_unit_io_iss_uops_0_csr_addr;	// @[core.scala:106:32]
  wire [5:0]  _int_issue_unit_io_iss_uops_0_rob_idx;	// @[core.scala:106:32]
  wire [3:0]  _int_issue_unit_io_iss_uops_0_ldq_idx;	// @[core.scala:106:32]
  wire [3:0]  _int_issue_unit_io_iss_uops_0_stq_idx;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_0_rxq_idx;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_0_pdst;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_0_prs1;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_0_prs2;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_0_prs3;	// @[core.scala:106:32]
  wire [4:0]  _int_issue_unit_io_iss_uops_0_ppred;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_prs1_busy;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_prs2_busy;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_prs3_busy;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_ppred_busy;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_0_stale_pdst;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_exception;	// @[core.scala:106:32]
  wire [63:0] _int_issue_unit_io_iss_uops_0_exc_cause;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_bypassable;	// @[core.scala:106:32]
  wire [4:0]  _int_issue_unit_io_iss_uops_0_mem_cmd;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_0_mem_size;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_mem_signed;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_fence;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_fencei;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_amo;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_uses_ldq;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_uses_stq;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_sys_pc2epc;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_is_unique;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_flush_on_commit;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_ldst_is_rs1;	// @[core.scala:106:32]
  wire [5:0]  _int_issue_unit_io_iss_uops_0_ldst;	// @[core.scala:106:32]
  wire [5:0]  _int_issue_unit_io_iss_uops_0_lrs1;	// @[core.scala:106:32]
  wire [5:0]  _int_issue_unit_io_iss_uops_0_lrs2;	// @[core.scala:106:32]
  wire [5:0]  _int_issue_unit_io_iss_uops_0_lrs3;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_ldst_val;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_0_dst_rtype;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_0_lrs1_rtype;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_0_lrs2_rtype;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_frs3_en;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_fp_val;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_fp_single;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_xcpt_pf_if;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_xcpt_ae_if;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_xcpt_ma_if;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_bp_debug_if;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_0_bp_xcpt_if;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_0_debug_fsrc;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_0_debug_tsrc;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_1_uopc;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_is_rvc;	// @[core.scala:106:32]
  wire [9:0]  _int_issue_unit_io_iss_uops_1_fu_code;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_iw_p1_poisoned;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_iw_p2_poisoned;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_is_br;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_is_jalr;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_is_jal;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_is_sfb;	// @[core.scala:106:32]
  wire [11:0] _int_issue_unit_io_iss_uops_1_br_mask;	// @[core.scala:106:32]
  wire [3:0]  _int_issue_unit_io_iss_uops_1_br_tag;	// @[core.scala:106:32]
  wire [4:0]  _int_issue_unit_io_iss_uops_1_ftq_idx;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_edge_inst;	// @[core.scala:106:32]
  wire [5:0]  _int_issue_unit_io_iss_uops_1_pc_lob;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_taken;	// @[core.scala:106:32]
  wire [19:0] _int_issue_unit_io_iss_uops_1_imm_packed;	// @[core.scala:106:32]
  wire [5:0]  _int_issue_unit_io_iss_uops_1_rob_idx;	// @[core.scala:106:32]
  wire [3:0]  _int_issue_unit_io_iss_uops_1_ldq_idx;	// @[core.scala:106:32]
  wire [3:0]  _int_issue_unit_io_iss_uops_1_stq_idx;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_1_pdst;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_1_prs1;	// @[core.scala:106:32]
  wire [6:0]  _int_issue_unit_io_iss_uops_1_prs2;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_bypassable;	// @[core.scala:106:32]
  wire [4:0]  _int_issue_unit_io_iss_uops_1_mem_cmd;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_is_amo;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_uses_stq;	// @[core.scala:106:32]
  wire        _int_issue_unit_io_iss_uops_1_ldst_val;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_1_dst_rtype;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_1_lrs1_rtype;	// @[core.scala:106:32]
  wire [1:0]  _int_issue_unit_io_iss_uops_1_lrs2_rtype;	// @[core.scala:106:32]
  wire        _mem_issue_unit_io_dis_uops_0_ready;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_dis_uops_1_ready;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_valids_0;	// @[core.scala:104:32]
  wire [6:0]  _mem_issue_unit_io_iss_uops_0_uopc;	// @[core.scala:104:32]
  wire [31:0] _mem_issue_unit_io_iss_uops_0_inst;	// @[core.scala:104:32]
  wire [31:0] _mem_issue_unit_io_iss_uops_0_debug_inst;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_rvc;	// @[core.scala:104:32]
  wire [39:0] _mem_issue_unit_io_iss_uops_0_debug_pc;	// @[core.scala:104:32]
  wire [2:0]  _mem_issue_unit_io_iss_uops_0_iq_type;	// @[core.scala:104:32]
  wire [9:0]  _mem_issue_unit_io_iss_uops_0_fu_code;	// @[core.scala:104:32]
  wire [1:0]  _mem_issue_unit_io_iss_uops_0_iw_state;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_iw_p1_poisoned;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_iw_p2_poisoned;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_br;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_jalr;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_jal;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_sfb;	// @[core.scala:104:32]
  wire [11:0] _mem_issue_unit_io_iss_uops_0_br_mask;	// @[core.scala:104:32]
  wire [3:0]  _mem_issue_unit_io_iss_uops_0_br_tag;	// @[core.scala:104:32]
  wire [4:0]  _mem_issue_unit_io_iss_uops_0_ftq_idx;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_edge_inst;	// @[core.scala:104:32]
  wire [5:0]  _mem_issue_unit_io_iss_uops_0_pc_lob;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_taken;	// @[core.scala:104:32]
  wire [19:0] _mem_issue_unit_io_iss_uops_0_imm_packed;	// @[core.scala:104:32]
  wire [11:0] _mem_issue_unit_io_iss_uops_0_csr_addr;	// @[core.scala:104:32]
  wire [5:0]  _mem_issue_unit_io_iss_uops_0_rob_idx;	// @[core.scala:104:32]
  wire [3:0]  _mem_issue_unit_io_iss_uops_0_ldq_idx;	// @[core.scala:104:32]
  wire [3:0]  _mem_issue_unit_io_iss_uops_0_stq_idx;	// @[core.scala:104:32]
  wire [1:0]  _mem_issue_unit_io_iss_uops_0_rxq_idx;	// @[core.scala:104:32]
  wire [6:0]  _mem_issue_unit_io_iss_uops_0_pdst;	// @[core.scala:104:32]
  wire [6:0]  _mem_issue_unit_io_iss_uops_0_prs1;	// @[core.scala:104:32]
  wire [6:0]  _mem_issue_unit_io_iss_uops_0_prs2;	// @[core.scala:104:32]
  wire [6:0]  _mem_issue_unit_io_iss_uops_0_prs3;	// @[core.scala:104:32]
  wire [4:0]  _mem_issue_unit_io_iss_uops_0_ppred;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_prs1_busy;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_prs2_busy;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_prs3_busy;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_ppred_busy;	// @[core.scala:104:32]
  wire [6:0]  _mem_issue_unit_io_iss_uops_0_stale_pdst;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_exception;	// @[core.scala:104:32]
  wire [63:0] _mem_issue_unit_io_iss_uops_0_exc_cause;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_bypassable;	// @[core.scala:104:32]
  wire [4:0]  _mem_issue_unit_io_iss_uops_0_mem_cmd;	// @[core.scala:104:32]
  wire [1:0]  _mem_issue_unit_io_iss_uops_0_mem_size;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_mem_signed;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_fence;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_fencei;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_amo;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_uses_ldq;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_uses_stq;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_sys_pc2epc;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_is_unique;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_flush_on_commit;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_ldst_is_rs1;	// @[core.scala:104:32]
  wire [5:0]  _mem_issue_unit_io_iss_uops_0_ldst;	// @[core.scala:104:32]
  wire [5:0]  _mem_issue_unit_io_iss_uops_0_lrs1;	// @[core.scala:104:32]
  wire [5:0]  _mem_issue_unit_io_iss_uops_0_lrs2;	// @[core.scala:104:32]
  wire [5:0]  _mem_issue_unit_io_iss_uops_0_lrs3;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_ldst_val;	// @[core.scala:104:32]
  wire [1:0]  _mem_issue_unit_io_iss_uops_0_dst_rtype;	// @[core.scala:104:32]
  wire [1:0]  _mem_issue_unit_io_iss_uops_0_lrs1_rtype;	// @[core.scala:104:32]
  wire [1:0]  _mem_issue_unit_io_iss_uops_0_lrs2_rtype;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_frs3_en;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_fp_val;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_fp_single;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_xcpt_pf_if;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_xcpt_ae_if;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_xcpt_ma_if;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_bp_debug_if;	// @[core.scala:104:32]
  wire        _mem_issue_unit_io_iss_uops_0_bp_xcpt_if;	// @[core.scala:104:32]
  wire [1:0]  _mem_issue_unit_io_iss_uops_0_debug_fsrc;	// @[core.scala:104:32]
  wire [1:0]  _mem_issue_unit_io_iss_uops_0_debug_tsrc;	// @[core.scala:104:32]
  wire        _fp_rename_stage_io_ren_stalls_0;	// @[core.scala:100:46]
  wire        _fp_rename_stage_io_ren_stalls_1;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_0_pdst;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_0_prs1;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_0_prs2;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_0_prs3;	// @[core.scala:100:46]
  wire        _fp_rename_stage_io_ren2_uops_0_prs1_busy;	// @[core.scala:100:46]
  wire        _fp_rename_stage_io_ren2_uops_0_prs2_busy;	// @[core.scala:100:46]
  wire        _fp_rename_stage_io_ren2_uops_0_prs3_busy;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_0_stale_pdst;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_1_pdst;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_1_prs1;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_1_prs2;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_1_prs3;	// @[core.scala:100:46]
  wire        _fp_rename_stage_io_ren2_uops_1_prs1_busy;	// @[core.scala:100:46]
  wire        _fp_rename_stage_io_ren2_uops_1_prs2_busy;	// @[core.scala:100:46]
  wire        _fp_rename_stage_io_ren2_uops_1_prs3_busy;	// @[core.scala:100:46]
  wire [6:0]  _fp_rename_stage_io_ren2_uops_1_stale_pdst;	// @[core.scala:100:46]
  wire        _rename_stage_io_ren_stalls_0;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren_stalls_1;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_mask_0;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_mask_1;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_0_uopc;	// @[core.scala:99:32]
  wire [31:0] _rename_stage_io_ren2_uops_0_inst;	// @[core.scala:99:32]
  wire [31:0] _rename_stage_io_ren2_uops_0_debug_inst;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_rvc;	// @[core.scala:99:32]
  wire [39:0] _rename_stage_io_ren2_uops_0_debug_pc;	// @[core.scala:99:32]
  wire [2:0]  _rename_stage_io_ren2_uops_0_iq_type;	// @[core.scala:99:32]
  wire [9:0]  _rename_stage_io_ren2_uops_0_fu_code;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_br;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_jalr;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_jal;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_sfb;	// @[core.scala:99:32]
  wire [11:0] _rename_stage_io_ren2_uops_0_br_mask;	// @[core.scala:99:32]
  wire [3:0]  _rename_stage_io_ren2_uops_0_br_tag;	// @[core.scala:99:32]
  wire [4:0]  _rename_stage_io_ren2_uops_0_ftq_idx;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_edge_inst;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_0_pc_lob;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_taken;	// @[core.scala:99:32]
  wire [19:0] _rename_stage_io_ren2_uops_0_imm_packed;	// @[core.scala:99:32]
  wire [11:0] _rename_stage_io_ren2_uops_0_csr_addr;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_0_rxq_idx;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_0_pdst;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_0_prs1;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_0_prs2;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_prs1_busy;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_prs2_busy;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_0_stale_pdst;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_exception;	// @[core.scala:99:32]
  wire [63:0] _rename_stage_io_ren2_uops_0_exc_cause;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_bypassable;	// @[core.scala:99:32]
  wire [4:0]  _rename_stage_io_ren2_uops_0_mem_cmd;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_0_mem_size;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_mem_signed;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_fence;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_fencei;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_amo;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_uses_ldq;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_uses_stq;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_sys_pc2epc;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_is_unique;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_flush_on_commit;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_ldst_is_rs1;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_0_ldst;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_0_lrs1;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_0_lrs2;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_0_lrs3;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_ldst_val;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_0_dst_rtype;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_0_lrs1_rtype;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_0_lrs2_rtype;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_frs3_en;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_fp_val;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_fp_single;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_xcpt_pf_if;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_xcpt_ae_if;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_xcpt_ma_if;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_bp_debug_if;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_0_bp_xcpt_if;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_0_debug_fsrc;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_0_debug_tsrc;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_1_uopc;	// @[core.scala:99:32]
  wire [31:0] _rename_stage_io_ren2_uops_1_inst;	// @[core.scala:99:32]
  wire [31:0] _rename_stage_io_ren2_uops_1_debug_inst;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_rvc;	// @[core.scala:99:32]
  wire [39:0] _rename_stage_io_ren2_uops_1_debug_pc;	// @[core.scala:99:32]
  wire [2:0]  _rename_stage_io_ren2_uops_1_iq_type;	// @[core.scala:99:32]
  wire [9:0]  _rename_stage_io_ren2_uops_1_fu_code;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_br;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_jalr;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_jal;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_sfb;	// @[core.scala:99:32]
  wire [11:0] _rename_stage_io_ren2_uops_1_br_mask;	// @[core.scala:99:32]
  wire [3:0]  _rename_stage_io_ren2_uops_1_br_tag;	// @[core.scala:99:32]
  wire [4:0]  _rename_stage_io_ren2_uops_1_ftq_idx;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_edge_inst;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_1_pc_lob;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_taken;	// @[core.scala:99:32]
  wire [19:0] _rename_stage_io_ren2_uops_1_imm_packed;	// @[core.scala:99:32]
  wire [11:0] _rename_stage_io_ren2_uops_1_csr_addr;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_1_rxq_idx;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_1_pdst;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_1_prs1;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_1_prs2;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_prs1_busy;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_prs2_busy;	// @[core.scala:99:32]
  wire [6:0]  _rename_stage_io_ren2_uops_1_stale_pdst;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_exception;	// @[core.scala:99:32]
  wire [63:0] _rename_stage_io_ren2_uops_1_exc_cause;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_bypassable;	// @[core.scala:99:32]
  wire [4:0]  _rename_stage_io_ren2_uops_1_mem_cmd;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_1_mem_size;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_mem_signed;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_fence;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_fencei;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_amo;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_uses_ldq;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_uses_stq;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_sys_pc2epc;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_is_unique;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_flush_on_commit;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_ldst_is_rs1;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_1_ldst;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_1_lrs1;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_1_lrs2;	// @[core.scala:99:32]
  wire [5:0]  _rename_stage_io_ren2_uops_1_lrs3;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_ldst_val;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_1_dst_rtype;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_1_lrs1_rtype;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_1_lrs2_rtype;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_frs3_en;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_fp_val;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_fp_single;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_xcpt_pf_if;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_xcpt_ae_if;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_xcpt_ma_if;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_bp_debug_if;	// @[core.scala:99:32]
  wire        _rename_stage_io_ren2_uops_1_bp_xcpt_if;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_1_debug_fsrc;	// @[core.scala:99:32]
  wire [1:0]  _rename_stage_io_ren2_uops_1_debug_tsrc;	// @[core.scala:99:32]
  wire [3:0]  _dec_brmask_logic_io_br_tag_0;	// @[core.scala:98:32]
  wire [3:0]  _dec_brmask_logic_io_br_tag_1;	// @[core.scala:98:32]
  wire [11:0] _dec_brmask_logic_io_br_mask_0;	// @[core.scala:98:32]
  wire [11:0] _dec_brmask_logic_io_br_mask_1;	// @[core.scala:98:32]
  wire        _dec_brmask_logic_io_is_full_0;	// @[core.scala:98:32]
  wire        _dec_brmask_logic_io_is_full_1;	// @[core.scala:98:32]
  wire [6:0]  _decode_units_1_io_deq_uop_uopc;	// @[core.scala:97:79]
  wire [31:0] _decode_units_1_io_deq_uop_inst;	// @[core.scala:97:79]
  wire [31:0] _decode_units_1_io_deq_uop_debug_inst;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_rvc;	// @[core.scala:97:79]
  wire [39:0] _decode_units_1_io_deq_uop_debug_pc;	// @[core.scala:97:79]
  wire [2:0]  _decode_units_1_io_deq_uop_iq_type;	// @[core.scala:97:79]
  wire [9:0]  _decode_units_1_io_deq_uop_fu_code;	// @[core.scala:97:79]
  wire [3:0]  _decode_units_1_io_deq_uop_ctrl_br_type;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_ctrl_op1_sel;	// @[core.scala:97:79]
  wire [2:0]  _decode_units_1_io_deq_uop_ctrl_op2_sel;	// @[core.scala:97:79]
  wire [2:0]  _decode_units_1_io_deq_uop_ctrl_imm_sel;	// @[core.scala:97:79]
  wire [3:0]  _decode_units_1_io_deq_uop_ctrl_op_fcn;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_ctrl_fcn_dw;	// @[core.scala:97:79]
  wire [2:0]  _decode_units_1_io_deq_uop_ctrl_csr_cmd;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_ctrl_is_load;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_ctrl_is_sta;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_ctrl_is_std;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_iw_state;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_iw_p1_poisoned;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_iw_p2_poisoned;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_br;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_jalr;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_jal;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_sfb;	// @[core.scala:97:79]
  wire [4:0]  _decode_units_1_io_deq_uop_ftq_idx;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_edge_inst;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_1_io_deq_uop_pc_lob;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_taken;	// @[core.scala:97:79]
  wire [19:0] _decode_units_1_io_deq_uop_imm_packed;	// @[core.scala:97:79]
  wire [11:0] _decode_units_1_io_deq_uop_csr_addr;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_rxq_idx;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_exception;	// @[core.scala:97:79]
  wire [63:0] _decode_units_1_io_deq_uop_exc_cause;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_bypassable;	// @[core.scala:97:79]
  wire [4:0]  _decode_units_1_io_deq_uop_mem_cmd;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_mem_size;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_mem_signed;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_fence;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_fencei;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_amo;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_uses_ldq;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_uses_stq;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_sys_pc2epc;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_is_unique;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_flush_on_commit;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_1_io_deq_uop_ldst;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_1_io_deq_uop_lrs1;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_1_io_deq_uop_lrs2;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_1_io_deq_uop_lrs3;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_ldst_val;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_dst_rtype;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_lrs1_rtype;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_lrs2_rtype;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_frs3_en;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_fp_val;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_fp_single;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_xcpt_pf_if;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_xcpt_ae_if;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_xcpt_ma_if;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_bp_debug_if;	// @[core.scala:97:79]
  wire        _decode_units_1_io_deq_uop_bp_xcpt_if;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_debug_fsrc;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_1_io_deq_uop_debug_tsrc;	// @[core.scala:97:79]
  wire [31:0] _decode_units_1_io_csr_decode_inst;	// @[core.scala:97:79]
  wire [6:0]  _decode_units_0_io_deq_uop_uopc;	// @[core.scala:97:79]
  wire [31:0] _decode_units_0_io_deq_uop_inst;	// @[core.scala:97:79]
  wire [31:0] _decode_units_0_io_deq_uop_debug_inst;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_rvc;	// @[core.scala:97:79]
  wire [39:0] _decode_units_0_io_deq_uop_debug_pc;	// @[core.scala:97:79]
  wire [2:0]  _decode_units_0_io_deq_uop_iq_type;	// @[core.scala:97:79]
  wire [9:0]  _decode_units_0_io_deq_uop_fu_code;	// @[core.scala:97:79]
  wire [3:0]  _decode_units_0_io_deq_uop_ctrl_br_type;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_ctrl_op1_sel;	// @[core.scala:97:79]
  wire [2:0]  _decode_units_0_io_deq_uop_ctrl_op2_sel;	// @[core.scala:97:79]
  wire [2:0]  _decode_units_0_io_deq_uop_ctrl_imm_sel;	// @[core.scala:97:79]
  wire [3:0]  _decode_units_0_io_deq_uop_ctrl_op_fcn;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_ctrl_fcn_dw;	// @[core.scala:97:79]
  wire [2:0]  _decode_units_0_io_deq_uop_ctrl_csr_cmd;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_ctrl_is_load;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_ctrl_is_sta;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_ctrl_is_std;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_iw_state;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_iw_p1_poisoned;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_iw_p2_poisoned;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_br;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_jalr;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_jal;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_sfb;	// @[core.scala:97:79]
  wire [4:0]  _decode_units_0_io_deq_uop_ftq_idx;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_edge_inst;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_0_io_deq_uop_pc_lob;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_taken;	// @[core.scala:97:79]
  wire [19:0] _decode_units_0_io_deq_uop_imm_packed;	// @[core.scala:97:79]
  wire [11:0] _decode_units_0_io_deq_uop_csr_addr;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_rxq_idx;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_exception;	// @[core.scala:97:79]
  wire [63:0] _decode_units_0_io_deq_uop_exc_cause;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_bypassable;	// @[core.scala:97:79]
  wire [4:0]  _decode_units_0_io_deq_uop_mem_cmd;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_mem_size;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_mem_signed;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_fence;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_fencei;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_amo;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_uses_ldq;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_uses_stq;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_sys_pc2epc;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_is_unique;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_flush_on_commit;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_0_io_deq_uop_ldst;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_0_io_deq_uop_lrs1;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_0_io_deq_uop_lrs2;	// @[core.scala:97:79]
  wire [5:0]  _decode_units_0_io_deq_uop_lrs3;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_ldst_val;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_dst_rtype;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_lrs1_rtype;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_lrs2_rtype;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_frs3_en;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_fp_val;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_fp_single;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_xcpt_pf_if;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_xcpt_ae_if;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_xcpt_ma_if;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_bp_debug_if;	// @[core.scala:97:79]
  wire        _decode_units_0_io_deq_uop_bp_xcpt_if;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_debug_fsrc;	// @[core.scala:97:79]
  wire [1:0]  _decode_units_0_io_deq_uop_debug_tsrc;	// @[core.scala:97:79]
  wire [31:0] _decode_units_0_io_csr_decode_inst;	// @[core.scala:97:79]
  wire        _fp_pipeline_io_dis_uops_0_ready;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_dis_uops_1_ready;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_from_int_ready;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_to_int_valid;	// @[core.scala:76:37]
  wire [5:0]  _fp_pipeline_io_to_int_bits_uop_rob_idx;	// @[core.scala:76:37]
  wire [6:0]  _fp_pipeline_io_to_int_bits_uop_pdst;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_to_int_bits_uop_is_amo;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_to_int_bits_uop_uses_stq;	// @[core.scala:76:37]
  wire [1:0]  _fp_pipeline_io_to_int_bits_uop_dst_rtype;	// @[core.scala:76:37]
  wire [63:0] _fp_pipeline_io_to_int_bits_data;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_to_int_bits_predicated;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_wakeups_0_valid;	// @[core.scala:76:37]
  wire [5:0]  _fp_pipeline_io_wakeups_0_bits_uop_rob_idx;	// @[core.scala:76:37]
  wire [6:0]  _fp_pipeline_io_wakeups_0_bits_uop_pdst;	// @[core.scala:76:37]
  wire [1:0]  _fp_pipeline_io_wakeups_0_bits_uop_dst_rtype;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_wakeups_0_bits_uop_fp_val;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_wakeups_0_bits_predicated;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_wakeups_0_bits_fflags_valid;	// @[core.scala:76:37]
  wire [5:0]  _fp_pipeline_io_wakeups_0_bits_fflags_bits_uop_rob_idx;	// @[core.scala:76:37]
  wire [4:0]  _fp_pipeline_io_wakeups_0_bits_fflags_bits_flags;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_wakeups_1_valid;	// @[core.scala:76:37]
  wire [5:0]  _fp_pipeline_io_wakeups_1_bits_uop_rob_idx;	// @[core.scala:76:37]
  wire [6:0]  _fp_pipeline_io_wakeups_1_bits_uop_pdst;	// @[core.scala:76:37]
  wire [1:0]  _fp_pipeline_io_wakeups_1_bits_uop_dst_rtype;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_wakeups_1_bits_uop_fp_val;	// @[core.scala:76:37]
  wire        _fp_pipeline_io_wakeups_1_bits_fflags_valid;	// @[core.scala:76:37]
  wire [5:0]  _fp_pipeline_io_wakeups_1_bits_fflags_bits_uop_rob_idx;	// @[core.scala:76:37]
  wire [4:0]  _fp_pipeline_io_wakeups_1_bits_fflags_bits_flags;	// @[core.scala:76:37]
  wire [64:0] _fp_pipeline_io_debug_wb_wdata_0;	// @[core.scala:76:37]
  wire [64:0] _fp_pipeline_io_debug_wb_wdata_1;	// @[core.scala:76:37]
  wire [9:0]  _csr_exe_unit_io_fu_types;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_iresp_valid;	// @[execution-units.scala:119:32]
  wire [2:0]  _csr_exe_unit_io_iresp_bits_uop_ctrl_csr_cmd;	// @[execution-units.scala:119:32]
  wire [11:0] _csr_exe_unit_io_iresp_bits_uop_csr_addr;	// @[execution-units.scala:119:32]
  wire [5:0]  _csr_exe_unit_io_iresp_bits_uop_rob_idx;	// @[execution-units.scala:119:32]
  wire [6:0]  _csr_exe_unit_io_iresp_bits_uop_pdst;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_iresp_bits_uop_bypassable;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_iresp_bits_uop_is_amo;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_iresp_bits_uop_uses_stq;	// @[execution-units.scala:119:32]
  wire [1:0]  _csr_exe_unit_io_iresp_bits_uop_dst_rtype;	// @[execution-units.scala:119:32]
  wire [64:0] _csr_exe_unit_io_iresp_bits_data;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_bypass_0_valid;	// @[execution-units.scala:119:32]
  wire [6:0]  _csr_exe_unit_io_bypass_0_bits_uop_pdst;	// @[execution-units.scala:119:32]
  wire [1:0]  _csr_exe_unit_io_bypass_0_bits_uop_dst_rtype;	// @[execution-units.scala:119:32]
  wire [64:0] _csr_exe_unit_io_bypass_0_bits_data;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_brinfo_uop_is_rvc;	// @[execution-units.scala:119:32]
  wire [11:0] _csr_exe_unit_io_brinfo_uop_br_mask;	// @[execution-units.scala:119:32]
  wire [3:0]  _csr_exe_unit_io_brinfo_uop_br_tag;	// @[execution-units.scala:119:32]
  wire [4:0]  _csr_exe_unit_io_brinfo_uop_ftq_idx;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_brinfo_uop_edge_inst;	// @[execution-units.scala:119:32]
  wire [5:0]  _csr_exe_unit_io_brinfo_uop_pc_lob;	// @[execution-units.scala:119:32]
  wire [5:0]  _csr_exe_unit_io_brinfo_uop_rob_idx;	// @[execution-units.scala:119:32]
  wire [3:0]  _csr_exe_unit_io_brinfo_uop_ldq_idx;	// @[execution-units.scala:119:32]
  wire [3:0]  _csr_exe_unit_io_brinfo_uop_stq_idx;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_brinfo_valid;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_brinfo_mispredict;	// @[execution-units.scala:119:32]
  wire        _csr_exe_unit_io_brinfo_taken;	// @[execution-units.scala:119:32]
  wire [2:0]  _csr_exe_unit_io_brinfo_cfi_type;	// @[execution-units.scala:119:32]
  wire [1:0]  _csr_exe_unit_io_brinfo_pc_sel;	// @[execution-units.scala:119:32]
  wire [20:0] _csr_exe_unit_io_brinfo_target_offset;	// @[execution-units.scala:119:32]
  wire [9:0]  _jmp_unit_io_fu_types;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_iresp_valid;	// @[execution-units.scala:119:32]
  wire [5:0]  _jmp_unit_io_iresp_bits_uop_rob_idx;	// @[execution-units.scala:119:32]
  wire [6:0]  _jmp_unit_io_iresp_bits_uop_pdst;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_iresp_bits_uop_bypassable;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_iresp_bits_uop_is_amo;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_iresp_bits_uop_uses_stq;	// @[execution-units.scala:119:32]
  wire [1:0]  _jmp_unit_io_iresp_bits_uop_dst_rtype;	// @[execution-units.scala:119:32]
  wire [64:0] _jmp_unit_io_iresp_bits_data;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_ll_fresp_valid;	// @[execution-units.scala:119:32]
  wire [6:0]  _jmp_unit_io_ll_fresp_bits_uop_uopc;	// @[execution-units.scala:119:32]
  wire [11:0] _jmp_unit_io_ll_fresp_bits_uop_br_mask;	// @[execution-units.scala:119:32]
  wire [5:0]  _jmp_unit_io_ll_fresp_bits_uop_rob_idx;	// @[execution-units.scala:119:32]
  wire [3:0]  _jmp_unit_io_ll_fresp_bits_uop_stq_idx;	// @[execution-units.scala:119:32]
  wire [6:0]  _jmp_unit_io_ll_fresp_bits_uop_pdst;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_ll_fresp_bits_uop_is_amo;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_ll_fresp_bits_uop_uses_stq;	// @[execution-units.scala:119:32]
  wire [1:0]  _jmp_unit_io_ll_fresp_bits_uop_dst_rtype;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_ll_fresp_bits_uop_fp_val;	// @[execution-units.scala:119:32]
  wire [64:0] _jmp_unit_io_ll_fresp_bits_data;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_ll_fresp_bits_predicated;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_ll_fresp_bits_fflags_valid;	// @[execution-units.scala:119:32]
  wire [5:0]  _jmp_unit_io_ll_fresp_bits_fflags_bits_uop_rob_idx;	// @[execution-units.scala:119:32]
  wire [4:0]  _jmp_unit_io_ll_fresp_bits_fflags_bits_flags;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_bypass_0_valid;	// @[execution-units.scala:119:32]
  wire [6:0]  _jmp_unit_io_bypass_0_bits_uop_pdst;	// @[execution-units.scala:119:32]
  wire [1:0]  _jmp_unit_io_bypass_0_bits_uop_dst_rtype;	// @[execution-units.scala:119:32]
  wire [64:0] _jmp_unit_io_bypass_0_bits_data;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_bypass_1_valid;	// @[execution-units.scala:119:32]
  wire [6:0]  _jmp_unit_io_bypass_1_bits_uop_pdst;	// @[execution-units.scala:119:32]
  wire [1:0]  _jmp_unit_io_bypass_1_bits_uop_dst_rtype;	// @[execution-units.scala:119:32]
  wire [64:0] _jmp_unit_io_bypass_1_bits_data;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_bypass_2_valid;	// @[execution-units.scala:119:32]
  wire [6:0]  _jmp_unit_io_bypass_2_bits_uop_pdst;	// @[execution-units.scala:119:32]
  wire [1:0]  _jmp_unit_io_bypass_2_bits_uop_dst_rtype;	// @[execution-units.scala:119:32]
  wire [64:0] _jmp_unit_io_bypass_2_bits_data;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_brinfo_uop_is_rvc;	// @[execution-units.scala:119:32]
  wire [11:0] _jmp_unit_io_brinfo_uop_br_mask;	// @[execution-units.scala:119:32]
  wire [3:0]  _jmp_unit_io_brinfo_uop_br_tag;	// @[execution-units.scala:119:32]
  wire [4:0]  _jmp_unit_io_brinfo_uop_ftq_idx;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_brinfo_uop_edge_inst;	// @[execution-units.scala:119:32]
  wire [5:0]  _jmp_unit_io_brinfo_uop_pc_lob;	// @[execution-units.scala:119:32]
  wire [5:0]  _jmp_unit_io_brinfo_uop_rob_idx;	// @[execution-units.scala:119:32]
  wire [3:0]  _jmp_unit_io_brinfo_uop_ldq_idx;	// @[execution-units.scala:119:32]
  wire [3:0]  _jmp_unit_io_brinfo_uop_stq_idx;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_brinfo_valid;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_brinfo_mispredict;	// @[execution-units.scala:119:32]
  wire        _jmp_unit_io_brinfo_taken;	// @[execution-units.scala:119:32]
  wire [2:0]  _jmp_unit_io_brinfo_cfi_type;	// @[execution-units.scala:119:32]
  wire [1:0]  _jmp_unit_io_brinfo_pc_sel;	// @[execution-units.scala:119:32]
  wire [39:0] _jmp_unit_io_brinfo_jalr_target;	// @[execution-units.scala:119:32]
  wire [20:0] _jmp_unit_io_brinfo_target_offset;	// @[execution-units.scala:119:32]
  wire        _mem_units_0_io_ll_iresp_valid;	// @[execution-units.scala:108:30]
  wire [5:0]  _mem_units_0_io_ll_iresp_bits_uop_rob_idx;	// @[execution-units.scala:108:30]
  wire [6:0]  _mem_units_0_io_ll_iresp_bits_uop_pdst;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_ll_iresp_bits_uop_is_amo;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_ll_iresp_bits_uop_uses_stq;	// @[execution-units.scala:108:30]
  wire [1:0]  _mem_units_0_io_ll_iresp_bits_uop_dst_rtype;	// @[execution-units.scala:108:30]
  wire [64:0] _mem_units_0_io_ll_iresp_bits_data;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_ll_fresp_valid;	// @[execution-units.scala:108:30]
  wire [6:0]  _mem_units_0_io_ll_fresp_bits_uop_uopc;	// @[execution-units.scala:108:30]
  wire [11:0] _mem_units_0_io_ll_fresp_bits_uop_br_mask;	// @[execution-units.scala:108:30]
  wire [5:0]  _mem_units_0_io_ll_fresp_bits_uop_rob_idx;	// @[execution-units.scala:108:30]
  wire [3:0]  _mem_units_0_io_ll_fresp_bits_uop_stq_idx;	// @[execution-units.scala:108:30]
  wire [6:0]  _mem_units_0_io_ll_fresp_bits_uop_pdst;	// @[execution-units.scala:108:30]
  wire [1:0]  _mem_units_0_io_ll_fresp_bits_uop_mem_size;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_ll_fresp_bits_uop_is_amo;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_ll_fresp_bits_uop_uses_stq;	// @[execution-units.scala:108:30]
  wire [1:0]  _mem_units_0_io_ll_fresp_bits_uop_dst_rtype;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_ll_fresp_bits_uop_fp_val;	// @[execution-units.scala:108:30]
  wire [64:0] _mem_units_0_io_ll_fresp_bits_data;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_lsu_io_req_bits_sfence_valid;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_lsu_io_req_bits_sfence_bits_rs1;	// @[execution-units.scala:108:30]
  wire        _mem_units_0_io_lsu_io_req_bits_sfence_bits_rs2;	// @[execution-units.scala:108:30]
  wire [38:0] _mem_units_0_io_lsu_io_req_bits_sfence_bits_addr;	// @[execution-units.scala:108:30]
  reg         brinfos_0_uop_is_rvc;	// @[core.scala:178:20]
  reg  [11:0] brinfos_0_uop_br_mask;	// @[core.scala:178:20]
  reg  [3:0]  brinfos_0_uop_br_tag;	// @[core.scala:178:20]
  reg  [4:0]  brinfos_0_uop_ftq_idx;	// @[core.scala:178:20]
  reg         brinfos_0_uop_edge_inst;	// @[core.scala:178:20]
  reg  [5:0]  brinfos_0_uop_pc_lob;	// @[core.scala:178:20]
  reg  [5:0]  brinfos_0_uop_rob_idx;	// @[core.scala:178:20]
  reg  [3:0]  brinfos_0_uop_ldq_idx;	// @[core.scala:178:20]
  reg  [3:0]  brinfos_0_uop_stq_idx;	// @[core.scala:178:20]
  reg         brinfos_0_valid;	// @[core.scala:178:20]
  reg         brinfos_0_mispredict;	// @[core.scala:178:20]
  reg         brinfos_0_taken;	// @[core.scala:178:20]
  reg  [2:0]  brinfos_0_cfi_type;	// @[core.scala:178:20]
  reg  [1:0]  brinfos_0_pc_sel;	// @[core.scala:178:20]
  reg  [20:0] brinfos_0_target_offset;	// @[core.scala:178:20]
  reg         brinfos_1_uop_is_rvc;	// @[core.scala:178:20]
  reg  [11:0] brinfos_1_uop_br_mask;	// @[core.scala:178:20]
  reg  [3:0]  brinfos_1_uop_br_tag;	// @[core.scala:178:20]
  reg  [4:0]  brinfos_1_uop_ftq_idx;	// @[core.scala:178:20]
  reg         brinfos_1_uop_edge_inst;	// @[core.scala:178:20]
  reg  [5:0]  brinfos_1_uop_pc_lob;	// @[core.scala:178:20]
  reg  [5:0]  brinfos_1_uop_rob_idx;	// @[core.scala:178:20]
  reg  [3:0]  brinfos_1_uop_ldq_idx;	// @[core.scala:178:20]
  reg  [3:0]  brinfos_1_uop_stq_idx;	// @[core.scala:178:20]
  reg         brinfos_1_valid;	// @[core.scala:178:20]
  reg         brinfos_1_mispredict;	// @[core.scala:178:20]
  reg         brinfos_1_taken;	// @[core.scala:178:20]
  reg  [2:0]  brinfos_1_cfi_type;	// @[core.scala:178:20]
  reg  [1:0]  brinfos_1_pc_sel;	// @[core.scala:178:20]
  reg  [20:0] brinfos_1_target_offset;	// @[core.scala:178:20]
  reg         b2_uop_is_rvc;	// @[core.scala:186:18]
  reg  [11:0] b2_uop_br_mask;	// @[core.scala:186:18]
  reg  [3:0]  b2_uop_br_tag;	// @[core.scala:186:18]
  reg  [4:0]  b2_uop_ftq_idx;	// @[core.scala:186:18]
  reg         b2_uop_edge_inst;	// @[core.scala:186:18]
  reg  [5:0]  b2_uop_pc_lob;	// @[core.scala:186:18]
  reg  [5:0]  b2_uop_rob_idx;	// @[core.scala:186:18]
  reg  [3:0]  b2_uop_ldq_idx;	// @[core.scala:186:18]
  reg  [3:0]  b2_uop_stq_idx;	// @[core.scala:186:18]
  reg         b2_mispredict;	// @[core.scala:186:18]
  reg         b2_taken;	// @[core.scala:186:18]
  reg  [2:0]  b2_cfi_type;	// @[core.scala:186:18]
  reg  [1:0]  b2_pc_sel;	// @[core.scala:186:18]
  reg  [39:0] b2_jalr_target;	// @[core.scala:186:18]
  reg  [20:0] b2_target_offset;	// @[core.scala:186:18]
  wire [15:0] _GEN = {12'h0, brinfos_0_uop_br_tag};	// @[core.scala:178:20, :195:47]
  wire [15:0] _b1_resolve_mask_T = {15'h0, brinfos_0_valid} << _GEN;	// @[core.scala:178:20, :195:47]
  wire [15:0] _GEN_0 = {12'h0, brinfos_1_uop_br_tag};	// @[core.scala:178:20, :195:47]
  wire [15:0] _b1_resolve_mask_T_1 = {15'h0, brinfos_1_valid} << _GEN_0;	// @[core.scala:178:20, :195:47]
  wire [11:0] b1_resolve_mask = _b1_resolve_mask_T[11:0] | _b1_resolve_mask_T_1[11:0];	// @[core.scala:195:{47,72}]
  wire        _T_1 = brinfos_0_valid & brinfos_0_mispredict;	// @[core.scala:178:20, :196:51]
  wire [15:0] _b1_mispredict_mask_T_1 = {15'h0, _T_1} << _GEN;	// @[core.scala:195:47, :196:{51,68}]
  wire        _T_3 = brinfos_1_valid & brinfos_1_mispredict;	// @[core.scala:178:20, :196:51]
  wire [15:0] _b1_mispredict_mask_T_3 = {15'h0, _T_3} << _GEN_0;	// @[core.scala:195:47, :196:{51,68}]
  wire [11:0] b1_mispredict_mask = _b1_mispredict_mask_T_1[11:0] | _b1_mispredict_mask_T_3[11:0];	// @[core.scala:196:{68,93}]
  wire        use_this_mispredict_1 = ~_T_1 | _T_3 & (brinfos_1_uop_rob_idx < brinfos_0_uop_rob_idx ^ brinfos_1_uop_rob_idx < _rob_io_rob_head_idx ^ brinfos_0_uop_rob_idx < _rob_io_rob_head_idx);	// @[core.scala:139:32, :178:20, :196:51, :202:{31,47}, :203:29, util.scala:363:{52,64,72,78}]
  reg  [39:0] b2_jalr_target_REG;	// @[core.scala:214:28]
  reg         csr_io_counters_0_inc_REG;	// @[core.scala:276:50]
  reg         csr_io_counters_1_inc_REG;	// @[core.scala:276:50]
  reg         csr_io_counters_2_inc_REG;	// @[core.scala:276:50]
  reg         csr_io_counters_3_inc_REG;	// @[core.scala:276:50]
  reg         csr_io_counters_4_inc_REG;	// @[core.scala:276:50]
  reg         csr_io_counters_5_inc_REG;	// @[core.scala:276:50]
  reg  [63:0] debug_tsc_reg;	// @[core.scala:281:30]
  reg  [63:0] debug_irt_reg;	// @[core.scala:282:30]
  reg  [63:0] debug_brs_0;	// @[core.scala:283:26]
  reg  [63:0] debug_brs_1;	// @[core.scala:283:26]
  reg  [63:0] debug_brs_2;	// @[core.scala:283:26]
  reg  [63:0] debug_brs_3;	// @[core.scala:283:26]
  reg  [63:0] debug_jals_0;	// @[core.scala:284:26]
  reg  [63:0] debug_jals_1;	// @[core.scala:284:26]
  reg  [63:0] debug_jals_2;	// @[core.scala:284:26]
  reg  [63:0] debug_jals_3;	// @[core.scala:284:26]
  reg  [63:0] debug_jalrs_0;	// @[core.scala:285:26]
  reg  [63:0] debug_jalrs_1;	// @[core.scala:285:26]
  reg  [63:0] debug_jalrs_2;	// @[core.scala:285:26]
  reg  [63:0] debug_jalrs_3;	// @[core.scala:285:26]
  reg         io_ifu_flush_icache_REG;	// @[core.scala:382:13]
  reg         io_ifu_flush_icache_REG_1;	// @[core.scala:382:13]
  reg         REG;	// @[core.scala:394:16]
  reg  [2:0]  flush_typ;	// @[core.scala:397:28]
  reg  [39:0] io_ifu_redirect_pc_REG;	// @[core.scala:405:49]
  reg  [39:0] io_ifu_redirect_pc_REG_1;	// @[core.scala:405:41]
  reg  [5:0]  flush_pc_REG;	// @[core.scala:409:32]
  reg         flush_pc_REG_1;	// @[core.scala:410:36]
  wire [39:0] flush_pc = ~(~io_ifu_get_pc_0_pc | 40'h3F) + {34'h0, flush_pc_REG} - {38'h0, flush_pc_REG_1, 1'h0};	// @[core.scala:409:{23,32}, :410:{23,36}, :411:36, :419:33, util.scala:237:{5,7,11}]
  reg         flush_pc_next_REG;	// @[core.scala:411:49]
  reg  [4:0]  io_ifu_redirect_ftq_idx_REG;	// @[core.scala:416:39]
  reg         REG_1;	// @[core.scala:417:50]
  wire        _T_13 = b2_mispredict & ~REG_1;	// @[core.scala:186:18, :417:{39,42,50}]
  wire [39:0] uop_maybe_pc = ~(~io_ifu_get_pc_1_pc | 40'h3F) | {34'h0, b2_uop_pc_lob};	// @[core.scala:186:18, :419:33, util.scala:237:{5,7,11}]
  wire [39:0] npc = uop_maybe_pc + {37'h0, b2_uop_is_rvc | b2_uop_edge_inst ? 3'h2 : 3'h4};	// @[core.scala:186:18, :411:{36,41}, :419:33, :420:{28,33,57}]
  wire        _next_ghist_T = b2_cfi_type == 3'h1;	// @[core.scala:186:18, :430:48]
  wire        use_same_ghist = _next_ghist_T & ~b2_taken & ~(~io_ifu_get_pc_1_pc | 40'h3F) == ~(~npc | 40'h7);	// @[core.scala:186:18, :420:28, :430:48, :431:{27,46}, :432:47, frontend.scala:161:{31,33,39}, util.scala:237:{7,11}]
  wire        _next_ghist_T_3 = io_ifu_get_pc_1_entry_cfi_idx_bits == b2_uop_pc_lob[2:1];	// @[core.scala:186:18, :444:55]
  wire [3:0]  next_ghist_cfi_idx_oh = 4'h1 << b2_uop_pc_lob[2:1];	// @[OneHot.scala:57:35, core.scala:186:18]
  wire [1:0]  _GEN_1 = next_ghist_cfi_idx_oh[2:1] | next_ghist_cfi_idx_oh[3:2];	// @[OneHot.scala:57:35, package.scala:33:86, util.scala:373:{29,45}]
  wire        _next_ghist_new_history_old_history_T_1 = _next_ghist_T & b2_taken;	// @[core.scala:186:18, :430:48, frontend.scala:91:84]
  wire        _io_ifu_redirect_flush_output = REG | _T_13 | _rob_io_flush_frontend | (|b1_mispredict_mask);	// @[core.scala:139:32, :196:93, :220:42, :394:{16,38}, :396:27, :417:{39,72}, :428:29, :453:78]
  wire        _T_16 = _rob_io_commit_valids_0 | _rob_io_commit_valids_1;	// @[core.scala:139:32, :459:55]
  reg         io_ifu_sfence_REG_valid;	// @[core.scala:469:31]
  reg         io_ifu_sfence_REG_bits_rs1;	// @[core.scala:469:31]
  reg         io_ifu_sfence_REG_bits_rs2;	// @[core.scala:469:31]
  reg  [38:0] io_ifu_sfence_REG_bits_addr;	// @[core.scala:469:31]
  reg  [1:0]  dec_finished_mask;	// @[core.scala:489:34]
  wire        dec_valids_0 = io_ifu_fetchpacket_valid & io_ifu_fetchpacket_bits_uops_0_valid & ~(dec_finished_mask[0]);	// @[core.scala:489:34, :501:97, :502:{43,61}]
  wire        dec_valids_1 = io_ifu_fetchpacket_valid & io_ifu_fetchpacket_bits_uops_1_valid & ~(dec_finished_mask[1]);	// @[core.scala:489:34, :501:97, :502:{43,61}]
  reg         jmp_pc_req_valid_REG;	// @[core.scala:532:30]
  reg  [4:0]  jmp_pc_req_bits_REG;	// @[core.scala:533:30]
  assign dec_xcpts_0 = _decode_units_0_io_deq_uop_exception & dec_valids_0;	// @[core.scala:97:79, :501:97, :559:71]
  assign dec_xcpts_1 = _decode_units_1_io_deq_uop_exception & dec_valids_1;	// @[core.scala:97:79, :501:97, :559:71]
  wire        dec_xcpt_stall = (dec_xcpts_0 | dec_xcpts_1) & ~_ftq_arb_io_in_2_ready;	// @[core.scala:519:23, :544:45, :559:71, :560:{47,50}]
  wire        dec_hazards_0 = dec_valids_0 & (dis_stalls_1 | _rob_io_commit_rollback | dec_xcpt_stall | _dec_brmask_logic_io_is_full_0 | (|b1_mispredict_mask) | b2_mispredict | _io_ifu_redirect_flush_output);	// @[core.scala:98:32, :139:32, :186:18, :196:93, :220:42, :394:38, :396:27, :417:72, :428:29, :453:78, :501:97, :560:47, :565:37, :572:23, :706:62]
  wire        dec_fire_0 = dec_valids_0 & ~dec_hazards_0;	// @[core.scala:501:97, :565:37, :575:{58,61}]
  wire        dec_ready = dec_valids_1 & ~(dec_hazards_0 | dec_valids_1 & (dis_stalls_1 | _rob_io_commit_rollback | dec_xcpt_stall | _dec_brmask_logic_io_is_full_1 | (|b1_mispredict_mask) | b2_mispredict | _io_ifu_redirect_flush_output));	// @[core.scala:98:32, :139:32, :186:18, :196:93, :220:42, :394:38, :396:27, :417:72, :428:29, :453:78, :501:97, :560:47, :565:37, :572:23, :574:62, :575:{58,61}, :706:62]
  reg         dec_brmask_logic_io_flush_pipeline_REG;	// @[core.scala:590:48]
  wire        _dis_uops_0_prs1_busy_T_2 = _rename_stage_io_ren2_uops_0_lrs1_rtype == 2'h1;	// @[core.scala:99:32, :647:52]
  wire        _dis_uops_0_prs1_busy_T = _rename_stage_io_ren2_uops_0_lrs1_rtype == 2'h0;	// @[core.scala:99:32, :648:52]
  wire [6:0]  dis_uops_0_prs1 = _dis_uops_0_prs1_busy_T_2 ? _fp_rename_stage_io_ren2_uops_0_prs1 : _dis_uops_0_prs1_busy_T ? _rename_stage_io_ren2_uops_0_prs1 : {1'h0, _rename_stage_io_ren2_uops_0_lrs1};	// @[core.scala:99:32, :100:46, :647:{28,52}, :648:{28,52}]
  wire        _dis_uops_0_prs2_busy_T_2 = _rename_stage_io_ren2_uops_0_lrs2_rtype == 2'h1;	// @[core.scala:99:32, :647:52, :649:52]
  wire [6:0]  dis_uops_0_prs2 = _dis_uops_0_prs2_busy_T_2 ? _fp_rename_stage_io_ren2_uops_0_prs2 : _rename_stage_io_ren2_uops_0_prs2;	// @[core.scala:99:32, :100:46, :649:{28,52}]
  wire        _dis_uops_0_stale_pdst_T = _rename_stage_io_ren2_uops_0_dst_rtype == 2'h1;	// @[core.scala:99:32, :647:52, :652:52]
  wire [6:0]  dis_uops_0_pdst = _dis_uops_0_stale_pdst_T ? _fp_rename_stage_io_ren2_uops_0_pdst : _rename_stage_io_ren2_uops_0_dst_rtype == 2'h0 ? _rename_stage_io_ren2_uops_0_pdst : 7'h0;	// @[core.scala:99:32, :100:46, :652:{28,52}, :653:{28,52}]
  wire [6:0]  dis_uops_0_stale_pdst = _dis_uops_0_stale_pdst_T ? _fp_rename_stage_io_ren2_uops_0_stale_pdst : _rename_stage_io_ren2_uops_0_stale_pdst;	// @[core.scala:99:32, :100:46, :652:52, :655:34]
  wire        dis_uops_0_prs1_busy = _rename_stage_io_ren2_uops_0_prs1_busy & _dis_uops_0_prs1_busy_T | _fp_rename_stage_io_ren2_uops_0_prs1_busy & _dis_uops_0_prs1_busy_T_2;	// @[core.scala:99:32, :100:46, :647:52, :648:52, :657:{46,85}, :658:46]
  wire        dis_uops_0_prs2_busy = _rename_stage_io_ren2_uops_0_prs2_busy & _rename_stage_io_ren2_uops_0_lrs2_rtype == 2'h0 | _fp_rename_stage_io_ren2_uops_0_prs2_busy & _dis_uops_0_prs2_busy_T_2;	// @[core.scala:99:32, :100:46, :649:52, :659:{46,73,85}, :660:46]
  wire        dis_uops_0_prs3_busy = _fp_rename_stage_io_ren2_uops_0_prs3_busy & _rename_stage_io_ren2_uops_0_frs3_en;	// @[core.scala:99:32, :100:46, :661:46]
  wire        _dis_uops_1_prs1_busy_T_2 = _rename_stage_io_ren2_uops_1_lrs1_rtype == 2'h1;	// @[core.scala:99:32, :647:52]
  wire        _dis_uops_1_prs1_busy_T = _rename_stage_io_ren2_uops_1_lrs1_rtype == 2'h0;	// @[core.scala:99:32, :648:52]
  wire [6:0]  dis_uops_1_prs1 = _dis_uops_1_prs1_busy_T_2 ? _fp_rename_stage_io_ren2_uops_1_prs1 : _dis_uops_1_prs1_busy_T ? _rename_stage_io_ren2_uops_1_prs1 : {1'h0, _rename_stage_io_ren2_uops_1_lrs1};	// @[core.scala:99:32, :100:46, :647:{28,52}, :648:{28,52}]
  wire        _dis_uops_1_prs2_busy_T_2 = _rename_stage_io_ren2_uops_1_lrs2_rtype == 2'h1;	// @[core.scala:99:32, :647:52, :649:52]
  wire [6:0]  dis_uops_1_prs2 = _dis_uops_1_prs2_busy_T_2 ? _fp_rename_stage_io_ren2_uops_1_prs2 : _rename_stage_io_ren2_uops_1_prs2;	// @[core.scala:99:32, :100:46, :649:{28,52}]
  wire        _dis_uops_1_stale_pdst_T = _rename_stage_io_ren2_uops_1_dst_rtype == 2'h1;	// @[core.scala:99:32, :647:52, :652:52]
  wire [6:0]  dis_uops_1_pdst = _dis_uops_1_stale_pdst_T ? _fp_rename_stage_io_ren2_uops_1_pdst : _rename_stage_io_ren2_uops_1_dst_rtype == 2'h0 ? _rename_stage_io_ren2_uops_1_pdst : 7'h0;	// @[core.scala:99:32, :100:46, :652:{28,52}, :653:{28,52}]
  wire [6:0]  dis_uops_1_stale_pdst = _dis_uops_1_stale_pdst_T ? _fp_rename_stage_io_ren2_uops_1_stale_pdst : _rename_stage_io_ren2_uops_1_stale_pdst;	// @[core.scala:99:32, :100:46, :652:52, :655:34]
  wire        dis_uops_1_prs1_busy = _rename_stage_io_ren2_uops_1_prs1_busy & _dis_uops_1_prs1_busy_T | _fp_rename_stage_io_ren2_uops_1_prs1_busy & _dis_uops_1_prs1_busy_T_2;	// @[core.scala:99:32, :100:46, :647:52, :648:52, :657:{46,85}, :658:46]
  wire        dis_uops_1_prs2_busy = _rename_stage_io_ren2_uops_1_prs2_busy & _rename_stage_io_ren2_uops_1_lrs2_rtype == 2'h0 | _fp_rename_stage_io_ren2_uops_1_prs2_busy & _dis_uops_1_prs2_busy_T_2;	// @[core.scala:99:32, :100:46, :649:52, :659:{46,73,85}, :660:46]
  wire        dis_uops_1_prs3_busy = _fp_rename_stage_io_ren2_uops_1_prs3_busy & _rename_stage_io_ren2_uops_1_frs3_en;	// @[core.scala:99:32, :100:46, :661:46]
  wire        wait_for_empty_pipeline_0 = (_rename_stage_io_ren2_uops_0_is_unique | _csr_io_customCSRs_0_value[3]) & (~_rob_io_empty | ~io_lsu_fencei_rdy);	// @[core.scala:99:32, :139:32, :267:19, :678:{85,112}, :679:{36,50,53}, parameters.scala:151:49]
  wire        wait_for_empty_pipeline_1 = (_rename_stage_io_ren2_uops_1_is_unique | _csr_io_customCSRs_0_value[3]) & (~_rob_io_empty | ~io_lsu_fencei_rdy | _rename_stage_io_ren2_mask_0);	// @[core.scala:99:32, :139:32, :267:19, :678:{85,112}, :679:{36,53,72}, parameters.scala:151:49]
  wire        dis_hazards_0 = _rename_stage_io_ren2_mask_0 & (~_rob_io_ready | _rename_stage_io_ren_stalls_0 | _fp_rename_stage_io_ren_stalls_0 | io_lsu_ldq_full_0 & _rename_stage_io_ren2_uops_0_uses_ldq | io_lsu_stq_full_0 & _rename_stage_io_ren2_uops_0_uses_stq | ~_dispatcher_io_ren_uops_0_ready | wait_for_empty_pipeline_0 | (|b1_mispredict_mask) | b2_mispredict | _io_ifu_redirect_flush_output);	// @[core.scala:99:32, :100:46, :110:32, :139:32, :186:18, :196:93, :220:42, :394:38, :396:27, :417:72, :428:29, :453:78, :678:112, :689:37, :690:26, :692:45, :693:45, :694:26, :701:23]
  assign dis_stalls_1 = dis_hazards_0 | _rename_stage_io_ren2_mask_1 & (~_rob_io_ready | _rename_stage_io_ren_stalls_1 | _fp_rename_stage_io_ren_stalls_1 | io_lsu_ldq_full_1 & _rename_stage_io_ren2_uops_1_uses_ldq | io_lsu_stq_full_1 & _rename_stage_io_ren2_uops_1_uses_stq | ~_dispatcher_io_ren_uops_1_ready | wait_for_empty_pipeline_1 | _rename_stage_io_ren2_mask_0 & _rename_stage_io_ren2_uops_0_is_unique | (|b1_mispredict_mask) | b2_mispredict | _io_ifu_redirect_flush_output);	// @[core.scala:99:32, :100:46, :110:32, :139:32, :186:18, :196:93, :220:42, :394:38, :396:27, :417:72, :428:29, :453:78, :677:101, :678:112, :689:37, :690:26, :692:45, :693:45, :694:26, :701:23, :706:62]
  wire        dis_fire_0 = _rename_stage_io_ren2_mask_0 & ~dis_hazards_0;	// @[core.scala:99:32, :689:37, :707:{62,65}]
  wire        dis_fire_1 = _rename_stage_io_ren2_mask_1 & ~dis_stalls_1;	// @[core.scala:99:32, :706:62, :707:{62,65}]
  reg         REG_3;	// @[core.scala:731:16]
  reg  [4:0]  io_ifu_commit_bits_REG;	// @[core.scala:733:35]
  wire [5:0]  dis_uops_0_rob_idx = {_rob_io_rob_tail_idx[5:1], 1'h0};	// @[core.scala:139:32, :220:10, :742:{27,54}]
  wire [5:0]  dis_uops_1_rob_idx = {_rob_io_rob_tail_idx[5:1], 1'h1};	// @[core.scala:139:32, :220:10, :742:{27,54}]
  wire        _iregfile_io_write_ports_0_wport_valid_T = _ll_wbarb_io_out_bits_uop_dst_rtype == 2'h0;	// @[core.scala:128:32, :788:90]
  wire        int_iss_wakeups_0_valid = _ll_wbarb_io_out_valid & _iregfile_io_write_ports_0_wport_valid_T;	// @[core.scala:128:32, :788:{52,90}]
  wire        _rob_io_debug_wb_valids_1_T = _jmp_unit_io_iresp_bits_uop_dst_rtype != 2'h2;	// @[execution-units.scala:119:32, micro-op.scala:149:36]
  wire        _iregister_read_io_iss_valids_1_T = _int_issue_unit_io_iss_uops_0_iw_p1_poisoned | _int_issue_unit_io_iss_uops_0_iw_p2_poisoned;	// @[core.scala:106:32, :821:79]
  wire        fast_wakeup_valid = _int_issue_unit_io_iss_valids_0 & _int_issue_unit_io_iss_uops_0_bypassable & _int_issue_unit_io_iss_uops_0_dst_rtype == 2'h0 & _int_issue_unit_io_iss_uops_0_ldst_val & ~(io_lsu_ld_miss & _iregister_read_io_iss_valids_1_T);	// @[core.scala:106:32, :819:53, :820:52, :821:{31,48,79}]
  wire        _rob_io_debug_wb_valids_1_T_2 = _jmp_unit_io_iresp_bits_uop_dst_rtype == 2'h0;	// @[core.scala:828:57, execution-units.scala:119:32]
  wire        slow_wakeup_valid = _jmp_unit_io_iresp_valid & _rob_io_debug_wb_valids_1_T & ~_jmp_unit_io_iresp_bits_uop_bypassable & _rob_io_debug_wb_valids_1_T_2;	// @[core.scala:827:{33,59}, :828:57, execution-units.scala:119:32, micro-op.scala:149:36]
  wire        _rob_io_debug_wb_valids_2_T = _csr_exe_unit_io_iresp_bits_uop_dst_rtype != 2'h2;	// @[execution-units.scala:119:32, micro-op.scala:149:36]
  wire        _iregister_read_io_iss_valids_2_T = _int_issue_unit_io_iss_uops_1_iw_p1_poisoned | _int_issue_unit_io_iss_uops_1_iw_p2_poisoned;	// @[core.scala:106:32, :821:79]
  wire        fast_wakeup_1_valid = _int_issue_unit_io_iss_valids_1 & _int_issue_unit_io_iss_uops_1_bypassable & _int_issue_unit_io_iss_uops_1_dst_rtype == 2'h0 & _int_issue_unit_io_iss_uops_1_ldst_val & ~(io_lsu_ld_miss & _iregister_read_io_iss_valids_2_T);	// @[core.scala:106:32, :819:53, :820:52, :821:{31,48,79}]
  wire        _rob_io_debug_wb_valids_2_T_2 = _csr_exe_unit_io_iresp_bits_uop_dst_rtype == 2'h0;	// @[core.scala:828:57, execution-units.scala:119:32]
  wire        slow_wakeup_1_valid = _csr_exe_unit_io_iresp_valid & _rob_io_debug_wb_valids_2_T & ~_csr_exe_unit_io_iresp_bits_uop_bypassable & _rob_io_debug_wb_valids_2_T_2;	// @[core.scala:827:{33,59}, :828:57, execution-units.scala:119:32, micro-op.scala:149:36]
  reg  [4:0]  saturating_loads_counter;	// @[core.scala:902:41]
  reg         pause_mem_REG;	// @[core.scala:905:26]
  reg  [9:0]  REG_4;	// @[core.scala:918:38]
  reg  [9:0]  REG_5;	// @[core.scala:918:38]
  reg         mem_issue_unit_io_flush_pipeline_REG;	// @[core.scala:939:49]
  reg         int_issue_unit_io_flush_pipeline_REG;	// @[core.scala:939:49]
  reg         iregister_read_io_kill_REG;	// @[core.scala:980:38]
  reg  [1:0]  csr_io_retire_REG;	// @[core.scala:1003:30]
  reg         csr_io_exception_REG;	// @[core.scala:1004:30]
  reg  [5:0]  csr_io_pc_REG;	// @[core.scala:1008:31]
  reg         csr_io_pc_REG_1;	// @[core.scala:1009:35]
  reg  [63:0] csr_io_cause_REG;	// @[core.scala:1011:30]
  wire        tval_valid = csr_io_exception_REG & (csr_io_cause_REG == 64'h3 | csr_io_cause_REG == 64'h4 | csr_io_cause_REG == 64'h6 | csr_io_cause_REG == 64'h5 | csr_io_cause_REG == 64'h7 | csr_io_cause_REG == 64'h1 | csr_io_cause_REG == 64'hD | csr_io_cause_REG == 64'hF | csr_io_cause_REG == 64'hC);	// @[core.scala:1004:30, :1011:30, :1014:37, package.scala:16:47, :73:59]
  reg  [39:0] csr_io_tval_REG;	// @[core.scala:1028:12]
  reg         io_lsu_exception_REG;	// @[core.scala:1112:30]
  wire [63:0] _GEN_2 = (|_csr_exe_unit_io_iresp_bits_uop_ctrl_csr_cmd) ? _csr_io_rw_rdata : _csr_exe_unit_io_iresp_bits_data[63:0];	// @[core.scala:267:19, :999:25, :1149:53, :1155:56, execution-units.scala:119:32]
  reg         REG_6;	// @[core.scala:1294:45]
  reg         alu_exe_unit_io_req_bits_kill_REG;	// @[core.scala:1298:45]
  reg         alu_exe_unit_io_req_bits_kill_REG_1;	// @[core.scala:1298:45]
  reg  [4:0]  small_0;	// @[Counters.scala:45:41]
  reg  [26:0] large_0;	// @[Counters.scala:50:31]
  reg         io_trace_insns_0_valid_REG;	// @[core.scala:1438:46]
  reg  [5:0]  iaddr_REG;	// @[core.scala:1443:29]
  reg         iaddr_REG_1;	// @[core.scala:1444:33]
  wire [38:0] iaddr = ~(~(io_ifu_debug_fetch_pc_0[38:0]) | 39'h3F) + {33'h0, iaddr_REG} - {37'h0, iaddr_REG_1, 1'h0};	// @[core.scala:411:36, :1443:{20,29}, :1444:{20,33}, util.scala:237:{5,7,11}]
  reg         io_trace_insns_0_insn_REG_is_rvc;	// @[core.scala:1457:54]
  reg  [63:0] io_trace_insns_0_wdata_REG;	// @[core.scala:1458:49]
  reg         io_trace_insns_0_priv_REG;	// @[core.scala:1472:58]
  reg  [2:0]  io_trace_insns_0_priv_REG_1;	// @[core.scala:1472:46]
  reg         io_trace_insns_0_exception_REG;	// @[core.scala:1474:46]
  reg         io_trace_insns_0_interrupt_REG;	// @[core.scala:1475:46]
  reg  [63:0] io_trace_insns_0_cause_REG;	// @[core.scala:1476:46]
  reg  [39:0] io_trace_insns_0_tval_REG;	// @[core.scala:1477:46]
  reg         io_trace_insns_1_valid_REG;	// @[core.scala:1438:46]
  reg  [5:0]  iaddr_REG_2;	// @[core.scala:1443:29]
  reg         iaddr_REG_3;	// @[core.scala:1444:33]
  wire [38:0] iaddr_1 = ~(~(io_ifu_debug_fetch_pc_1[38:0]) | 39'h3F) + {33'h0, iaddr_REG_2} - {37'h0, iaddr_REG_3, 1'h0};	// @[core.scala:411:36, :1443:{20,29}, :1444:{20,33}, util.scala:237:{5,7,11}]
  reg         io_trace_insns_1_insn_REG_is_rvc;	// @[core.scala:1457:54]
  reg  [63:0] io_trace_insns_1_wdata_REG;	// @[core.scala:1458:49]
  reg         io_trace_insns_1_priv_REG;	// @[core.scala:1472:58]
  reg  [2:0]  io_trace_insns_1_priv_REG_1;	// @[core.scala:1472:46]
  reg  [63:0] io_trace_insns_1_cause_REG;	// @[core.scala:1476:46]
  reg  [39:0] io_trace_insns_1_tval_REG;	// @[core.scala:1477:46]
  wire [5:0]  nextSmall = {1'h0, small_0} + 6'h1;	// @[Counters.scala:45:41, :46:33, util.scala:203:14]
  wire [5:0]  _GEN_3 = {io_ptw_perf_l2miss, io_lsu_perf_tlbMiss, io_ifu_perf_tlbMiss, io_lsu_perf_release, io_lsu_perf_acquire, io_ifu_perf_acquire};	// @[core.scala:260:68]
  wire        _debug_jalrs_0_T = _rob_io_commit_uops_0_debug_fsrc == 2'h0;	// @[core.scala:139:32, :290:41]
  wire        _debug_jalrs_0_T_3 = _rob_io_commit_uops_1_debug_fsrc == 2'h0;	// @[core.scala:139:32, :290:41]
  wire        _debug_jalrs_1_T = _rob_io_commit_uops_0_debug_fsrc == 2'h1;	// @[core.scala:139:32, :290:41, :647:52]
  wire        _debug_jalrs_1_T_3 = _rob_io_commit_uops_1_debug_fsrc == 2'h1;	// @[core.scala:139:32, :290:41, :647:52]
  wire        _debug_jalrs_2_T = _rob_io_commit_uops_0_debug_fsrc == 2'h2;	// @[core.scala:139:32, :290:41]
  wire        _debug_jalrs_2_T_3 = _rob_io_commit_uops_1_debug_fsrc == 2'h2;	// @[core.scala:139:32, :290:41]
  wire [1:0]  _GEN_4 = {1'h0, _rob_io_commit_arch_valids_0};	// @[Bitwise.scala:51:90, core.scala:139:32]
  wire [1:0]  _GEN_5 = {1'h0, _rob_io_commit_arch_valids_1};	// @[Bitwise.scala:51:90, core.scala:139:32]
  wire        loads_saturating = _mem_issue_unit_io_iss_valids_0 & _mem_issue_unit_io_iss_uops_0_uses_ldq;	// @[core.scala:104:32, :901:57]
  always @(posedge clock) begin
    brinfos_0_uop_is_rvc <= _jmp_unit_io_brinfo_uop_is_rvc;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_uop_br_mask <= _jmp_unit_io_brinfo_uop_br_mask;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_uop_br_tag <= _jmp_unit_io_brinfo_uop_br_tag;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_uop_ftq_idx <= _jmp_unit_io_brinfo_uop_ftq_idx;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_uop_edge_inst <= _jmp_unit_io_brinfo_uop_edge_inst;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_uop_pc_lob <= _jmp_unit_io_brinfo_uop_pc_lob;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_uop_rob_idx <= _jmp_unit_io_brinfo_uop_rob_idx;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_uop_ldq_idx <= _jmp_unit_io_brinfo_uop_ldq_idx;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_uop_stq_idx <= _jmp_unit_io_brinfo_uop_stq_idx;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_valid <= _jmp_unit_io_brinfo_valid & ~_rob_io_flush_valid;	// @[core.scala:139:32, :178:20, :193:{34,37}, execution-units.scala:119:32]
    brinfos_0_mispredict <= _jmp_unit_io_brinfo_mispredict;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_taken <= _jmp_unit_io_brinfo_taken;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_cfi_type <= _jmp_unit_io_brinfo_cfi_type;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_pc_sel <= _jmp_unit_io_brinfo_pc_sel;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_0_target_offset <= _jmp_unit_io_brinfo_target_offset;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_is_rvc <= _csr_exe_unit_io_brinfo_uop_is_rvc;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_br_mask <= _csr_exe_unit_io_brinfo_uop_br_mask;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_br_tag <= _csr_exe_unit_io_brinfo_uop_br_tag;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_ftq_idx <= _csr_exe_unit_io_brinfo_uop_ftq_idx;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_edge_inst <= _csr_exe_unit_io_brinfo_uop_edge_inst;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_pc_lob <= _csr_exe_unit_io_brinfo_uop_pc_lob;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_rob_idx <= _csr_exe_unit_io_brinfo_uop_rob_idx;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_ldq_idx <= _csr_exe_unit_io_brinfo_uop_ldq_idx;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_uop_stq_idx <= _csr_exe_unit_io_brinfo_uop_stq_idx;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_valid <= _csr_exe_unit_io_brinfo_valid & ~_rob_io_flush_valid;	// @[core.scala:139:32, :178:20, :193:{34,37}, execution-units.scala:119:32]
    brinfos_1_mispredict <= _csr_exe_unit_io_brinfo_mispredict;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_taken <= _csr_exe_unit_io_brinfo_taken;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_cfi_type <= _csr_exe_unit_io_brinfo_cfi_type;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_pc_sel <= _csr_exe_unit_io_brinfo_pc_sel;	// @[core.scala:178:20, execution-units.scala:119:32]
    brinfos_1_target_offset <= _csr_exe_unit_io_brinfo_target_offset;	// @[core.scala:178:20, execution-units.scala:119:32]
    if (use_this_mispredict_1) begin	// @[core.scala:202:47]
      b2_uop_is_rvc <= brinfos_1_uop_is_rvc;	// @[core.scala:178:20, :186:18]
      b2_uop_br_tag <= brinfos_1_uop_br_tag;	// @[core.scala:178:20, :186:18]
      b2_uop_ftq_idx <= brinfos_1_uop_ftq_idx;	// @[core.scala:178:20, :186:18]
      b2_uop_edge_inst <= brinfos_1_uop_edge_inst;	// @[core.scala:178:20, :186:18]
      b2_uop_pc_lob <= brinfos_1_uop_pc_lob;	// @[core.scala:178:20, :186:18]
      b2_uop_rob_idx <= brinfos_1_uop_rob_idx;	// @[core.scala:178:20, :186:18]
      b2_uop_ldq_idx <= brinfos_1_uop_ldq_idx;	// @[core.scala:178:20, :186:18]
      b2_uop_stq_idx <= brinfos_1_uop_stq_idx;	// @[core.scala:178:20, :186:18]
      b2_taken <= brinfos_1_taken;	// @[core.scala:178:20, :186:18]
      b2_cfi_type <= brinfos_1_cfi_type;	// @[core.scala:178:20, :186:18]
      b2_pc_sel <= brinfos_1_pc_sel;	// @[core.scala:178:20, :186:18]
      b2_target_offset <= brinfos_1_target_offset;	// @[core.scala:178:20, :186:18]
    end
    else begin	// @[core.scala:202:47]
      b2_uop_is_rvc <= brinfos_0_uop_is_rvc;	// @[core.scala:178:20, :186:18]
      b2_uop_br_tag <= brinfos_0_uop_br_tag;	// @[core.scala:178:20, :186:18]
      b2_uop_ftq_idx <= brinfos_0_uop_ftq_idx;	// @[core.scala:178:20, :186:18]
      b2_uop_edge_inst <= brinfos_0_uop_edge_inst;	// @[core.scala:178:20, :186:18]
      b2_uop_pc_lob <= brinfos_0_uop_pc_lob;	// @[core.scala:178:20, :186:18]
      b2_uop_rob_idx <= brinfos_0_uop_rob_idx;	// @[core.scala:178:20, :186:18]
      b2_uop_ldq_idx <= brinfos_0_uop_ldq_idx;	// @[core.scala:178:20, :186:18]
      b2_uop_stq_idx <= brinfos_0_uop_stq_idx;	// @[core.scala:178:20, :186:18]
      b2_taken <= brinfos_0_taken;	// @[core.scala:178:20, :186:18]
      b2_cfi_type <= brinfos_0_cfi_type;	// @[core.scala:178:20, :186:18]
      b2_pc_sel <= brinfos_0_pc_sel;	// @[core.scala:178:20, :186:18]
      b2_target_offset <= brinfos_0_target_offset;	// @[core.scala:178:20, :186:18]
    end
    b2_uop_br_mask <= (use_this_mispredict_1 ? brinfos_1_uop_br_mask : brinfos_0_uop_br_mask) & ~b1_resolve_mask;	// @[core.scala:178:20, :186:18, :195:72, :202:47, :206:28, util.scala:85:{25,27}]
    b2_mispredict <= _T_1 | _T_3;	// @[core.scala:186:18, :196:51, :205:37]
    b2_jalr_target <= b2_jalr_target_REG;	// @[core.scala:186:18, :214:28]
    b2_jalr_target_REG <= _jmp_unit_io_brinfo_jalr_target;	// @[core.scala:214:28, execution-units.scala:119:32]
    if ((&(_csr_io_counters_0_eventSel[1:0])) | _csr_io_counters_0_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, core.scala:267:19, package.scala:33:{76,86}]
      csr_io_counters_0_inc_REG <= |(_csr_io_counters_0_eventSel[13:8] & _GEN_3);	// @[Events.scala:40:44, core.scala:260:{68,76}, :267:19, :276:50]
    else if (_csr_io_counters_0_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, core.scala:267:19, :647:52, package.scala:33:86]
      csr_io_counters_0_inc_REG <= _csr_io_counters_0_eventSel[9] & _rob_io_flush_valid;	// @[Events.scala:40:44, core.scala:139:32, :250:68, :267:19, :276:50]
    else	// @[package.scala:33:86]
      csr_io_counters_0_inc_REG <= _csr_io_counters_0_eventSel[8] & _rob_io_com_xcpt_valid;	// @[Events.scala:40:44, core.scala:139:32, :244:68, :267:19, :276:50]
    if ((&(_csr_io_counters_1_eventSel[1:0])) | _csr_io_counters_1_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, core.scala:267:19, package.scala:33:{76,86}]
      csr_io_counters_1_inc_REG <= |(_csr_io_counters_1_eventSel[13:8] & _GEN_3);	// @[Events.scala:40:44, core.scala:260:{68,76}, :267:19, :276:50]
    else if (_csr_io_counters_1_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, core.scala:267:19, :647:52, package.scala:33:86]
      csr_io_counters_1_inc_REG <= _csr_io_counters_1_eventSel[9] & _rob_io_flush_valid;	// @[Events.scala:40:44, core.scala:139:32, :250:68, :267:19, :276:50]
    else	// @[package.scala:33:86]
      csr_io_counters_1_inc_REG <= _csr_io_counters_1_eventSel[8] & _rob_io_com_xcpt_valid;	// @[Events.scala:40:44, core.scala:139:32, :244:68, :267:19, :276:50]
    if ((&(_csr_io_counters_2_eventSel[1:0])) | _csr_io_counters_2_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, core.scala:267:19, package.scala:33:{76,86}]
      csr_io_counters_2_inc_REG <= |(_csr_io_counters_2_eventSel[13:8] & _GEN_3);	// @[Events.scala:40:44, core.scala:260:{68,76}, :267:19, :276:50]
    else if (_csr_io_counters_2_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, core.scala:267:19, :647:52, package.scala:33:86]
      csr_io_counters_2_inc_REG <= _csr_io_counters_2_eventSel[9] & _rob_io_flush_valid;	// @[Events.scala:40:44, core.scala:139:32, :250:68, :267:19, :276:50]
    else	// @[package.scala:33:86]
      csr_io_counters_2_inc_REG <= _csr_io_counters_2_eventSel[8] & _rob_io_com_xcpt_valid;	// @[Events.scala:40:44, core.scala:139:32, :244:68, :267:19, :276:50]
    if ((&(_csr_io_counters_3_eventSel[1:0])) | _csr_io_counters_3_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, core.scala:267:19, package.scala:33:{76,86}]
      csr_io_counters_3_inc_REG <= |(_csr_io_counters_3_eventSel[13:8] & _GEN_3);	// @[Events.scala:40:44, core.scala:260:{68,76}, :267:19, :276:50]
    else if (_csr_io_counters_3_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, core.scala:267:19, :647:52, package.scala:33:86]
      csr_io_counters_3_inc_REG <= _csr_io_counters_3_eventSel[9] & _rob_io_flush_valid;	// @[Events.scala:40:44, core.scala:139:32, :250:68, :267:19, :276:50]
    else	// @[package.scala:33:86]
      csr_io_counters_3_inc_REG <= _csr_io_counters_3_eventSel[8] & _rob_io_com_xcpt_valid;	// @[Events.scala:40:44, core.scala:139:32, :244:68, :267:19, :276:50]
    if ((&(_csr_io_counters_4_eventSel[1:0])) | _csr_io_counters_4_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, core.scala:267:19, package.scala:33:{76,86}]
      csr_io_counters_4_inc_REG <= |(_csr_io_counters_4_eventSel[13:8] & _GEN_3);	// @[Events.scala:40:44, core.scala:260:{68,76}, :267:19, :276:50]
    else if (_csr_io_counters_4_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, core.scala:267:19, :647:52, package.scala:33:86]
      csr_io_counters_4_inc_REG <= _csr_io_counters_4_eventSel[9] & _rob_io_flush_valid;	// @[Events.scala:40:44, core.scala:139:32, :250:68, :267:19, :276:50]
    else	// @[package.scala:33:86]
      csr_io_counters_4_inc_REG <= _csr_io_counters_4_eventSel[8] & _rob_io_com_xcpt_valid;	// @[Events.scala:40:44, core.scala:139:32, :244:68, :267:19, :276:50]
    if ((&(_csr_io_counters_5_eventSel[1:0])) | _csr_io_counters_5_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, core.scala:267:19, package.scala:33:{76,86}]
      csr_io_counters_5_inc_REG <= |(_csr_io_counters_5_eventSel[13:8] & _GEN_3);	// @[Events.scala:40:44, core.scala:260:{68,76}, :267:19, :276:50]
    else if (_csr_io_counters_5_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, core.scala:267:19, :647:52, package.scala:33:86]
      csr_io_counters_5_inc_REG <= _csr_io_counters_5_eventSel[9] & _rob_io_flush_valid;	// @[Events.scala:40:44, core.scala:139:32, :250:68, :267:19, :276:50]
    else	// @[package.scala:33:86]
      csr_io_counters_5_inc_REG <= _csr_io_counters_5_eventSel[8] & _rob_io_com_xcpt_valid;	// @[Events.scala:40:44, core.scala:139:32, :244:68, :267:19, :276:50]
    debug_brs_0 <= debug_brs_0 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_0_T & _rob_io_commit_uops_0_is_br} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_0_T_3 & _rob_io_commit_uops_1_is_br}};	// @[Bitwise.scala:51:90, core.scala:139:32, :283:26, :288:34, :290:{41,50}]
    debug_brs_1 <= debug_brs_1 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_1_T & _rob_io_commit_uops_0_is_br} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_1_T_3 & _rob_io_commit_uops_1_is_br}};	// @[Bitwise.scala:51:90, core.scala:139:32, :283:26, :288:34, :290:{41,50}]
    debug_brs_2 <= debug_brs_2 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_2_T & _rob_io_commit_uops_0_is_br} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_2_T_3 & _rob_io_commit_uops_1_is_br}};	// @[Bitwise.scala:51:90, core.scala:139:32, :283:26, :288:34, :290:{41,50}]
    debug_brs_3 <= debug_brs_3 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & (&_rob_io_commit_uops_0_debug_fsrc) & _rob_io_commit_uops_0_is_br} + {1'h0, _rob_io_commit_arch_valids_1 & (&_rob_io_commit_uops_1_debug_fsrc) & _rob_io_commit_uops_1_is_br}};	// @[Bitwise.scala:51:90, core.scala:139:32, :283:26, :288:34, :290:{41,50}]
    debug_jals_0 <= debug_jals_0 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_0_T & _rob_io_commit_uops_0_is_jal} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_0_T_3 & _rob_io_commit_uops_1_is_jal}};	// @[Bitwise.scala:51:90, core.scala:139:32, :284:26, :288:34, :290:41, :293:36, :295:50]
    debug_jals_1 <= debug_jals_1 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_1_T & _rob_io_commit_uops_0_is_jal} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_1_T_3 & _rob_io_commit_uops_1_is_jal}};	// @[Bitwise.scala:51:90, core.scala:139:32, :284:26, :288:34, :290:41, :293:36, :295:50]
    debug_jals_2 <= debug_jals_2 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_2_T & _rob_io_commit_uops_0_is_jal} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_2_T_3 & _rob_io_commit_uops_1_is_jal}};	// @[Bitwise.scala:51:90, core.scala:139:32, :284:26, :288:34, :290:41, :293:36, :295:50]
    debug_jals_3 <= debug_jals_3 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & (&_rob_io_commit_uops_0_debug_fsrc) & _rob_io_commit_uops_0_is_jal} + {1'h0, _rob_io_commit_arch_valids_1 & (&_rob_io_commit_uops_1_debug_fsrc) & _rob_io_commit_uops_1_is_jal}};	// @[Bitwise.scala:51:90, core.scala:139:32, :284:26, :288:34, :290:41, :293:36, :295:50]
    debug_jalrs_0 <= debug_jalrs_0 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_0_T & _rob_io_commit_uops_0_is_jalr} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_0_T_3 & _rob_io_commit_uops_1_is_jalr}};	// @[Bitwise.scala:51:90, core.scala:139:32, :285:26, :288:34, :290:41, :298:38, :300:50]
    debug_jalrs_1 <= debug_jalrs_1 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_1_T & _rob_io_commit_uops_0_is_jalr} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_1_T_3 & _rob_io_commit_uops_1_is_jalr}};	// @[Bitwise.scala:51:90, core.scala:139:32, :285:26, :288:34, :290:41, :298:38, :300:50]
    debug_jalrs_2 <= debug_jalrs_2 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & _debug_jalrs_2_T & _rob_io_commit_uops_0_is_jalr} + {1'h0, _rob_io_commit_arch_valids_1 & _debug_jalrs_2_T_3 & _rob_io_commit_uops_1_is_jalr}};	// @[Bitwise.scala:51:90, core.scala:139:32, :285:26, :288:34, :290:41, :298:38, :300:50]
    debug_jalrs_3 <= debug_jalrs_3 + {62'h0, {1'h0, _rob_io_commit_arch_valids_0 & (&_rob_io_commit_uops_0_debug_fsrc) & _rob_io_commit_uops_0_is_jalr} + {1'h0, _rob_io_commit_arch_valids_1 & (&_rob_io_commit_uops_1_debug_fsrc) & _rob_io_commit_uops_1_is_jalr}};	// @[Bitwise.scala:51:90, core.scala:139:32, :285:26, :288:34, :290:41, :298:38, :300:50]
    io_ifu_flush_icache_REG <= dec_valids_0 & _decode_units_0_io_deq_uop_is_jalr & _csr_io_status_debug;	// @[core.scala:97:79, :267:19, :382:{13,51}, :501:97]
    io_ifu_flush_icache_REG_1 <= dec_valids_1 & _decode_units_1_io_deq_uop_is_jalr & _csr_io_status_debug;	// @[core.scala:97:79, :267:19, :382:{13,51}, :501:97]
    REG <= _rob_io_flush_valid;	// @[core.scala:139:32, :394:16]
    flush_typ <= _rob_io_flush_bits_flush_typ;	// @[core.scala:139:32, :397:28]
    io_ifu_redirect_pc_REG <= _csr_io_evec;	// @[core.scala:267:19, :405:49]
    io_ifu_redirect_pc_REG_1 <= io_ifu_redirect_pc_REG;	// @[core.scala:405:{41,49}]
    flush_pc_REG <= _rob_io_flush_bits_pc_lob;	// @[core.scala:139:32, :409:32]
    flush_pc_REG_1 <= _rob_io_flush_bits_edge_inst;	// @[core.scala:139:32, :410:36]
    flush_pc_next_REG <= _rob_io_flush_bits_is_rvc;	// @[core.scala:139:32, :411:49]
    io_ifu_redirect_ftq_idx_REG <= _rob_io_flush_bits_ftq_idx;	// @[core.scala:139:32, :416:39]
    REG_1 <= _rob_io_flush_valid;	// @[core.scala:139:32, :417:50]
    io_ifu_sfence_REG_valid <= _mem_units_0_io_lsu_io_req_bits_sfence_valid;	// @[core.scala:469:31, execution-units.scala:108:30]
    io_ifu_sfence_REG_bits_rs1 <= _mem_units_0_io_lsu_io_req_bits_sfence_bits_rs1;	// @[core.scala:469:31, execution-units.scala:108:30]
    io_ifu_sfence_REG_bits_rs2 <= _mem_units_0_io_lsu_io_req_bits_sfence_bits_rs2;	// @[core.scala:469:31, execution-units.scala:108:30]
    io_ifu_sfence_REG_bits_addr <= _mem_units_0_io_lsu_io_req_bits_sfence_bits_addr;	// @[core.scala:469:31, execution-units.scala:108:30]
    jmp_pc_req_valid_REG <= _int_issue_unit_io_iss_valids_0 & _int_issue_unit_io_iss_uops_0_fu_code == 10'h2;	// @[core.scala:106:32, :532:{30,56,90}]
    jmp_pc_req_bits_REG <= _int_issue_unit_io_iss_uops_0_ftq_idx;	// @[core.scala:106:32, :533:30]
    dec_brmask_logic_io_flush_pipeline_REG <= _rob_io_flush_valid;	// @[core.scala:139:32, :590:48]
    REG_3 <= (dis_fire_0 | dis_fire_1) & (dis_fire_0 ? _rename_stage_io_ren2_uops_0_is_sys_pc2epc : _rename_stage_io_ren2_uops_1_is_sys_pc2epc);	// @[core.scala:99:32, :707:62, :731:{16,34,39}]
    if (_rename_stage_io_ren2_mask_0)	// @[core.scala:99:32]
      io_ifu_commit_bits_REG <= _rename_stage_io_ren2_uops_0_ftq_idx;	// @[core.scala:99:32, :733:35]
    else	// @[core.scala:99:32]
      io_ifu_commit_bits_REG <= _rename_stage_io_ren2_uops_1_ftq_idx;	// @[core.scala:99:32, :733:35]
    pause_mem_REG <= loads_saturating;	// @[core.scala:901:57, :905:26]
    REG_4 <= {5'h1F, ~(_int_issue_unit_io_iss_valids_0 & _int_issue_unit_io_iss_uops_0_fu_code[4]), 4'hF};	// @[core.scala:106:32, :905:73, :917:47, :918:{38,39,43}, micro-op.scala:154:40, package.scala:16:47]
    REG_5 <= {5'h1F, ~(_int_issue_unit_io_iss_valids_1 & _int_issue_unit_io_iss_uops_1_fu_code[4]), 4'hF};	// @[core.scala:106:32, :905:73, :917:47, :918:{38,39,43}, micro-op.scala:154:40, package.scala:16:47]
    mem_issue_unit_io_flush_pipeline_REG <= _rob_io_flush_valid;	// @[core.scala:139:32, :939:49]
    int_issue_unit_io_flush_pipeline_REG <= _rob_io_flush_valid;	// @[core.scala:139:32, :939:49]
    iregister_read_io_kill_REG <= _rob_io_flush_valid;	// @[core.scala:139:32, :980:38]
    csr_io_retire_REG <= _GEN_4 + _GEN_5;	// @[Bitwise.scala:51:90, core.scala:1003:30]
    csr_io_exception_REG <= _rob_io_com_xcpt_valid;	// @[core.scala:139:32, :1004:30]
    csr_io_pc_REG <= _rob_io_com_xcpt_bits_pc_lob;	// @[core.scala:139:32, :1008:31]
    csr_io_pc_REG_1 <= _rob_io_com_xcpt_bits_edge_inst;	// @[core.scala:139:32, :1009:35]
    csr_io_cause_REG <= _rob_io_com_xcpt_bits_cause;	// @[core.scala:139:32, :1011:30]
    csr_io_tval_REG <= {_rob_io_com_xcpt_bits_badvaddr[63:39] == 25'h0 | (&(_rob_io_com_xcpt_bits_badvaddr[63:39])) ? _rob_io_com_xcpt_bits_badvaddr[39] : ~(_rob_io_com_xcpt_bits_badvaddr[38]), _rob_io_com_xcpt_bits_badvaddr[38:0]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, core.scala:139:32, :1028:12, :1037:25, :1038:{20,23,31,36,48,61,64}, :1039:18]
    io_lsu_exception_REG <= _rob_io_flush_valid;	// @[core.scala:139:32, :1112:30]
    REG_6 <= _rob_io_flush_valid;	// @[core.scala:139:32, :1294:45]
    alu_exe_unit_io_req_bits_kill_REG <= _rob_io_flush_valid;	// @[core.scala:139:32, :1298:45]
    alu_exe_unit_io_req_bits_kill_REG_1 <= _rob_io_flush_valid;	// @[core.scala:139:32, :1298:45]
    io_trace_insns_0_valid_REG <= _rob_io_commit_arch_valids_0;	// @[core.scala:139:32, :1438:46]
    iaddr_REG <= _rob_io_commit_uops_0_pc_lob;	// @[core.scala:139:32, :1443:29]
    iaddr_REG_1 <= _rob_io_commit_uops_0_edge_inst;	// @[core.scala:139:32, :1444:33]
    io_trace_insns_0_insn_REG_is_rvc <= _rob_io_commit_uops_0_is_rvc;	// @[core.scala:139:32, :1457:54]
    if (_rob_io_commit_uops_0_dst_rtype == 2'h0 & (|_rob_io_commit_uops_0_ldst) | _rob_io_commit_uops_0_dst_rtype == 2'h1)	// @[core.scala:139:32, :647:52, :1452:{28,39,51,60,78}]
      io_trace_insns_0_wdata_REG <= _rob_io_commit_debug_wdata_0;	// @[core.scala:139:32, :1458:49]
    else	// @[core.scala:1452:60]
      io_trace_insns_0_wdata_REG <= 64'h0;	// @[core.scala:1458:49]
    io_trace_insns_0_priv_REG <= _csr_io_status_debug;	// @[core.scala:267:19, :1472:58]
    io_trace_insns_0_priv_REG_1 <= {io_trace_insns_0_priv_REG, _csr_io_status_prv};	// @[Cat.scala:33:92, core.scala:267:19, :1472:{46,58}]
    io_trace_insns_0_exception_REG <= _rob_io_com_xcpt_valid & ~(_rob_io_com_xcpt_bits_cause[63]);	// @[core.scala:139:32, :1474:{46,69,72,99}]
    io_trace_insns_0_interrupt_REG <= _rob_io_com_xcpt_valid & _rob_io_com_xcpt_bits_cause[63];	// @[core.scala:139:32, :1474:99, :1475:{46,69}]
    io_trace_insns_0_cause_REG <= _rob_io_com_xcpt_bits_cause;	// @[core.scala:139:32, :1476:46]
    if (tval_valid) begin	// @[core.scala:1014:37]
      io_trace_insns_0_tval_REG <= csr_io_tval_REG;	// @[core.scala:1028:12, :1477:46]
      io_trace_insns_1_tval_REG <= csr_io_tval_REG;	// @[core.scala:1028:12, :1477:46]
    end
    else begin	// @[core.scala:1014:37]
      io_trace_insns_0_tval_REG <= 40'h0;	// @[core.scala:1477:46]
      io_trace_insns_1_tval_REG <= 40'h0;	// @[core.scala:1477:46]
    end
    io_trace_insns_1_valid_REG <= _rob_io_commit_arch_valids_1;	// @[core.scala:139:32, :1438:46]
    iaddr_REG_2 <= _rob_io_commit_uops_1_pc_lob;	// @[core.scala:139:32, :1443:29]
    iaddr_REG_3 <= _rob_io_commit_uops_1_edge_inst;	// @[core.scala:139:32, :1444:33]
    io_trace_insns_1_insn_REG_is_rvc <= _rob_io_commit_uops_1_is_rvc;	// @[core.scala:139:32, :1457:54]
    if (_rob_io_commit_uops_1_dst_rtype == 2'h0 & (|_rob_io_commit_uops_1_ldst) | _rob_io_commit_uops_1_dst_rtype == 2'h1)	// @[core.scala:139:32, :647:52, :1452:{28,39,51,60,78}]
      io_trace_insns_1_wdata_REG <= _rob_io_commit_debug_wdata_1;	// @[core.scala:139:32, :1458:49]
    else	// @[core.scala:1452:60]
      io_trace_insns_1_wdata_REG <= 64'h0;	// @[core.scala:1458:49]
    io_trace_insns_1_priv_REG <= _csr_io_status_debug;	// @[core.scala:267:19, :1472:58]
    io_trace_insns_1_priv_REG_1 <= {io_trace_insns_1_priv_REG, _csr_io_status_prv};	// @[Cat.scala:33:92, core.scala:267:19, :1472:{46,58}]
    io_trace_insns_1_cause_REG <= _rob_io_com_xcpt_bits_cause;	// @[core.scala:139:32, :1476:46]
    if (reset) begin
      debug_tsc_reg <= 64'h0;	// @[core.scala:281:30]
      debug_irt_reg <= 64'h0;	// @[core.scala:282:30]
      dec_finished_mask <= 2'h0;	// @[core.scala:489:34]
      saturating_loads_counter <= 5'h0;	// @[core.scala:902:41]
      small_0 <= 5'h0;	// @[Counters.scala:45:41]
      large_0 <= 27'h0;	// @[Counters.scala:50:31]
    end
    else begin
      debug_tsc_reg <= debug_tsc_reg + 64'h1;	// @[core.scala:281:30, :309:34, package.scala:16:47]
      debug_irt_reg <= debug_irt_reg + {62'h0, _GEN_4 + _GEN_5};	// @[Bitwise.scala:51:90, core.scala:282:30, :288:34, :310:34]
      if (dec_ready | _io_ifu_redirect_flush_output)	// @[core.scala:394:38, :396:27, :417:72, :428:29, :453:78, :575:58, :580:19]
        dec_finished_mask <= 2'h0;	// @[core.scala:489:34]
      else	// @[core.scala:580:19]
        dec_finished_mask <= {dec_ready, dec_fire_0} | dec_finished_mask;	// @[core.scala:489:34, :575:58, :583:{35,42}]
      if (loads_saturating)	// @[core.scala:901:57]
        saturating_loads_counter <= saturating_loads_counter + 5'h1;	// @[core.scala:902:41, :903:82, util.scala:203:14]
      else	// @[core.scala:901:57]
        saturating_loads_counter <= 5'h0;	// @[core.scala:902:41]
      if ((|{_rob_io_commit_valids_1, _rob_io_commit_valids_0}) | _csr_io_csr_stall | reset) begin	// @[core.scala:139:32, :267:19, :1312:{30,37}, :1314:22]
        small_0 <= 5'h0;	// @[Counters.scala:45:41]
        large_0 <= 27'h0;	// @[Counters.scala:50:31]
      end
      else begin	// @[core.scala:1314:22]
        small_0 <= nextSmall[4:0];	// @[Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall[5])	// @[Counters.scala:46:33, :51:20]
          large_0 <= large_0 + 27'h1;	// @[Counters.scala:50:31, :51:55]
      end
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[core.scala:220:10]
      if (~reset & ((|b1_mispredict_mask) | b2_mispredict) & _rob_io_commit_rollback) begin	// @[core.scala:139:32, :186:18, :196:93, :220:{10,42,50}]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:220:10]
          $error("Assertion failed: Can't have a mispredict during rollback.\n    at core.scala:220 assert (!((brupdate.b1.mispredict_mask =/= 0.U || brupdate.b2.mispredict)\n");	// @[core.scala:220:10]
        if (`STOP_COND_)	// @[core.scala:220:10]
          $fatal;	// @[core.scala:220:10]
      end
      if (~reset & _T_16 & _rob_io_com_xcpt_valid) begin	// @[core.scala:139:32, :459:55, :464:9]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:464:9]
          $error("Assertion failed: ROB can't commit and except in same cycle!\n    at core.scala:464 assert(!(rob.io.commit.valids.reduce(_|_) && rob.io.com_xcpt.valid),\n");	// @[core.scala:464:9]
        if (`STOP_COND_)	// @[core.scala:464:9]
          $fatal;	// @[core.scala:464:9]
      end
      if (~reset & _jmp_unit_io_iresp_valid & _rob_io_debug_wb_valids_1_T & (|_jmp_unit_io_iresp_bits_uop_dst_rtype)) begin	// @[core.scala:813:{13,78}, execution-units.scala:119:32, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:813:13]
          $error("Assertion failed\n    at core.scala:813 assert(!(resp.valid && resp.bits.uop.rf_wen && resp.bits.uop.dst_rtype =/= RT_FIX))\n");	// @[core.scala:813:13]
        if (`STOP_COND_)	// @[core.scala:813:13]
          $fatal;	// @[core.scala:813:13]
      end
      if (~reset & _csr_exe_unit_io_iresp_valid & _rob_io_debug_wb_valids_2_T & (|_csr_exe_unit_io_iresp_bits_uop_dst_rtype)) begin	// @[core.scala:813:{13,78}, execution-units.scala:119:32, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:813:13]
          $error("Assertion failed\n    at core.scala:813 assert(!(resp.valid && resp.bits.uop.rf_wen && resp.bits.uop.dst_rtype =/= RT_FIX))\n");	// @[core.scala:813:13]
        if (`STOP_COND_)	// @[core.scala:813:13]
          $fatal;	// @[core.scala:813:13]
      end
      if (~reset & _jmp_unit_io_iresp_valid & _rob_io_debug_wb_valids_1_T & _jmp_unit_io_iresp_bits_uop_dst_rtype == 2'h1) begin	// @[core.scala:647:52, :1148:77, :1160:14, execution-units.scala:119:32, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1160:14]
          $error("Assertion failed: [fppipeline] An FP writeback is being attempted to the Int Regfile.\n    at core.scala:1160 assert (!wbIsValid(RT_FLT), \"[fppipeline] An FP writeback is being attempted to the Int Regfile.\")\n");	// @[core.scala:1160:14]
        if (`STOP_COND_)	// @[core.scala:1160:14]
          $fatal;	// @[core.scala:1160:14]
      end
      if (~reset & _jmp_unit_io_iresp_valid & ~_rob_io_debug_wb_valids_1_T & _rob_io_debug_wb_valids_1_T_2) begin	// @[core.scala:828:57, :1162:14, :1163:9, execution-units.scala:119:32, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1162:14]
          $error("Assertion failed: [fppipeline] An Int writeback is being attempted with rf_wen disabled.\n    at core.scala:1162 assert (!(wbresp.valid &&\n");	// @[core.scala:1162:14]
        if (`STOP_COND_)	// @[core.scala:1162:14]
          $fatal;	// @[core.scala:1162:14]
      end
      if (~reset & _jmp_unit_io_iresp_valid & _rob_io_debug_wb_valids_1_T & (|_jmp_unit_io_iresp_bits_uop_dst_rtype)) begin	// @[core.scala:813:78, :1167:14, execution-units.scala:119:32, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1167:14]
          $error("Assertion failed: [fppipeline] writeback being attempted to Int RF with dst != Int type exe_units(1).iresp\n    at core.scala:1167 assert (!(wbresp.valid &&\n");	// @[core.scala:1167:14]
        if (`STOP_COND_)	// @[core.scala:1167:14]
          $fatal;	// @[core.scala:1167:14]
      end
      if (~reset & _csr_exe_unit_io_iresp_valid & _rob_io_debug_wb_valids_2_T & _csr_exe_unit_io_iresp_bits_uop_dst_rtype == 2'h1) begin	// @[core.scala:647:52, :1148:77, :1160:14, execution-units.scala:119:32, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1160:14]
          $error("Assertion failed: [fppipeline] An FP writeback is being attempted to the Int Regfile.\n    at core.scala:1160 assert (!wbIsValid(RT_FLT), \"[fppipeline] An FP writeback is being attempted to the Int Regfile.\")\n");	// @[core.scala:1160:14]
        if (`STOP_COND_)	// @[core.scala:1160:14]
          $fatal;	// @[core.scala:1160:14]
      end
      if (~reset & _csr_exe_unit_io_iresp_valid & ~_rob_io_debug_wb_valids_2_T & _rob_io_debug_wb_valids_2_T_2) begin	// @[core.scala:828:57, :1162:14, :1163:9, execution-units.scala:119:32, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1162:14]
          $error("Assertion failed: [fppipeline] An Int writeback is being attempted with rf_wen disabled.\n    at core.scala:1162 assert (!(wbresp.valid &&\n");	// @[core.scala:1162:14]
        if (`STOP_COND_)	// @[core.scala:1162:14]
          $fatal;	// @[core.scala:1162:14]
      end
      if (~reset & _csr_exe_unit_io_iresp_valid & _rob_io_debug_wb_valids_2_T & (|_csr_exe_unit_io_iresp_bits_uop_dst_rtype)) begin	// @[core.scala:813:78, :1167:14, execution-units.scala:119:32, micro-op.scala:149:36]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1167:14]
          $error("Assertion failed: [fppipeline] writeback being attempted to Int RF with dst != Int type exe_units(2).iresp\n    at core.scala:1167 assert (!(wbresp.valid &&\n");	// @[core.scala:1167:14]
        if (`STOP_COND_)	// @[core.scala:1167:14]
          $fatal;	// @[core.scala:1167:14]
      end
      if (~reset & _fp_pipeline_io_wakeups_0_valid & _fp_pipeline_io_wakeups_0_bits_uop_dst_rtype != 2'h1) begin	// @[core.scala:76:37, :647:52, :1254:{14,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1254:14]
          $error("Assertion failed: [core] FP wakeup does not write back to a FP register.\n    at core.scala:1254 assert (!(wakeup.valid && wakeup.bits.uop.dst_rtype =/= RT_FLT),\n");	// @[core.scala:1254:14]
        if (`STOP_COND_)	// @[core.scala:1254:14]
          $fatal;	// @[core.scala:1254:14]
      end
      if (~reset & _fp_pipeline_io_wakeups_0_valid & ~_fp_pipeline_io_wakeups_0_bits_uop_fp_val) begin	// @[core.scala:76:37, :1257:{14,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1257:14]
          $error("Assertion failed: [core] FP wakeup does not involve an FP instruction.\n    at core.scala:1257 assert (!(wakeup.valid && !wakeup.bits.uop.fp_val),\n");	// @[core.scala:1257:14]
        if (`STOP_COND_)	// @[core.scala:1257:14]
          $fatal;	// @[core.scala:1257:14]
      end
      if (~reset & _fp_pipeline_io_wakeups_1_valid & _fp_pipeline_io_wakeups_1_bits_uop_dst_rtype != 2'h1) begin	// @[core.scala:76:37, :647:52, :1254:{14,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1254:14]
          $error("Assertion failed: [core] FP wakeup does not write back to a FP register.\n    at core.scala:1254 assert (!(wakeup.valid && wakeup.bits.uop.dst_rtype =/= RT_FLT),\n");	// @[core.scala:1254:14]
        if (`STOP_COND_)	// @[core.scala:1254:14]
          $fatal;	// @[core.scala:1254:14]
      end
      if (~reset & _fp_pipeline_io_wakeups_1_valid & ~_fp_pipeline_io_wakeups_1_bits_uop_fp_val) begin	// @[core.scala:76:37, :1257:{14,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1257:14]
          $error("Assertion failed: [core] FP wakeup does not involve an FP instruction.\n    at core.scala:1257 assert (!(wakeup.valid && !wakeup.bits.uop.fp_val),\n");	// @[core.scala:1257:14]
        if (`STOP_COND_)	// @[core.scala:1257:14]
          $fatal;	// @[core.scala:1257:14]
      end
      if (~reset & _csr_io_singleStep) begin	// @[core.scala:267:19, :1285:10]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1285:10]
          $error("Assertion failed: [core] single-step is unsupported.\n    at core.scala:1285 assert (!(csr.io.singleStep), \"[core] single-step is unsupported.\")\n");	// @[core.scala:1285:10]
        if (`STOP_COND_)	// @[core.scala:1285:10]
          $fatal;	// @[core.scala:1285:10]
      end
      if (~reset & _rob_io_com_xcpt_valid & ~_rob_io_flush_valid) begin	// @[core.scala:139:32, :193:37, :1301:10]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1301:10]
          $error("Assertion failed: [core] exception occurred, but pipeline flush signal not set!\n    at core.scala:1301 assert (!(rob.io.com_xcpt.valid && !rob.io.flush.valid),\n");	// @[core.scala:1301:10]
        if (`STOP_COND_)	// @[core.scala:1301:10]
          $fatal;	// @[core.scala:1301:10]
      end
      if (~reset & large_0[8]) begin	// @[Counters.scala:50:31, core.scala:1318:{10,30}]
        if (`ASSERT_VERBOSE_COND_)	// @[core.scala:1318:10]
          $error("Assertion failed: Pipeline has hung.\n    at core.scala:1318 assert (!(idle_cycles.value(13)), \"Pipeline has hung.\")\n");	// @[core.scala:1318:10]
        if (`STOP_COND_)	// @[core.scala:1318:10]
          $fatal;	// @[core.scala:1318:10]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    logic [31:0] _RANDOM_100;
    logic [31:0] _RANDOM_101;
    logic [31:0] _RANDOM_102;
    logic [31:0] _RANDOM_103;
    logic [31:0] _RANDOM_104;
    logic [31:0] _RANDOM_105;
    logic [31:0] _RANDOM_106;
    logic [31:0] _RANDOM_107;
    logic [31:0] _RANDOM_108;
    logic [31:0] _RANDOM_109;
    logic [31:0] _RANDOM_110;
    logic [31:0] _RANDOM_111;
    logic [31:0] _RANDOM_112;
    logic [31:0] _RANDOM_113;
    logic [31:0] _RANDOM_114;
    logic [31:0] _RANDOM_115;
    logic [31:0] _RANDOM_116;
    logic [31:0] _RANDOM_117;
    logic [31:0] _RANDOM_118;
    logic [31:0] _RANDOM_119;
    logic [31:0] _RANDOM_120;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        _RANDOM_100 = `RANDOM;
        _RANDOM_101 = `RANDOM;
        _RANDOM_102 = `RANDOM;
        _RANDOM_103 = `RANDOM;
        _RANDOM_104 = `RANDOM;
        _RANDOM_105 = `RANDOM;
        _RANDOM_106 = `RANDOM;
        _RANDOM_107 = `RANDOM;
        _RANDOM_108 = `RANDOM;
        _RANDOM_109 = `RANDOM;
        _RANDOM_110 = `RANDOM;
        _RANDOM_111 = `RANDOM;
        _RANDOM_112 = `RANDOM;
        _RANDOM_113 = `RANDOM;
        _RANDOM_114 = `RANDOM;
        _RANDOM_115 = `RANDOM;
        _RANDOM_116 = `RANDOM;
        _RANDOM_117 = `RANDOM;
        _RANDOM_118 = `RANDOM;
        _RANDOM_119 = `RANDOM;
        _RANDOM_120 = `RANDOM;
        brinfos_0_uop_is_rvc = _RANDOM_2[7];	// @[core.scala:178:20]
        brinfos_0_uop_br_mask = {_RANDOM_4[31:28], _RANDOM_5[7:0]};	// @[core.scala:178:20]
        brinfos_0_uop_br_tag = _RANDOM_5[11:8];	// @[core.scala:178:20]
        brinfos_0_uop_ftq_idx = _RANDOM_5[16:12];	// @[core.scala:178:20]
        brinfos_0_uop_edge_inst = _RANDOM_5[17];	// @[core.scala:178:20]
        brinfos_0_uop_pc_lob = _RANDOM_5[23:18];	// @[core.scala:178:20]
        brinfos_0_uop_rob_idx = _RANDOM_6[30:25];	// @[core.scala:178:20]
        brinfos_0_uop_ldq_idx = {_RANDOM_6[31], _RANDOM_7[2:0]};	// @[core.scala:178:20]
        brinfos_0_uop_stq_idx = _RANDOM_7[6:3];	// @[core.scala:178:20]
        brinfos_0_valid = _RANDOM_12[19];	// @[core.scala:178:20]
        brinfos_0_mispredict = _RANDOM_12[20];	// @[core.scala:178:20]
        brinfos_0_taken = _RANDOM_12[21];	// @[core.scala:178:20]
        brinfos_0_cfi_type = _RANDOM_12[24:22];	// @[core.scala:178:20]
        brinfos_0_pc_sel = _RANDOM_12[26:25];	// @[core.scala:178:20]
        brinfos_0_target_offset = _RANDOM_14[23:3];	// @[core.scala:178:20]
        brinfos_1_uop_is_rvc = _RANDOM_16[31];	// @[core.scala:178:20]
        brinfos_1_uop_br_mask = _RANDOM_19[31:20];	// @[core.scala:178:20]
        brinfos_1_uop_br_tag = _RANDOM_20[3:0];	// @[core.scala:178:20]
        brinfos_1_uop_ftq_idx = _RANDOM_20[8:4];	// @[core.scala:178:20]
        brinfos_1_uop_edge_inst = _RANDOM_20[9];	// @[core.scala:178:20]
        brinfos_1_uop_pc_lob = _RANDOM_20[15:10];	// @[core.scala:178:20]
        brinfos_1_uop_rob_idx = _RANDOM_21[22:17];	// @[core.scala:178:20]
        brinfos_1_uop_ldq_idx = _RANDOM_21[26:23];	// @[core.scala:178:20]
        brinfos_1_uop_stq_idx = _RANDOM_21[30:27];	// @[core.scala:178:20]
        brinfos_1_valid = _RANDOM_27[11];	// @[core.scala:178:20]
        brinfos_1_mispredict = _RANDOM_27[12];	// @[core.scala:178:20]
        brinfos_1_taken = _RANDOM_27[13];	// @[core.scala:178:20]
        brinfos_1_cfi_type = _RANDOM_27[16:14];	// @[core.scala:178:20]
        brinfos_1_pc_sel = _RANDOM_27[18:17];	// @[core.scala:178:20]
        brinfos_1_target_offset = {_RANDOM_28[31:27], _RANDOM_29[15:0]};	// @[core.scala:178:20]
        b2_uop_is_rvc = _RANDOM_31[23];	// @[core.scala:186:18]
        b2_uop_br_mask = _RANDOM_34[23:12];	// @[core.scala:186:18]
        b2_uop_br_tag = _RANDOM_34[27:24];	// @[core.scala:186:18]
        b2_uop_ftq_idx = {_RANDOM_34[31:28], _RANDOM_35[0]};	// @[core.scala:186:18]
        b2_uop_edge_inst = _RANDOM_35[1];	// @[core.scala:186:18]
        b2_uop_pc_lob = _RANDOM_35[7:2];	// @[core.scala:186:18]
        b2_uop_rob_idx = _RANDOM_36[14:9];	// @[core.scala:186:18]
        b2_uop_ldq_idx = _RANDOM_36[18:15];	// @[core.scala:186:18]
        b2_uop_stq_idx = _RANDOM_36[22:19];	// @[core.scala:186:18]
        b2_mispredict = _RANDOM_42[4];	// @[core.scala:186:18]
        b2_taken = _RANDOM_42[5];	// @[core.scala:186:18]
        b2_cfi_type = _RANDOM_42[8:6];	// @[core.scala:186:18]
        b2_pc_sel = _RANDOM_42[10:9];	// @[core.scala:186:18]
        b2_jalr_target = {_RANDOM_42[31:11], _RANDOM_43[18:0]};	// @[core.scala:186:18]
        b2_target_offset = {_RANDOM_43[31:19], _RANDOM_44[7:0]};	// @[core.scala:186:18]
        b2_jalr_target_REG = {_RANDOM_44[31:8], _RANDOM_45[15:0]};	// @[core.scala:186:18, :214:28]
        csr_io_counters_0_inc_REG = _RANDOM_45[16];	// @[core.scala:214:28, :276:50]
        csr_io_counters_1_inc_REG = _RANDOM_45[17];	// @[core.scala:214:28, :276:50]
        csr_io_counters_2_inc_REG = _RANDOM_45[18];	// @[core.scala:214:28, :276:50]
        csr_io_counters_3_inc_REG = _RANDOM_45[19];	// @[core.scala:214:28, :276:50]
        csr_io_counters_4_inc_REG = _RANDOM_45[20];	// @[core.scala:214:28, :276:50]
        csr_io_counters_5_inc_REG = _RANDOM_45[21];	// @[core.scala:214:28, :276:50]
        debug_tsc_reg = {_RANDOM_45[31:22], _RANDOM_46, _RANDOM_47[21:0]};	// @[core.scala:214:28, :281:30]
        debug_irt_reg = {_RANDOM_47[31:22], _RANDOM_48, _RANDOM_49[21:0]};	// @[core.scala:281:30, :282:30]
        debug_brs_0 = {_RANDOM_49[31:22], _RANDOM_50, _RANDOM_51[21:0]};	// @[core.scala:282:30, :283:26]
        debug_brs_1 = {_RANDOM_51[31:22], _RANDOM_52, _RANDOM_53[21:0]};	// @[core.scala:283:26]
        debug_brs_2 = {_RANDOM_53[31:22], _RANDOM_54, _RANDOM_55[21:0]};	// @[core.scala:283:26]
        debug_brs_3 = {_RANDOM_55[31:22], _RANDOM_56, _RANDOM_57[21:0]};	// @[core.scala:283:26]
        debug_jals_0 = {_RANDOM_57[31:22], _RANDOM_58, _RANDOM_59[21:0]};	// @[core.scala:283:26, :284:26]
        debug_jals_1 = {_RANDOM_59[31:22], _RANDOM_60, _RANDOM_61[21:0]};	// @[core.scala:284:26]
        debug_jals_2 = {_RANDOM_61[31:22], _RANDOM_62, _RANDOM_63[21:0]};	// @[core.scala:284:26]
        debug_jals_3 = {_RANDOM_63[31:22], _RANDOM_64, _RANDOM_65[21:0]};	// @[core.scala:284:26]
        debug_jalrs_0 = {_RANDOM_65[31:22], _RANDOM_66, _RANDOM_67[21:0]};	// @[core.scala:284:26, :285:26]
        debug_jalrs_1 = {_RANDOM_67[31:22], _RANDOM_68, _RANDOM_69[21:0]};	// @[core.scala:285:26]
        debug_jalrs_2 = {_RANDOM_69[31:22], _RANDOM_70, _RANDOM_71[21:0]};	// @[core.scala:285:26]
        debug_jalrs_3 = {_RANDOM_71[31:22], _RANDOM_72, _RANDOM_73[21:0]};	// @[core.scala:285:26]
        io_ifu_flush_icache_REG = _RANDOM_73[22];	// @[core.scala:285:26, :382:13]
        io_ifu_flush_icache_REG_1 = _RANDOM_73[23];	// @[core.scala:285:26, :382:13]
        REG = _RANDOM_73[24];	// @[core.scala:285:26, :394:16]
        flush_typ = _RANDOM_73[27:25];	// @[core.scala:285:26, :397:28]
        io_ifu_redirect_pc_REG = {_RANDOM_73[31:28], _RANDOM_74, _RANDOM_75[3:0]};	// @[core.scala:285:26, :405:49]
        io_ifu_redirect_pc_REG_1 = {_RANDOM_75[31:4], _RANDOM_76[11:0]};	// @[core.scala:405:{41,49}]
        flush_pc_REG = _RANDOM_76[17:12];	// @[core.scala:405:41, :409:32]
        flush_pc_REG_1 = _RANDOM_76[18];	// @[core.scala:405:41, :410:36]
        flush_pc_next_REG = _RANDOM_76[19];	// @[core.scala:405:41, :411:49]
        io_ifu_redirect_ftq_idx_REG = _RANDOM_76[24:20];	// @[core.scala:405:41, :416:39]
        REG_1 = _RANDOM_76[25];	// @[core.scala:405:41, :417:50]
        io_ifu_sfence_REG_valid = _RANDOM_76[27];	// @[core.scala:405:41, :469:31]
        io_ifu_sfence_REG_bits_rs1 = _RANDOM_76[28];	// @[core.scala:405:41, :469:31]
        io_ifu_sfence_REG_bits_rs2 = _RANDOM_76[29];	// @[core.scala:405:41, :469:31]
        io_ifu_sfence_REG_bits_addr = {_RANDOM_76[31:30], _RANDOM_77, _RANDOM_78[4:0]};	// @[core.scala:405:41, :469:31]
        dec_finished_mask = _RANDOM_78[9:8];	// @[core.scala:469:31, :489:34]
        jmp_pc_req_valid_REG = _RANDOM_78[10];	// @[core.scala:469:31, :532:30]
        jmp_pc_req_bits_REG = _RANDOM_78[15:11];	// @[core.scala:469:31, :533:30]
        dec_brmask_logic_io_flush_pipeline_REG = _RANDOM_78[16];	// @[core.scala:469:31, :590:48]
        REG_3 = _RANDOM_78[17];	// @[core.scala:469:31, :731:16]
        io_ifu_commit_bits_REG = _RANDOM_78[22:18];	// @[core.scala:469:31, :733:35]
        saturating_loads_counter = _RANDOM_78[27:23];	// @[core.scala:469:31, :902:41]
        pause_mem_REG = _RANDOM_78[28];	// @[core.scala:469:31, :905:26]
        REG_4 = {_RANDOM_78[31:29], _RANDOM_79[6:0]};	// @[core.scala:469:31, :918:38]
        REG_5 = _RANDOM_79[16:7];	// @[core.scala:918:38]
        mem_issue_unit_io_flush_pipeline_REG = _RANDOM_79[17];	// @[core.scala:918:38, :939:49]
        int_issue_unit_io_flush_pipeline_REG = _RANDOM_79[18];	// @[core.scala:918:38, :939:49]
        iregister_read_io_kill_REG = _RANDOM_79[20];	// @[core.scala:918:38, :980:38]
        csr_io_retire_REG = _RANDOM_79[22:21];	// @[core.scala:918:38, :1003:30]
        csr_io_exception_REG = _RANDOM_79[23];	// @[core.scala:918:38, :1004:30]
        csr_io_pc_REG = _RANDOM_79[29:24];	// @[core.scala:918:38, :1008:31]
        csr_io_pc_REG_1 = _RANDOM_79[30];	// @[core.scala:918:38, :1009:35]
        csr_io_cause_REG = {_RANDOM_79[31], _RANDOM_80, _RANDOM_81[30:0]};	// @[core.scala:918:38, :1011:30]
        csr_io_tval_REG = {_RANDOM_81[31], _RANDOM_82, _RANDOM_83[6:0]};	// @[core.scala:1011:30, :1028:12]
        io_lsu_exception_REG = _RANDOM_83[7];	// @[core.scala:1028:12, :1112:30]
        REG_6 = _RANDOM_83[8];	// @[core.scala:1028:12, :1294:45]
        alu_exe_unit_io_req_bits_kill_REG = _RANDOM_83[10];	// @[core.scala:1028:12, :1298:45]
        alu_exe_unit_io_req_bits_kill_REG_1 = _RANDOM_83[11];	// @[core.scala:1028:12, :1298:45]
        small_0 = _RANDOM_83[16:12];	// @[Counters.scala:45:41, core.scala:1028:12]
        large_0 = {_RANDOM_83[31:17], _RANDOM_84[11:0]};	// @[Counters.scala:50:31, core.scala:1028:12]
        io_trace_insns_0_valid_REG = _RANDOM_84[12];	// @[Counters.scala:50:31, core.scala:1438:46]
        iaddr_REG = _RANDOM_84[18:13];	// @[Counters.scala:50:31, core.scala:1443:29]
        iaddr_REG_1 = _RANDOM_84[19];	// @[Counters.scala:50:31, core.scala:1444:33]
        io_trace_insns_0_insn_REG_is_rvc = _RANDOM_86[27];	// @[core.scala:1457:54]
        io_trace_insns_0_wdata_REG = {_RANDOM_97[31:7], _RANDOM_98, _RANDOM_99[6:0]};	// @[core.scala:1458:49]
        io_trace_insns_0_priv_REG = _RANDOM_99[7];	// @[core.scala:1458:49, :1472:58]
        io_trace_insns_0_priv_REG_1 = _RANDOM_99[10:8];	// @[core.scala:1458:49, :1472:46]
        io_trace_insns_0_exception_REG = _RANDOM_99[11];	// @[core.scala:1458:49, :1474:46]
        io_trace_insns_0_interrupt_REG = _RANDOM_99[12];	// @[core.scala:1458:49, :1475:46]
        io_trace_insns_0_cause_REG = {_RANDOM_99[31:13], _RANDOM_100, _RANDOM_101[12:0]};	// @[core.scala:1458:49, :1476:46]
        io_trace_insns_0_tval_REG = {_RANDOM_101[31:13], _RANDOM_102[20:0]};	// @[core.scala:1476:46, :1477:46]
        io_trace_insns_1_valid_REG = _RANDOM_102[21];	// @[core.scala:1438:46, :1477:46]
        iaddr_REG_2 = _RANDOM_102[27:22];	// @[core.scala:1443:29, :1477:46]
        iaddr_REG_3 = _RANDOM_102[28];	// @[core.scala:1444:33, :1477:46]
        io_trace_insns_1_insn_REG_is_rvc = _RANDOM_105[4];	// @[core.scala:1457:54]
        io_trace_insns_1_wdata_REG = {_RANDOM_115[31:16], _RANDOM_116, _RANDOM_117[15:0]};	// @[core.scala:1458:49]
        io_trace_insns_1_priv_REG = _RANDOM_117[16];	// @[core.scala:1458:49, :1472:58]
        io_trace_insns_1_priv_REG_1 = _RANDOM_117[19:17];	// @[core.scala:1458:49, :1472:46]
        io_trace_insns_1_cause_REG = {_RANDOM_117[31:22], _RANDOM_118, _RANDOM_119[21:0]};	// @[core.scala:1458:49, :1476:46]
        io_trace_insns_1_tval_REG = {_RANDOM_119[31:22], _RANDOM_120[29:0]};	// @[core.scala:1476:46, :1477:46]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  ALUExeUnit_boom mem_units_0 (	// @[execution-units.scala:108:30]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_req_valid                           (_iregister_read_io_exe_reqs_0_valid),	// @[core.scala:131:32]
    .io_req_bits_uop_uopc                   (_iregister_read_io_exe_reqs_0_bits_uop_uopc),	// @[core.scala:131:32]
    .io_req_bits_uop_inst                   (_iregister_read_io_exe_reqs_0_bits_uop_inst),	// @[core.scala:131:32]
    .io_req_bits_uop_debug_inst             (_iregister_read_io_exe_reqs_0_bits_uop_debug_inst),	// @[core.scala:131:32]
    .io_req_bits_uop_is_rvc                 (_iregister_read_io_exe_reqs_0_bits_uop_is_rvc),	// @[core.scala:131:32]
    .io_req_bits_uop_debug_pc               (_iregister_read_io_exe_reqs_0_bits_uop_debug_pc),	// @[core.scala:131:32]
    .io_req_bits_uop_iq_type                (_iregister_read_io_exe_reqs_0_bits_uop_iq_type),	// @[core.scala:131:32]
    .io_req_bits_uop_fu_code                (_iregister_read_io_exe_reqs_0_bits_uop_fu_code),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_br_type           (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_br_type),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op1_sel           (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_op1_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op2_sel           (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_op2_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_imm_sel           (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_imm_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op_fcn            (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_op_fcn),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_fcn_dw            (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_fcn_dw),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_csr_cmd           (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_csr_cmd),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_is_load           (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_load),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_is_sta            (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_sta),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_is_std            (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_std),	// @[core.scala:131:32]
    .io_req_bits_uop_iw_state               (_iregister_read_io_exe_reqs_0_bits_uop_iw_state),	// @[core.scala:131:32]
    .io_req_bits_uop_iw_p1_poisoned         (1'h0),
    .io_req_bits_uop_iw_p2_poisoned         (1'h0),
    .io_req_bits_uop_is_br                  (_iregister_read_io_exe_reqs_0_bits_uop_is_br),	// @[core.scala:131:32]
    .io_req_bits_uop_is_jalr                (_iregister_read_io_exe_reqs_0_bits_uop_is_jalr),	// @[core.scala:131:32]
    .io_req_bits_uop_is_jal                 (_iregister_read_io_exe_reqs_0_bits_uop_is_jal),	// @[core.scala:131:32]
    .io_req_bits_uop_is_sfb                 (_iregister_read_io_exe_reqs_0_bits_uop_is_sfb),	// @[core.scala:131:32]
    .io_req_bits_uop_br_mask                (_iregister_read_io_exe_reqs_0_bits_uop_br_mask),	// @[core.scala:131:32]
    .io_req_bits_uop_br_tag                 (_iregister_read_io_exe_reqs_0_bits_uop_br_tag),	// @[core.scala:131:32]
    .io_req_bits_uop_ftq_idx                (_iregister_read_io_exe_reqs_0_bits_uop_ftq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_edge_inst              (_iregister_read_io_exe_reqs_0_bits_uop_edge_inst),	// @[core.scala:131:32]
    .io_req_bits_uop_pc_lob                 (_iregister_read_io_exe_reqs_0_bits_uop_pc_lob),	// @[core.scala:131:32]
    .io_req_bits_uop_taken                  (_iregister_read_io_exe_reqs_0_bits_uop_taken),	// @[core.scala:131:32]
    .io_req_bits_uop_imm_packed             (_iregister_read_io_exe_reqs_0_bits_uop_imm_packed),	// @[core.scala:131:32]
    .io_req_bits_uop_csr_addr               (_iregister_read_io_exe_reqs_0_bits_uop_csr_addr),	// @[core.scala:131:32]
    .io_req_bits_uop_rob_idx                (_iregister_read_io_exe_reqs_0_bits_uop_rob_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_ldq_idx                (_iregister_read_io_exe_reqs_0_bits_uop_ldq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_stq_idx                (_iregister_read_io_exe_reqs_0_bits_uop_stq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_rxq_idx                (_iregister_read_io_exe_reqs_0_bits_uop_rxq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_pdst                   (_iregister_read_io_exe_reqs_0_bits_uop_pdst),	// @[core.scala:131:32]
    .io_req_bits_uop_prs1                   (_iregister_read_io_exe_reqs_0_bits_uop_prs1),	// @[core.scala:131:32]
    .io_req_bits_uop_prs2                   (_iregister_read_io_exe_reqs_0_bits_uop_prs2),	// @[core.scala:131:32]
    .io_req_bits_uop_prs3                   (_iregister_read_io_exe_reqs_0_bits_uop_prs3),	// @[core.scala:131:32]
    .io_req_bits_uop_ppred                  (_iregister_read_io_exe_reqs_0_bits_uop_ppred),	// @[core.scala:131:32]
    .io_req_bits_uop_prs1_busy              (_iregister_read_io_exe_reqs_0_bits_uop_prs1_busy),	// @[core.scala:131:32]
    .io_req_bits_uop_prs2_busy              (_iregister_read_io_exe_reqs_0_bits_uop_prs2_busy),	// @[core.scala:131:32]
    .io_req_bits_uop_prs3_busy              (_iregister_read_io_exe_reqs_0_bits_uop_prs3_busy),	// @[core.scala:131:32]
    .io_req_bits_uop_ppred_busy             (_iregister_read_io_exe_reqs_0_bits_uop_ppred_busy),	// @[core.scala:131:32]
    .io_req_bits_uop_stale_pdst             (_iregister_read_io_exe_reqs_0_bits_uop_stale_pdst),	// @[core.scala:131:32]
    .io_req_bits_uop_exception              (_iregister_read_io_exe_reqs_0_bits_uop_exception),	// @[core.scala:131:32]
    .io_req_bits_uop_exc_cause              (_iregister_read_io_exe_reqs_0_bits_uop_exc_cause),	// @[core.scala:131:32]
    .io_req_bits_uop_bypassable             (_iregister_read_io_exe_reqs_0_bits_uop_bypassable),	// @[core.scala:131:32]
    .io_req_bits_uop_mem_cmd                (_iregister_read_io_exe_reqs_0_bits_uop_mem_cmd),	// @[core.scala:131:32]
    .io_req_bits_uop_mem_size               (_iregister_read_io_exe_reqs_0_bits_uop_mem_size),	// @[core.scala:131:32]
    .io_req_bits_uop_mem_signed             (_iregister_read_io_exe_reqs_0_bits_uop_mem_signed),	// @[core.scala:131:32]
    .io_req_bits_uop_is_fence               (_iregister_read_io_exe_reqs_0_bits_uop_is_fence),	// @[core.scala:131:32]
    .io_req_bits_uop_is_fencei              (_iregister_read_io_exe_reqs_0_bits_uop_is_fencei),	// @[core.scala:131:32]
    .io_req_bits_uop_is_amo                 (_iregister_read_io_exe_reqs_0_bits_uop_is_amo),	// @[core.scala:131:32]
    .io_req_bits_uop_uses_ldq               (_iregister_read_io_exe_reqs_0_bits_uop_uses_ldq),	// @[core.scala:131:32]
    .io_req_bits_uop_uses_stq               (_iregister_read_io_exe_reqs_0_bits_uop_uses_stq),	// @[core.scala:131:32]
    .io_req_bits_uop_is_sys_pc2epc          (_iregister_read_io_exe_reqs_0_bits_uop_is_sys_pc2epc),	// @[core.scala:131:32]
    .io_req_bits_uop_is_unique              (_iregister_read_io_exe_reqs_0_bits_uop_is_unique),	// @[core.scala:131:32]
    .io_req_bits_uop_flush_on_commit        (_iregister_read_io_exe_reqs_0_bits_uop_flush_on_commit),	// @[core.scala:131:32]
    .io_req_bits_uop_ldst_is_rs1            (_iregister_read_io_exe_reqs_0_bits_uop_ldst_is_rs1),	// @[core.scala:131:32]
    .io_req_bits_uop_ldst                   (_iregister_read_io_exe_reqs_0_bits_uop_ldst),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs1                   (_iregister_read_io_exe_reqs_0_bits_uop_lrs1),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs2                   (_iregister_read_io_exe_reqs_0_bits_uop_lrs2),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs3                   (_iregister_read_io_exe_reqs_0_bits_uop_lrs3),	// @[core.scala:131:32]
    .io_req_bits_uop_ldst_val               (_iregister_read_io_exe_reqs_0_bits_uop_ldst_val),	// @[core.scala:131:32]
    .io_req_bits_uop_dst_rtype              (_iregister_read_io_exe_reqs_0_bits_uop_dst_rtype),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs1_rtype             (_iregister_read_io_exe_reqs_0_bits_uop_lrs1_rtype),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs2_rtype             (_iregister_read_io_exe_reqs_0_bits_uop_lrs2_rtype),	// @[core.scala:131:32]
    .io_req_bits_uop_frs3_en                (_iregister_read_io_exe_reqs_0_bits_uop_frs3_en),	// @[core.scala:131:32]
    .io_req_bits_uop_fp_val                 (_iregister_read_io_exe_reqs_0_bits_uop_fp_val),	// @[core.scala:131:32]
    .io_req_bits_uop_fp_single              (_iregister_read_io_exe_reqs_0_bits_uop_fp_single),	// @[core.scala:131:32]
    .io_req_bits_uop_xcpt_pf_if             (_iregister_read_io_exe_reqs_0_bits_uop_xcpt_pf_if),	// @[core.scala:131:32]
    .io_req_bits_uop_xcpt_ae_if             (_iregister_read_io_exe_reqs_0_bits_uop_xcpt_ae_if),	// @[core.scala:131:32]
    .io_req_bits_uop_xcpt_ma_if             (_iregister_read_io_exe_reqs_0_bits_uop_xcpt_ma_if),	// @[core.scala:131:32]
    .io_req_bits_uop_bp_debug_if            (_iregister_read_io_exe_reqs_0_bits_uop_bp_debug_if),	// @[core.scala:131:32]
    .io_req_bits_uop_bp_xcpt_if             (_iregister_read_io_exe_reqs_0_bits_uop_bp_xcpt_if),	// @[core.scala:131:32]
    .io_req_bits_uop_debug_fsrc             (_iregister_read_io_exe_reqs_0_bits_uop_debug_fsrc),	// @[core.scala:131:32]
    .io_req_bits_uop_debug_tsrc             (_iregister_read_io_exe_reqs_0_bits_uop_debug_tsrc),	// @[core.scala:131:32]
    .io_req_bits_rs1_data                   ({1'h0, _iregister_read_io_exe_reqs_0_bits_rs1_data}),	// @[core.scala:131:32, :1077:23]
    .io_req_bits_rs2_data                   ({1'h0, _iregister_read_io_exe_reqs_0_bits_rs2_data}),	// @[core.scala:131:32, :1077:23]
    .io_brupdate_b1_resolve_mask            (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b1_mispredict_mask         (b1_mispredict_mask),	// @[core.scala:196:93]
    .io_lsu_io_iresp_valid                  (io_lsu_exe_0_iresp_valid),
    .io_lsu_io_iresp_bits_uop_rob_idx       (io_lsu_exe_0_iresp_bits_uop_rob_idx),
    .io_lsu_io_iresp_bits_uop_pdst          (io_lsu_exe_0_iresp_bits_uop_pdst),
    .io_lsu_io_iresp_bits_uop_is_amo        (io_lsu_exe_0_iresp_bits_uop_is_amo),
    .io_lsu_io_iresp_bits_uop_uses_stq      (io_lsu_exe_0_iresp_bits_uop_uses_stq),
    .io_lsu_io_iresp_bits_uop_dst_rtype     (io_lsu_exe_0_iresp_bits_uop_dst_rtype),
    .io_lsu_io_iresp_bits_data              (io_lsu_exe_0_iresp_bits_data),
    .io_lsu_io_fresp_valid                  (io_lsu_exe_0_fresp_valid),
    .io_lsu_io_fresp_bits_uop_uopc          (io_lsu_exe_0_fresp_bits_uop_uopc),
    .io_lsu_io_fresp_bits_uop_br_mask       (io_lsu_exe_0_fresp_bits_uop_br_mask),
    .io_lsu_io_fresp_bits_uop_rob_idx       (io_lsu_exe_0_fresp_bits_uop_rob_idx),
    .io_lsu_io_fresp_bits_uop_stq_idx       (io_lsu_exe_0_fresp_bits_uop_stq_idx),
    .io_lsu_io_fresp_bits_uop_pdst          (io_lsu_exe_0_fresp_bits_uop_pdst),
    .io_lsu_io_fresp_bits_uop_mem_size      (io_lsu_exe_0_fresp_bits_uop_mem_size),
    .io_lsu_io_fresp_bits_uop_is_amo        (io_lsu_exe_0_fresp_bits_uop_is_amo),
    .io_lsu_io_fresp_bits_uop_uses_stq      (io_lsu_exe_0_fresp_bits_uop_uses_stq),
    .io_lsu_io_fresp_bits_uop_dst_rtype     (io_lsu_exe_0_fresp_bits_uop_dst_rtype),
    .io_lsu_io_fresp_bits_uop_fp_val        (io_lsu_exe_0_fresp_bits_uop_fp_val),
    .io_lsu_io_fresp_bits_data              (io_lsu_exe_0_fresp_bits_data),
    .io_ll_iresp_valid                      (_mem_units_0_io_ll_iresp_valid),
    .io_ll_iresp_bits_uop_rob_idx           (_mem_units_0_io_ll_iresp_bits_uop_rob_idx),
    .io_ll_iresp_bits_uop_pdst              (_mem_units_0_io_ll_iresp_bits_uop_pdst),
    .io_ll_iresp_bits_uop_is_amo            (_mem_units_0_io_ll_iresp_bits_uop_is_amo),
    .io_ll_iresp_bits_uop_uses_stq          (_mem_units_0_io_ll_iresp_bits_uop_uses_stq),
    .io_ll_iresp_bits_uop_dst_rtype         (_mem_units_0_io_ll_iresp_bits_uop_dst_rtype),
    .io_ll_iresp_bits_data                  (_mem_units_0_io_ll_iresp_bits_data),
    .io_ll_fresp_valid                      (_mem_units_0_io_ll_fresp_valid),
    .io_ll_fresp_bits_uop_uopc              (_mem_units_0_io_ll_fresp_bits_uop_uopc),
    .io_ll_fresp_bits_uop_br_mask           (_mem_units_0_io_ll_fresp_bits_uop_br_mask),
    .io_ll_fresp_bits_uop_rob_idx           (_mem_units_0_io_ll_fresp_bits_uop_rob_idx),
    .io_ll_fresp_bits_uop_stq_idx           (_mem_units_0_io_ll_fresp_bits_uop_stq_idx),
    .io_ll_fresp_bits_uop_pdst              (_mem_units_0_io_ll_fresp_bits_uop_pdst),
    .io_ll_fresp_bits_uop_mem_size          (_mem_units_0_io_ll_fresp_bits_uop_mem_size),
    .io_ll_fresp_bits_uop_is_amo            (_mem_units_0_io_ll_fresp_bits_uop_is_amo),
    .io_ll_fresp_bits_uop_uses_stq          (_mem_units_0_io_ll_fresp_bits_uop_uses_stq),
    .io_ll_fresp_bits_uop_dst_rtype         (_mem_units_0_io_ll_fresp_bits_uop_dst_rtype),
    .io_ll_fresp_bits_uop_fp_val            (_mem_units_0_io_ll_fresp_bits_uop_fp_val),
    .io_ll_fresp_bits_data                  (_mem_units_0_io_ll_fresp_bits_data),
    .io_lsu_io_req_valid                    (io_lsu_exe_0_req_valid),
    .io_lsu_io_req_bits_uop_uopc            (io_lsu_exe_0_req_bits_uop_uopc),
    .io_lsu_io_req_bits_uop_inst            (io_lsu_exe_0_req_bits_uop_inst),
    .io_lsu_io_req_bits_uop_debug_inst      (io_lsu_exe_0_req_bits_uop_debug_inst),
    .io_lsu_io_req_bits_uop_is_rvc          (io_lsu_exe_0_req_bits_uop_is_rvc),
    .io_lsu_io_req_bits_uop_debug_pc        (io_lsu_exe_0_req_bits_uop_debug_pc),
    .io_lsu_io_req_bits_uop_iq_type         (io_lsu_exe_0_req_bits_uop_iq_type),
    .io_lsu_io_req_bits_uop_fu_code         (io_lsu_exe_0_req_bits_uop_fu_code),
    .io_lsu_io_req_bits_uop_ctrl_br_type    (io_lsu_exe_0_req_bits_uop_ctrl_br_type),
    .io_lsu_io_req_bits_uop_ctrl_op1_sel    (io_lsu_exe_0_req_bits_uop_ctrl_op1_sel),
    .io_lsu_io_req_bits_uop_ctrl_op2_sel    (io_lsu_exe_0_req_bits_uop_ctrl_op2_sel),
    .io_lsu_io_req_bits_uop_ctrl_imm_sel    (io_lsu_exe_0_req_bits_uop_ctrl_imm_sel),
    .io_lsu_io_req_bits_uop_ctrl_op_fcn     (io_lsu_exe_0_req_bits_uop_ctrl_op_fcn),
    .io_lsu_io_req_bits_uop_ctrl_fcn_dw     (io_lsu_exe_0_req_bits_uop_ctrl_fcn_dw),
    .io_lsu_io_req_bits_uop_ctrl_csr_cmd    (io_lsu_exe_0_req_bits_uop_ctrl_csr_cmd),
    .io_lsu_io_req_bits_uop_ctrl_is_load    (io_lsu_exe_0_req_bits_uop_ctrl_is_load),
    .io_lsu_io_req_bits_uop_ctrl_is_sta     (io_lsu_exe_0_req_bits_uop_ctrl_is_sta),
    .io_lsu_io_req_bits_uop_ctrl_is_std     (io_lsu_exe_0_req_bits_uop_ctrl_is_std),
    .io_lsu_io_req_bits_uop_iw_state        (io_lsu_exe_0_req_bits_uop_iw_state),
    .io_lsu_io_req_bits_uop_iw_p1_poisoned  (io_lsu_exe_0_req_bits_uop_iw_p1_poisoned),
    .io_lsu_io_req_bits_uop_iw_p2_poisoned  (io_lsu_exe_0_req_bits_uop_iw_p2_poisoned),
    .io_lsu_io_req_bits_uop_is_br           (io_lsu_exe_0_req_bits_uop_is_br),
    .io_lsu_io_req_bits_uop_is_jalr         (io_lsu_exe_0_req_bits_uop_is_jalr),
    .io_lsu_io_req_bits_uop_is_jal          (io_lsu_exe_0_req_bits_uop_is_jal),
    .io_lsu_io_req_bits_uop_is_sfb          (io_lsu_exe_0_req_bits_uop_is_sfb),
    .io_lsu_io_req_bits_uop_br_mask         (io_lsu_exe_0_req_bits_uop_br_mask),
    .io_lsu_io_req_bits_uop_br_tag          (io_lsu_exe_0_req_bits_uop_br_tag),
    .io_lsu_io_req_bits_uop_ftq_idx         (io_lsu_exe_0_req_bits_uop_ftq_idx),
    .io_lsu_io_req_bits_uop_edge_inst       (io_lsu_exe_0_req_bits_uop_edge_inst),
    .io_lsu_io_req_bits_uop_pc_lob          (io_lsu_exe_0_req_bits_uop_pc_lob),
    .io_lsu_io_req_bits_uop_taken           (io_lsu_exe_0_req_bits_uop_taken),
    .io_lsu_io_req_bits_uop_imm_packed      (io_lsu_exe_0_req_bits_uop_imm_packed),
    .io_lsu_io_req_bits_uop_csr_addr        (io_lsu_exe_0_req_bits_uop_csr_addr),
    .io_lsu_io_req_bits_uop_rob_idx         (io_lsu_exe_0_req_bits_uop_rob_idx),
    .io_lsu_io_req_bits_uop_ldq_idx         (io_lsu_exe_0_req_bits_uop_ldq_idx),
    .io_lsu_io_req_bits_uop_stq_idx         (io_lsu_exe_0_req_bits_uop_stq_idx),
    .io_lsu_io_req_bits_uop_rxq_idx         (io_lsu_exe_0_req_bits_uop_rxq_idx),
    .io_lsu_io_req_bits_uop_pdst            (io_lsu_exe_0_req_bits_uop_pdst),
    .io_lsu_io_req_bits_uop_prs1            (io_lsu_exe_0_req_bits_uop_prs1),
    .io_lsu_io_req_bits_uop_prs2            (io_lsu_exe_0_req_bits_uop_prs2),
    .io_lsu_io_req_bits_uop_prs3            (io_lsu_exe_0_req_bits_uop_prs3),
    .io_lsu_io_req_bits_uop_ppred           (io_lsu_exe_0_req_bits_uop_ppred),
    .io_lsu_io_req_bits_uop_prs1_busy       (io_lsu_exe_0_req_bits_uop_prs1_busy),
    .io_lsu_io_req_bits_uop_prs2_busy       (io_lsu_exe_0_req_bits_uop_prs2_busy),
    .io_lsu_io_req_bits_uop_prs3_busy       (io_lsu_exe_0_req_bits_uop_prs3_busy),
    .io_lsu_io_req_bits_uop_ppred_busy      (io_lsu_exe_0_req_bits_uop_ppred_busy),
    .io_lsu_io_req_bits_uop_stale_pdst      (io_lsu_exe_0_req_bits_uop_stale_pdst),
    .io_lsu_io_req_bits_uop_exception       (io_lsu_exe_0_req_bits_uop_exception),
    .io_lsu_io_req_bits_uop_exc_cause       (io_lsu_exe_0_req_bits_uop_exc_cause),
    .io_lsu_io_req_bits_uop_bypassable      (io_lsu_exe_0_req_bits_uop_bypassable),
    .io_lsu_io_req_bits_uop_mem_cmd         (io_lsu_exe_0_req_bits_uop_mem_cmd),
    .io_lsu_io_req_bits_uop_mem_size        (io_lsu_exe_0_req_bits_uop_mem_size),
    .io_lsu_io_req_bits_uop_mem_signed      (io_lsu_exe_0_req_bits_uop_mem_signed),
    .io_lsu_io_req_bits_uop_is_fence        (io_lsu_exe_0_req_bits_uop_is_fence),
    .io_lsu_io_req_bits_uop_is_fencei       (io_lsu_exe_0_req_bits_uop_is_fencei),
    .io_lsu_io_req_bits_uop_is_amo          (io_lsu_exe_0_req_bits_uop_is_amo),
    .io_lsu_io_req_bits_uop_uses_ldq        (io_lsu_exe_0_req_bits_uop_uses_ldq),
    .io_lsu_io_req_bits_uop_uses_stq        (io_lsu_exe_0_req_bits_uop_uses_stq),
    .io_lsu_io_req_bits_uop_is_sys_pc2epc   (io_lsu_exe_0_req_bits_uop_is_sys_pc2epc),
    .io_lsu_io_req_bits_uop_is_unique       (io_lsu_exe_0_req_bits_uop_is_unique),
    .io_lsu_io_req_bits_uop_flush_on_commit (io_lsu_exe_0_req_bits_uop_flush_on_commit),
    .io_lsu_io_req_bits_uop_ldst_is_rs1     (io_lsu_exe_0_req_bits_uop_ldst_is_rs1),
    .io_lsu_io_req_bits_uop_ldst            (io_lsu_exe_0_req_bits_uop_ldst),
    .io_lsu_io_req_bits_uop_lrs1            (io_lsu_exe_0_req_bits_uop_lrs1),
    .io_lsu_io_req_bits_uop_lrs2            (io_lsu_exe_0_req_bits_uop_lrs2),
    .io_lsu_io_req_bits_uop_lrs3            (io_lsu_exe_0_req_bits_uop_lrs3),
    .io_lsu_io_req_bits_uop_ldst_val        (io_lsu_exe_0_req_bits_uop_ldst_val),
    .io_lsu_io_req_bits_uop_dst_rtype       (io_lsu_exe_0_req_bits_uop_dst_rtype),
    .io_lsu_io_req_bits_uop_lrs1_rtype      (io_lsu_exe_0_req_bits_uop_lrs1_rtype),
    .io_lsu_io_req_bits_uop_lrs2_rtype      (io_lsu_exe_0_req_bits_uop_lrs2_rtype),
    .io_lsu_io_req_bits_uop_frs3_en         (io_lsu_exe_0_req_bits_uop_frs3_en),
    .io_lsu_io_req_bits_uop_fp_val          (io_lsu_exe_0_req_bits_uop_fp_val),
    .io_lsu_io_req_bits_uop_fp_single       (io_lsu_exe_0_req_bits_uop_fp_single),
    .io_lsu_io_req_bits_uop_xcpt_pf_if      (io_lsu_exe_0_req_bits_uop_xcpt_pf_if),
    .io_lsu_io_req_bits_uop_xcpt_ae_if      (io_lsu_exe_0_req_bits_uop_xcpt_ae_if),
    .io_lsu_io_req_bits_uop_xcpt_ma_if      (io_lsu_exe_0_req_bits_uop_xcpt_ma_if),
    .io_lsu_io_req_bits_uop_bp_debug_if     (io_lsu_exe_0_req_bits_uop_bp_debug_if),
    .io_lsu_io_req_bits_uop_bp_xcpt_if      (io_lsu_exe_0_req_bits_uop_bp_xcpt_if),
    .io_lsu_io_req_bits_uop_debug_fsrc      (io_lsu_exe_0_req_bits_uop_debug_fsrc),
    .io_lsu_io_req_bits_uop_debug_tsrc      (io_lsu_exe_0_req_bits_uop_debug_tsrc),
    .io_lsu_io_req_bits_data                (io_lsu_exe_0_req_bits_data),
    .io_lsu_io_req_bits_addr                (io_lsu_exe_0_req_bits_addr),
    .io_lsu_io_req_bits_mxcpt_valid         (io_lsu_exe_0_req_bits_mxcpt_valid),
    .io_lsu_io_req_bits_sfence_valid        (_mem_units_0_io_lsu_io_req_bits_sfence_valid),
    .io_lsu_io_req_bits_sfence_bits_rs1     (_mem_units_0_io_lsu_io_req_bits_sfence_bits_rs1),
    .io_lsu_io_req_bits_sfence_bits_rs2     (_mem_units_0_io_lsu_io_req_bits_sfence_bits_rs2),
    .io_lsu_io_req_bits_sfence_bits_addr    (_mem_units_0_io_lsu_io_req_bits_sfence_bits_addr)
  );
  ALUExeUnit_1_boom jmp_unit (	// @[execution-units.scala:119:32]
    .clock                                    (clock),
    .reset                                    (reset),
    .io_req_valid                             (_iregister_read_io_exe_reqs_1_valid),	// @[core.scala:131:32]
    .io_req_bits_uop_uopc                     (_iregister_read_io_exe_reqs_1_bits_uop_uopc),	// @[core.scala:131:32]
    .io_req_bits_uop_inst                     (_iregister_read_io_exe_reqs_1_bits_uop_inst),	// @[core.scala:131:32]
    .io_req_bits_uop_debug_inst               (_iregister_read_io_exe_reqs_1_bits_uop_debug_inst),	// @[core.scala:131:32]
    .io_req_bits_uop_is_rvc                   (_iregister_read_io_exe_reqs_1_bits_uop_is_rvc),	// @[core.scala:131:32]
    .io_req_bits_uop_debug_pc                 (_iregister_read_io_exe_reqs_1_bits_uop_debug_pc),	// @[core.scala:131:32]
    .io_req_bits_uop_iq_type                  (_iregister_read_io_exe_reqs_1_bits_uop_iq_type),	// @[core.scala:131:32]
    .io_req_bits_uop_fu_code                  (_iregister_read_io_exe_reqs_1_bits_uop_fu_code),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_br_type             (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_br_type),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op1_sel             (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_op1_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op2_sel             (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_op2_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_imm_sel             (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_imm_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op_fcn              (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_op_fcn),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_fcn_dw              (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_fcn_dw),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_csr_cmd             (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_csr_cmd),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_is_load             (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_load),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_is_sta              (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_sta),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_is_std              (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_std),	// @[core.scala:131:32]
    .io_req_bits_uop_iw_state                 (_iregister_read_io_exe_reqs_1_bits_uop_iw_state),	// @[core.scala:131:32]
    .io_req_bits_uop_iw_p1_poisoned           (1'h0),
    .io_req_bits_uop_iw_p2_poisoned           (1'h0),
    .io_req_bits_uop_is_br                    (_iregister_read_io_exe_reqs_1_bits_uop_is_br),	// @[core.scala:131:32]
    .io_req_bits_uop_is_jalr                  (_iregister_read_io_exe_reqs_1_bits_uop_is_jalr),	// @[core.scala:131:32]
    .io_req_bits_uop_is_jal                   (_iregister_read_io_exe_reqs_1_bits_uop_is_jal),	// @[core.scala:131:32]
    .io_req_bits_uop_is_sfb                   (_iregister_read_io_exe_reqs_1_bits_uop_is_sfb),	// @[core.scala:131:32]
    .io_req_bits_uop_br_mask                  (_iregister_read_io_exe_reqs_1_bits_uop_br_mask),	// @[core.scala:131:32]
    .io_req_bits_uop_br_tag                   (_iregister_read_io_exe_reqs_1_bits_uop_br_tag),	// @[core.scala:131:32]
    .io_req_bits_uop_ftq_idx                  (_iregister_read_io_exe_reqs_1_bits_uop_ftq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_edge_inst                (_iregister_read_io_exe_reqs_1_bits_uop_edge_inst),	// @[core.scala:131:32]
    .io_req_bits_uop_pc_lob                   (_iregister_read_io_exe_reqs_1_bits_uop_pc_lob),	// @[core.scala:131:32]
    .io_req_bits_uop_taken                    (_iregister_read_io_exe_reqs_1_bits_uop_taken),	// @[core.scala:131:32]
    .io_req_bits_uop_imm_packed               (_iregister_read_io_exe_reqs_1_bits_uop_imm_packed),	// @[core.scala:131:32]
    .io_req_bits_uop_csr_addr                 (_iregister_read_io_exe_reqs_1_bits_uop_csr_addr),	// @[core.scala:131:32]
    .io_req_bits_uop_rob_idx                  (_iregister_read_io_exe_reqs_1_bits_uop_rob_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_ldq_idx                  (_iregister_read_io_exe_reqs_1_bits_uop_ldq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_stq_idx                  (_iregister_read_io_exe_reqs_1_bits_uop_stq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_rxq_idx                  (_iregister_read_io_exe_reqs_1_bits_uop_rxq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_pdst                     (_iregister_read_io_exe_reqs_1_bits_uop_pdst),	// @[core.scala:131:32]
    .io_req_bits_uop_prs1                     (_iregister_read_io_exe_reqs_1_bits_uop_prs1),	// @[core.scala:131:32]
    .io_req_bits_uop_prs2                     (_iregister_read_io_exe_reqs_1_bits_uop_prs2),	// @[core.scala:131:32]
    .io_req_bits_uop_prs3                     (_iregister_read_io_exe_reqs_1_bits_uop_prs3),	// @[core.scala:131:32]
    .io_req_bits_uop_ppred                    (_iregister_read_io_exe_reqs_1_bits_uop_ppred),	// @[core.scala:131:32]
    .io_req_bits_uop_prs1_busy                (_iregister_read_io_exe_reqs_1_bits_uop_prs1_busy),	// @[core.scala:131:32]
    .io_req_bits_uop_prs2_busy                (_iregister_read_io_exe_reqs_1_bits_uop_prs2_busy),	// @[core.scala:131:32]
    .io_req_bits_uop_prs3_busy                (_iregister_read_io_exe_reqs_1_bits_uop_prs3_busy),	// @[core.scala:131:32]
    .io_req_bits_uop_ppred_busy               (_iregister_read_io_exe_reqs_1_bits_uop_ppred_busy),	// @[core.scala:131:32]
    .io_req_bits_uop_stale_pdst               (_iregister_read_io_exe_reqs_1_bits_uop_stale_pdst),	// @[core.scala:131:32]
    .io_req_bits_uop_exception                (_iregister_read_io_exe_reqs_1_bits_uop_exception),	// @[core.scala:131:32]
    .io_req_bits_uop_exc_cause                (_iregister_read_io_exe_reqs_1_bits_uop_exc_cause),	// @[core.scala:131:32]
    .io_req_bits_uop_bypassable               (_iregister_read_io_exe_reqs_1_bits_uop_bypassable),	// @[core.scala:131:32]
    .io_req_bits_uop_mem_cmd                  (_iregister_read_io_exe_reqs_1_bits_uop_mem_cmd),	// @[core.scala:131:32]
    .io_req_bits_uop_mem_size                 (_iregister_read_io_exe_reqs_1_bits_uop_mem_size),	// @[core.scala:131:32]
    .io_req_bits_uop_mem_signed               (_iregister_read_io_exe_reqs_1_bits_uop_mem_signed),	// @[core.scala:131:32]
    .io_req_bits_uop_is_fence                 (_iregister_read_io_exe_reqs_1_bits_uop_is_fence),	// @[core.scala:131:32]
    .io_req_bits_uop_is_fencei                (_iregister_read_io_exe_reqs_1_bits_uop_is_fencei),	// @[core.scala:131:32]
    .io_req_bits_uop_is_amo                   (_iregister_read_io_exe_reqs_1_bits_uop_is_amo),	// @[core.scala:131:32]
    .io_req_bits_uop_uses_ldq                 (_iregister_read_io_exe_reqs_1_bits_uop_uses_ldq),	// @[core.scala:131:32]
    .io_req_bits_uop_uses_stq                 (_iregister_read_io_exe_reqs_1_bits_uop_uses_stq),	// @[core.scala:131:32]
    .io_req_bits_uop_is_sys_pc2epc            (_iregister_read_io_exe_reqs_1_bits_uop_is_sys_pc2epc),	// @[core.scala:131:32]
    .io_req_bits_uop_is_unique                (_iregister_read_io_exe_reqs_1_bits_uop_is_unique),	// @[core.scala:131:32]
    .io_req_bits_uop_flush_on_commit          (_iregister_read_io_exe_reqs_1_bits_uop_flush_on_commit),	// @[core.scala:131:32]
    .io_req_bits_uop_ldst_is_rs1              (_iregister_read_io_exe_reqs_1_bits_uop_ldst_is_rs1),	// @[core.scala:131:32]
    .io_req_bits_uop_ldst                     (_iregister_read_io_exe_reqs_1_bits_uop_ldst),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs1                     (_iregister_read_io_exe_reqs_1_bits_uop_lrs1),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs2                     (_iregister_read_io_exe_reqs_1_bits_uop_lrs2),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs3                     (_iregister_read_io_exe_reqs_1_bits_uop_lrs3),	// @[core.scala:131:32]
    .io_req_bits_uop_ldst_val                 (_iregister_read_io_exe_reqs_1_bits_uop_ldst_val),	// @[core.scala:131:32]
    .io_req_bits_uop_dst_rtype                (_iregister_read_io_exe_reqs_1_bits_uop_dst_rtype),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs1_rtype               (_iregister_read_io_exe_reqs_1_bits_uop_lrs1_rtype),	// @[core.scala:131:32]
    .io_req_bits_uop_lrs2_rtype               (_iregister_read_io_exe_reqs_1_bits_uop_lrs2_rtype),	// @[core.scala:131:32]
    .io_req_bits_uop_frs3_en                  (_iregister_read_io_exe_reqs_1_bits_uop_frs3_en),	// @[core.scala:131:32]
    .io_req_bits_uop_fp_val                   (_iregister_read_io_exe_reqs_1_bits_uop_fp_val),	// @[core.scala:131:32]
    .io_req_bits_uop_fp_single                (_iregister_read_io_exe_reqs_1_bits_uop_fp_single),	// @[core.scala:131:32]
    .io_req_bits_uop_xcpt_pf_if               (_iregister_read_io_exe_reqs_1_bits_uop_xcpt_pf_if),	// @[core.scala:131:32]
    .io_req_bits_uop_xcpt_ae_if               (_iregister_read_io_exe_reqs_1_bits_uop_xcpt_ae_if),	// @[core.scala:131:32]
    .io_req_bits_uop_xcpt_ma_if               (_iregister_read_io_exe_reqs_1_bits_uop_xcpt_ma_if),	// @[core.scala:131:32]
    .io_req_bits_uop_bp_debug_if              (_iregister_read_io_exe_reqs_1_bits_uop_bp_debug_if),	// @[core.scala:131:32]
    .io_req_bits_uop_bp_xcpt_if               (_iregister_read_io_exe_reqs_1_bits_uop_bp_xcpt_if),	// @[core.scala:131:32]
    .io_req_bits_uop_debug_fsrc               (_iregister_read_io_exe_reqs_1_bits_uop_debug_fsrc),	// @[core.scala:131:32]
    .io_req_bits_uop_debug_tsrc               (_iregister_read_io_exe_reqs_1_bits_uop_debug_tsrc),	// @[core.scala:131:32]
    .io_req_bits_rs1_data                     ({1'h0, _iregister_read_io_exe_reqs_1_bits_rs1_data}),	// @[core.scala:131:32, :1077:23]
    .io_req_bits_rs2_data                     ({1'h0, _iregister_read_io_exe_reqs_1_bits_rs2_data}),	// @[core.scala:131:32, :1077:23]
    .io_req_bits_kill                         (alu_exe_unit_io_req_bits_kill_REG),	// @[core.scala:1298:45]
    .io_ll_fresp_ready                        (_fp_pipeline_io_from_int_ready),	// @[core.scala:76:37]
    .io_brupdate_b1_resolve_mask              (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b1_mispredict_mask           (b1_mispredict_mask),	// @[core.scala:196:93]
    .io_get_ftq_pc_entry_cfi_idx_valid        (io_ifu_get_pc_0_entry_cfi_idx_valid),
    .io_get_ftq_pc_entry_cfi_idx_bits         (io_ifu_get_pc_0_entry_cfi_idx_bits),
    .io_get_ftq_pc_entry_start_bank           (io_ifu_get_pc_0_entry_start_bank),
    .io_get_ftq_pc_pc                         (io_ifu_get_pc_0_pc),
    .io_get_ftq_pc_next_val                   (io_ifu_get_pc_0_next_val),
    .io_get_ftq_pc_next_pc                    (io_ifu_get_pc_0_next_pc),
    .io_fcsr_rm                               (_csr_io_fcsr_rm),	// @[core.scala:267:19]
    .io_fu_types                              (_jmp_unit_io_fu_types),
    .io_iresp_valid                           (_jmp_unit_io_iresp_valid),
    .io_iresp_bits_uop_rob_idx                (_jmp_unit_io_iresp_bits_uop_rob_idx),
    .io_iresp_bits_uop_pdst                   (_jmp_unit_io_iresp_bits_uop_pdst),
    .io_iresp_bits_uop_bypassable             (_jmp_unit_io_iresp_bits_uop_bypassable),
    .io_iresp_bits_uop_is_amo                 (_jmp_unit_io_iresp_bits_uop_is_amo),
    .io_iresp_bits_uop_uses_stq               (_jmp_unit_io_iresp_bits_uop_uses_stq),
    .io_iresp_bits_uop_dst_rtype              (_jmp_unit_io_iresp_bits_uop_dst_rtype),
    .io_iresp_bits_data                       (_jmp_unit_io_iresp_bits_data),
    .io_ll_fresp_valid                        (_jmp_unit_io_ll_fresp_valid),
    .io_ll_fresp_bits_uop_uopc                (_jmp_unit_io_ll_fresp_bits_uop_uopc),
    .io_ll_fresp_bits_uop_br_mask             (_jmp_unit_io_ll_fresp_bits_uop_br_mask),
    .io_ll_fresp_bits_uop_rob_idx             (_jmp_unit_io_ll_fresp_bits_uop_rob_idx),
    .io_ll_fresp_bits_uop_stq_idx             (_jmp_unit_io_ll_fresp_bits_uop_stq_idx),
    .io_ll_fresp_bits_uop_pdst                (_jmp_unit_io_ll_fresp_bits_uop_pdst),
    .io_ll_fresp_bits_uop_is_amo              (_jmp_unit_io_ll_fresp_bits_uop_is_amo),
    .io_ll_fresp_bits_uop_uses_stq            (_jmp_unit_io_ll_fresp_bits_uop_uses_stq),
    .io_ll_fresp_bits_uop_dst_rtype           (_jmp_unit_io_ll_fresp_bits_uop_dst_rtype),
    .io_ll_fresp_bits_uop_fp_val              (_jmp_unit_io_ll_fresp_bits_uop_fp_val),
    .io_ll_fresp_bits_data                    (_jmp_unit_io_ll_fresp_bits_data),
    .io_ll_fresp_bits_predicated              (_jmp_unit_io_ll_fresp_bits_predicated),
    .io_ll_fresp_bits_fflags_valid            (_jmp_unit_io_ll_fresp_bits_fflags_valid),
    .io_ll_fresp_bits_fflags_bits_uop_rob_idx (_jmp_unit_io_ll_fresp_bits_fflags_bits_uop_rob_idx),
    .io_ll_fresp_bits_fflags_bits_flags       (_jmp_unit_io_ll_fresp_bits_fflags_bits_flags),
    .io_bypass_0_valid                        (_jmp_unit_io_bypass_0_valid),
    .io_bypass_0_bits_uop_pdst                (_jmp_unit_io_bypass_0_bits_uop_pdst),
    .io_bypass_0_bits_uop_dst_rtype           (_jmp_unit_io_bypass_0_bits_uop_dst_rtype),
    .io_bypass_0_bits_data                    (_jmp_unit_io_bypass_0_bits_data),
    .io_bypass_1_valid                        (_jmp_unit_io_bypass_1_valid),
    .io_bypass_1_bits_uop_pdst                (_jmp_unit_io_bypass_1_bits_uop_pdst),
    .io_bypass_1_bits_uop_dst_rtype           (_jmp_unit_io_bypass_1_bits_uop_dst_rtype),
    .io_bypass_1_bits_data                    (_jmp_unit_io_bypass_1_bits_data),
    .io_bypass_2_valid                        (_jmp_unit_io_bypass_2_valid),
    .io_bypass_2_bits_uop_pdst                (_jmp_unit_io_bypass_2_bits_uop_pdst),
    .io_bypass_2_bits_uop_dst_rtype           (_jmp_unit_io_bypass_2_bits_uop_dst_rtype),
    .io_bypass_2_bits_data                    (_jmp_unit_io_bypass_2_bits_data),
    .io_brinfo_uop_is_rvc                     (_jmp_unit_io_brinfo_uop_is_rvc),
    .io_brinfo_uop_br_mask                    (_jmp_unit_io_brinfo_uop_br_mask),
    .io_brinfo_uop_br_tag                     (_jmp_unit_io_brinfo_uop_br_tag),
    .io_brinfo_uop_ftq_idx                    (_jmp_unit_io_brinfo_uop_ftq_idx),
    .io_brinfo_uop_edge_inst                  (_jmp_unit_io_brinfo_uop_edge_inst),
    .io_brinfo_uop_pc_lob                     (_jmp_unit_io_brinfo_uop_pc_lob),
    .io_brinfo_uop_rob_idx                    (_jmp_unit_io_brinfo_uop_rob_idx),
    .io_brinfo_uop_ldq_idx                    (_jmp_unit_io_brinfo_uop_ldq_idx),
    .io_brinfo_uop_stq_idx                    (_jmp_unit_io_brinfo_uop_stq_idx),
    .io_brinfo_valid                          (_jmp_unit_io_brinfo_valid),
    .io_brinfo_mispredict                     (_jmp_unit_io_brinfo_mispredict),
    .io_brinfo_taken                          (_jmp_unit_io_brinfo_taken),
    .io_brinfo_cfi_type                       (_jmp_unit_io_brinfo_cfi_type),
    .io_brinfo_pc_sel                         (_jmp_unit_io_brinfo_pc_sel),
    .io_brinfo_jalr_target                    (_jmp_unit_io_brinfo_jalr_target),
    .io_brinfo_target_offset                  (_jmp_unit_io_brinfo_target_offset)
  );
  ALUExeUnit_2_boom csr_exe_unit (	// @[execution-units.scala:119:32]
    .clock                          (clock),
    .reset                          (reset),
    .io_req_valid                   (_iregister_read_io_exe_reqs_2_valid),	// @[core.scala:131:32]
    .io_req_bits_uop_uopc           (_iregister_read_io_exe_reqs_2_bits_uop_uopc),	// @[core.scala:131:32]
    .io_req_bits_uop_is_rvc         (_iregister_read_io_exe_reqs_2_bits_uop_is_rvc),	// @[core.scala:131:32]
    .io_req_bits_uop_fu_code        (_iregister_read_io_exe_reqs_2_bits_uop_fu_code),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_br_type   (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_br_type),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op1_sel   (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_op1_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op2_sel   (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_op2_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_imm_sel   (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_imm_sel),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_op_fcn    (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_op_fcn),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_fcn_dw    (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_fcn_dw),	// @[core.scala:131:32]
    .io_req_bits_uop_ctrl_csr_cmd   (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_csr_cmd),	// @[core.scala:131:32]
    .io_req_bits_uop_is_br          (_iregister_read_io_exe_reqs_2_bits_uop_is_br),	// @[core.scala:131:32]
    .io_req_bits_uop_is_jalr        (_iregister_read_io_exe_reqs_2_bits_uop_is_jalr),	// @[core.scala:131:32]
    .io_req_bits_uop_is_jal         (_iregister_read_io_exe_reqs_2_bits_uop_is_jal),	// @[core.scala:131:32]
    .io_req_bits_uop_is_sfb         (_iregister_read_io_exe_reqs_2_bits_uop_is_sfb),	// @[core.scala:131:32]
    .io_req_bits_uop_br_mask        (_iregister_read_io_exe_reqs_2_bits_uop_br_mask),	// @[core.scala:131:32]
    .io_req_bits_uop_br_tag         (_iregister_read_io_exe_reqs_2_bits_uop_br_tag),	// @[core.scala:131:32]
    .io_req_bits_uop_ftq_idx        (_iregister_read_io_exe_reqs_2_bits_uop_ftq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_edge_inst      (_iregister_read_io_exe_reqs_2_bits_uop_edge_inst),	// @[core.scala:131:32]
    .io_req_bits_uop_pc_lob         (_iregister_read_io_exe_reqs_2_bits_uop_pc_lob),	// @[core.scala:131:32]
    .io_req_bits_uop_taken          (_iregister_read_io_exe_reqs_2_bits_uop_taken),	// @[core.scala:131:32]
    .io_req_bits_uop_imm_packed     (_iregister_read_io_exe_reqs_2_bits_uop_imm_packed),	// @[core.scala:131:32]
    .io_req_bits_uop_rob_idx        (_iregister_read_io_exe_reqs_2_bits_uop_rob_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_ldq_idx        (_iregister_read_io_exe_reqs_2_bits_uop_ldq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_stq_idx        (_iregister_read_io_exe_reqs_2_bits_uop_stq_idx),	// @[core.scala:131:32]
    .io_req_bits_uop_pdst           (_iregister_read_io_exe_reqs_2_bits_uop_pdst),	// @[core.scala:131:32]
    .io_req_bits_uop_prs1           (_iregister_read_io_exe_reqs_2_bits_uop_prs1),	// @[core.scala:131:32]
    .io_req_bits_uop_bypassable     (_iregister_read_io_exe_reqs_2_bits_uop_bypassable),	// @[core.scala:131:32]
    .io_req_bits_uop_is_amo         (_iregister_read_io_exe_reqs_2_bits_uop_is_amo),	// @[core.scala:131:32]
    .io_req_bits_uop_uses_stq       (_iregister_read_io_exe_reqs_2_bits_uop_uses_stq),	// @[core.scala:131:32]
    .io_req_bits_uop_dst_rtype      (_iregister_read_io_exe_reqs_2_bits_uop_dst_rtype),	// @[core.scala:131:32]
    .io_req_bits_rs1_data           ({1'h0, _iregister_read_io_exe_reqs_2_bits_rs1_data}),	// @[core.scala:131:32, :1077:23]
    .io_req_bits_rs2_data           ({1'h0, _iregister_read_io_exe_reqs_2_bits_rs2_data}),	// @[core.scala:131:32, :1077:23]
    .io_req_bits_kill               (alu_exe_unit_io_req_bits_kill_REG_1),	// @[core.scala:1298:45]
    .io_brupdate_b1_resolve_mask    (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b1_mispredict_mask (b1_mispredict_mask),	// @[core.scala:196:93]
    .io_fu_types                    (_csr_exe_unit_io_fu_types),
    .io_iresp_valid                 (_csr_exe_unit_io_iresp_valid),
    .io_iresp_bits_uop_ctrl_csr_cmd (_csr_exe_unit_io_iresp_bits_uop_ctrl_csr_cmd),
    .io_iresp_bits_uop_csr_addr     (_csr_exe_unit_io_iresp_bits_uop_csr_addr),
    .io_iresp_bits_uop_rob_idx      (_csr_exe_unit_io_iresp_bits_uop_rob_idx),
    .io_iresp_bits_uop_pdst         (_csr_exe_unit_io_iresp_bits_uop_pdst),
    .io_iresp_bits_uop_bypassable   (_csr_exe_unit_io_iresp_bits_uop_bypassable),
    .io_iresp_bits_uop_is_amo       (_csr_exe_unit_io_iresp_bits_uop_is_amo),
    .io_iresp_bits_uop_uses_stq     (_csr_exe_unit_io_iresp_bits_uop_uses_stq),
    .io_iresp_bits_uop_dst_rtype    (_csr_exe_unit_io_iresp_bits_uop_dst_rtype),
    .io_iresp_bits_data             (_csr_exe_unit_io_iresp_bits_data),
    .io_bypass_0_valid              (_csr_exe_unit_io_bypass_0_valid),
    .io_bypass_0_bits_uop_pdst      (_csr_exe_unit_io_bypass_0_bits_uop_pdst),
    .io_bypass_0_bits_uop_dst_rtype (_csr_exe_unit_io_bypass_0_bits_uop_dst_rtype),
    .io_bypass_0_bits_data          (_csr_exe_unit_io_bypass_0_bits_data),
    .io_brinfo_uop_is_rvc           (_csr_exe_unit_io_brinfo_uop_is_rvc),
    .io_brinfo_uop_br_mask          (_csr_exe_unit_io_brinfo_uop_br_mask),
    .io_brinfo_uop_br_tag           (_csr_exe_unit_io_brinfo_uop_br_tag),
    .io_brinfo_uop_ftq_idx          (_csr_exe_unit_io_brinfo_uop_ftq_idx),
    .io_brinfo_uop_edge_inst        (_csr_exe_unit_io_brinfo_uop_edge_inst),
    .io_brinfo_uop_pc_lob           (_csr_exe_unit_io_brinfo_uop_pc_lob),
    .io_brinfo_uop_rob_idx          (_csr_exe_unit_io_brinfo_uop_rob_idx),
    .io_brinfo_uop_ldq_idx          (_csr_exe_unit_io_brinfo_uop_ldq_idx),
    .io_brinfo_uop_stq_idx          (_csr_exe_unit_io_brinfo_uop_stq_idx),
    .io_brinfo_valid                (_csr_exe_unit_io_brinfo_valid),
    .io_brinfo_mispredict           (_csr_exe_unit_io_brinfo_mispredict),
    .io_brinfo_taken                (_csr_exe_unit_io_brinfo_taken),
    .io_brinfo_cfi_type             (_csr_exe_unit_io_brinfo_cfi_type),
    .io_brinfo_pc_sel               (_csr_exe_unit_io_brinfo_pc_sel),
    .io_brinfo_target_offset        (_csr_exe_unit_io_brinfo_target_offset)
  );
  FpPipeline_boom fp_pipeline (	// @[core.scala:76:37]
    .clock                                     (clock),
    .reset                                     (reset),
    .io_brupdate_b1_resolve_mask               (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b1_mispredict_mask            (b1_mispredict_mask),	// @[core.scala:196:93]
    .io_flush_pipeline                         (REG_6),	// @[core.scala:1294:45]
    .io_fcsr_rm                                (_csr_io_fcsr_rm),	// @[core.scala:267:19]
    .io_dis_uops_0_valid                       (_dispatcher_io_dis_uops_2_0_valid),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uopc                   (_dispatcher_io_dis_uops_2_0_bits_uopc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_inst                   (_dispatcher_io_dis_uops_2_0_bits_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_inst             (_dispatcher_io_dis_uops_2_0_bits_debug_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_rvc                 (_dispatcher_io_dis_uops_2_0_bits_is_rvc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_pc               (_dispatcher_io_dis_uops_2_0_bits_debug_pc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_iq_type                (_dispatcher_io_dis_uops_2_0_bits_iq_type),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fu_code                (_dispatcher_io_dis_uops_2_0_bits_fu_code),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_br                  (_dispatcher_io_dis_uops_2_0_bits_is_br),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_jalr                (_dispatcher_io_dis_uops_2_0_bits_is_jalr),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_jal                 (_dispatcher_io_dis_uops_2_0_bits_is_jal),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_sfb                 (_dispatcher_io_dis_uops_2_0_bits_is_sfb),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_br_mask                (_dispatcher_io_dis_uops_2_0_bits_br_mask),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_br_tag                 (_dispatcher_io_dis_uops_2_0_bits_br_tag),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ftq_idx                (_dispatcher_io_dis_uops_2_0_bits_ftq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_edge_inst              (_dispatcher_io_dis_uops_2_0_bits_edge_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_pc_lob                 (_dispatcher_io_dis_uops_2_0_bits_pc_lob),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_taken                  (_dispatcher_io_dis_uops_2_0_bits_taken),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_imm_packed             (_dispatcher_io_dis_uops_2_0_bits_imm_packed),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_csr_addr               (_dispatcher_io_dis_uops_2_0_bits_csr_addr),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_rob_idx                (_dispatcher_io_dis_uops_2_0_bits_rob_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldq_idx                (_dispatcher_io_dis_uops_2_0_bits_ldq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_stq_idx                (_dispatcher_io_dis_uops_2_0_bits_stq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_rxq_idx                (_dispatcher_io_dis_uops_2_0_bits_rxq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_pdst                   (_dispatcher_io_dis_uops_2_0_bits_pdst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs1                   (_dispatcher_io_dis_uops_2_0_bits_prs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs2                   (_dispatcher_io_dis_uops_2_0_bits_prs2),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs3                   (_dispatcher_io_dis_uops_2_0_bits_prs3),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs1_busy              (_dispatcher_io_dis_uops_2_0_bits_prs1_busy),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs2_busy              (_dispatcher_io_dis_uops_2_0_bits_prs2_busy),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs3_busy              (_dispatcher_io_dis_uops_2_0_bits_prs3_busy),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_stale_pdst             (_dispatcher_io_dis_uops_2_0_bits_stale_pdst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_exception              (_dispatcher_io_dis_uops_2_0_bits_exception),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_exc_cause              (_dispatcher_io_dis_uops_2_0_bits_exc_cause),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bypassable             (_dispatcher_io_dis_uops_2_0_bits_bypassable),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_cmd                (_dispatcher_io_dis_uops_2_0_bits_mem_cmd),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_size               (_dispatcher_io_dis_uops_2_0_bits_mem_size),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_signed             (_dispatcher_io_dis_uops_2_0_bits_mem_signed),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_fence               (_dispatcher_io_dis_uops_2_0_bits_is_fence),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_fencei              (_dispatcher_io_dis_uops_2_0_bits_is_fencei),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_amo                 (_dispatcher_io_dis_uops_2_0_bits_is_amo),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uses_ldq               (_dispatcher_io_dis_uops_2_0_bits_uses_ldq),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uses_stq               (_dispatcher_io_dis_uops_2_0_bits_uses_stq),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_sys_pc2epc          (_dispatcher_io_dis_uops_2_0_bits_is_sys_pc2epc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_unique              (_dispatcher_io_dis_uops_2_0_bits_is_unique),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_flush_on_commit        (_dispatcher_io_dis_uops_2_0_bits_flush_on_commit),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst_is_rs1            (_dispatcher_io_dis_uops_2_0_bits_ldst_is_rs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst                   (_dispatcher_io_dis_uops_2_0_bits_ldst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs1                   (_dispatcher_io_dis_uops_2_0_bits_lrs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs2                   (_dispatcher_io_dis_uops_2_0_bits_lrs2),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs3                   (_dispatcher_io_dis_uops_2_0_bits_lrs3),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst_val               (_dispatcher_io_dis_uops_2_0_bits_ldst_val),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_dst_rtype              (_dispatcher_io_dis_uops_2_0_bits_dst_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs1_rtype             (_dispatcher_io_dis_uops_2_0_bits_lrs1_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs2_rtype             (_dispatcher_io_dis_uops_2_0_bits_lrs2_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_frs3_en                (_dispatcher_io_dis_uops_2_0_bits_frs3_en),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fp_val                 (_dispatcher_io_dis_uops_2_0_bits_fp_val),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fp_single              (_dispatcher_io_dis_uops_2_0_bits_fp_single),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_pf_if             (_dispatcher_io_dis_uops_2_0_bits_xcpt_pf_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_ae_if             (_dispatcher_io_dis_uops_2_0_bits_xcpt_ae_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_ma_if             (_dispatcher_io_dis_uops_2_0_bits_xcpt_ma_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bp_debug_if            (_dispatcher_io_dis_uops_2_0_bits_bp_debug_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bp_xcpt_if             (_dispatcher_io_dis_uops_2_0_bits_bp_xcpt_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_fsrc             (_dispatcher_io_dis_uops_2_0_bits_debug_fsrc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_tsrc             (_dispatcher_io_dis_uops_2_0_bits_debug_tsrc),	// @[core.scala:110:32]
    .io_dis_uops_1_valid                       (_dispatcher_io_dis_uops_2_1_valid),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uopc                   (_dispatcher_io_dis_uops_2_1_bits_uopc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_inst                   (_dispatcher_io_dis_uops_2_1_bits_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_inst             (_dispatcher_io_dis_uops_2_1_bits_debug_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_rvc                 (_dispatcher_io_dis_uops_2_1_bits_is_rvc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_pc               (_dispatcher_io_dis_uops_2_1_bits_debug_pc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_iq_type                (_dispatcher_io_dis_uops_2_1_bits_iq_type),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fu_code                (_dispatcher_io_dis_uops_2_1_bits_fu_code),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_br                  (_dispatcher_io_dis_uops_2_1_bits_is_br),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_jalr                (_dispatcher_io_dis_uops_2_1_bits_is_jalr),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_jal                 (_dispatcher_io_dis_uops_2_1_bits_is_jal),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_sfb                 (_dispatcher_io_dis_uops_2_1_bits_is_sfb),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_br_mask                (_dispatcher_io_dis_uops_2_1_bits_br_mask),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_br_tag                 (_dispatcher_io_dis_uops_2_1_bits_br_tag),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ftq_idx                (_dispatcher_io_dis_uops_2_1_bits_ftq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_edge_inst              (_dispatcher_io_dis_uops_2_1_bits_edge_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_pc_lob                 (_dispatcher_io_dis_uops_2_1_bits_pc_lob),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_taken                  (_dispatcher_io_dis_uops_2_1_bits_taken),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_imm_packed             (_dispatcher_io_dis_uops_2_1_bits_imm_packed),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_csr_addr               (_dispatcher_io_dis_uops_2_1_bits_csr_addr),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_rob_idx                (_dispatcher_io_dis_uops_2_1_bits_rob_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldq_idx                (_dispatcher_io_dis_uops_2_1_bits_ldq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_stq_idx                (_dispatcher_io_dis_uops_2_1_bits_stq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_rxq_idx                (_dispatcher_io_dis_uops_2_1_bits_rxq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_pdst                   (_dispatcher_io_dis_uops_2_1_bits_pdst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs1                   (_dispatcher_io_dis_uops_2_1_bits_prs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs2                   (_dispatcher_io_dis_uops_2_1_bits_prs2),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs3                   (_dispatcher_io_dis_uops_2_1_bits_prs3),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs1_busy              (_dispatcher_io_dis_uops_2_1_bits_prs1_busy),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs2_busy              (_dispatcher_io_dis_uops_2_1_bits_prs2_busy),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs3_busy              (_dispatcher_io_dis_uops_2_1_bits_prs3_busy),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_stale_pdst             (_dispatcher_io_dis_uops_2_1_bits_stale_pdst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_exception              (_dispatcher_io_dis_uops_2_1_bits_exception),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_exc_cause              (_dispatcher_io_dis_uops_2_1_bits_exc_cause),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bypassable             (_dispatcher_io_dis_uops_2_1_bits_bypassable),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_cmd                (_dispatcher_io_dis_uops_2_1_bits_mem_cmd),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_size               (_dispatcher_io_dis_uops_2_1_bits_mem_size),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_signed             (_dispatcher_io_dis_uops_2_1_bits_mem_signed),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_fence               (_dispatcher_io_dis_uops_2_1_bits_is_fence),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_fencei              (_dispatcher_io_dis_uops_2_1_bits_is_fencei),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_amo                 (_dispatcher_io_dis_uops_2_1_bits_is_amo),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uses_ldq               (_dispatcher_io_dis_uops_2_1_bits_uses_ldq),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uses_stq               (_dispatcher_io_dis_uops_2_1_bits_uses_stq),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_sys_pc2epc          (_dispatcher_io_dis_uops_2_1_bits_is_sys_pc2epc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_unique              (_dispatcher_io_dis_uops_2_1_bits_is_unique),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_flush_on_commit        (_dispatcher_io_dis_uops_2_1_bits_flush_on_commit),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst_is_rs1            (_dispatcher_io_dis_uops_2_1_bits_ldst_is_rs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst                   (_dispatcher_io_dis_uops_2_1_bits_ldst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs1                   (_dispatcher_io_dis_uops_2_1_bits_lrs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs2                   (_dispatcher_io_dis_uops_2_1_bits_lrs2),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs3                   (_dispatcher_io_dis_uops_2_1_bits_lrs3),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst_val               (_dispatcher_io_dis_uops_2_1_bits_ldst_val),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_dst_rtype              (_dispatcher_io_dis_uops_2_1_bits_dst_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs1_rtype             (_dispatcher_io_dis_uops_2_1_bits_lrs1_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs2_rtype             (_dispatcher_io_dis_uops_2_1_bits_lrs2_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_frs3_en                (_dispatcher_io_dis_uops_2_1_bits_frs3_en),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fp_val                 (_dispatcher_io_dis_uops_2_1_bits_fp_val),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fp_single              (_dispatcher_io_dis_uops_2_1_bits_fp_single),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_pf_if             (_dispatcher_io_dis_uops_2_1_bits_xcpt_pf_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_ae_if             (_dispatcher_io_dis_uops_2_1_bits_xcpt_ae_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_ma_if             (_dispatcher_io_dis_uops_2_1_bits_xcpt_ma_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bp_debug_if            (_dispatcher_io_dis_uops_2_1_bits_bp_debug_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bp_xcpt_if             (_dispatcher_io_dis_uops_2_1_bits_bp_xcpt_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_fsrc             (_dispatcher_io_dis_uops_2_1_bits_debug_fsrc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_tsrc             (_dispatcher_io_dis_uops_2_1_bits_debug_tsrc),	// @[core.scala:110:32]
    .io_ll_wports_0_valid                      (_mem_units_0_io_ll_fresp_valid),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_uopc              (_mem_units_0_io_ll_fresp_bits_uop_uopc),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_br_mask           (_mem_units_0_io_ll_fresp_bits_uop_br_mask),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_rob_idx           (_mem_units_0_io_ll_fresp_bits_uop_rob_idx),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_stq_idx           (_mem_units_0_io_ll_fresp_bits_uop_stq_idx),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_pdst              (_mem_units_0_io_ll_fresp_bits_uop_pdst),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_mem_size          (_mem_units_0_io_ll_fresp_bits_uop_mem_size),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_is_amo            (_mem_units_0_io_ll_fresp_bits_uop_is_amo),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_uses_stq          (_mem_units_0_io_ll_fresp_bits_uop_uses_stq),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_dst_rtype         (_mem_units_0_io_ll_fresp_bits_uop_dst_rtype),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_uop_fp_val            (_mem_units_0_io_ll_fresp_bits_uop_fp_val),	// @[execution-units.scala:108:30]
    .io_ll_wports_0_bits_data                  (_mem_units_0_io_ll_fresp_bits_data),	// @[execution-units.scala:108:30]
    .io_from_int_valid                         (_jmp_unit_io_ll_fresp_valid),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_uopc                 (_jmp_unit_io_ll_fresp_bits_uop_uopc),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_br_mask              (_jmp_unit_io_ll_fresp_bits_uop_br_mask),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_rob_idx              (_jmp_unit_io_ll_fresp_bits_uop_rob_idx),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_stq_idx              (_jmp_unit_io_ll_fresp_bits_uop_stq_idx),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_pdst                 (_jmp_unit_io_ll_fresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_is_amo               (_jmp_unit_io_ll_fresp_bits_uop_is_amo),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_uses_stq             (_jmp_unit_io_ll_fresp_bits_uop_uses_stq),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_dst_rtype            (_jmp_unit_io_ll_fresp_bits_uop_dst_rtype),	// @[execution-units.scala:119:32]
    .io_from_int_bits_uop_fp_val               (_jmp_unit_io_ll_fresp_bits_uop_fp_val),	// @[execution-units.scala:119:32]
    .io_from_int_bits_data                     (_jmp_unit_io_ll_fresp_bits_data),	// @[execution-units.scala:119:32]
    .io_from_int_bits_predicated               (_jmp_unit_io_ll_fresp_bits_predicated),	// @[execution-units.scala:119:32]
    .io_from_int_bits_fflags_valid             (_jmp_unit_io_ll_fresp_bits_fflags_valid),	// @[execution-units.scala:119:32]
    .io_from_int_bits_fflags_bits_uop_rob_idx  (_jmp_unit_io_ll_fresp_bits_fflags_bits_uop_rob_idx),	// @[execution-units.scala:119:32]
    .io_from_int_bits_fflags_bits_flags        (_jmp_unit_io_ll_fresp_bits_fflags_bits_flags),	// @[execution-units.scala:119:32]
    .io_to_sdq_ready                           (io_lsu_fp_stdata_ready),
    .io_to_int_ready                           (_ll_wbarb_io_in_1_ready),	// @[core.scala:128:32]
    .io_dis_uops_0_ready                       (_fp_pipeline_io_dis_uops_0_ready),
    .io_dis_uops_1_ready                       (_fp_pipeline_io_dis_uops_1_ready),
    .io_from_int_ready                         (_fp_pipeline_io_from_int_ready),
    .io_to_sdq_valid                           (io_lsu_fp_stdata_valid),
    .io_to_sdq_bits_uop_br_mask                (io_lsu_fp_stdata_bits_uop_br_mask),
    .io_to_sdq_bits_uop_rob_idx                (io_lsu_fp_stdata_bits_uop_rob_idx),
    .io_to_sdq_bits_uop_stq_idx                (io_lsu_fp_stdata_bits_uop_stq_idx),
    .io_to_sdq_bits_data                       (io_lsu_fp_stdata_bits_data),
    .io_to_int_valid                           (_fp_pipeline_io_to_int_valid),
    .io_to_int_bits_uop_rob_idx                (_fp_pipeline_io_to_int_bits_uop_rob_idx),
    .io_to_int_bits_uop_pdst                   (_fp_pipeline_io_to_int_bits_uop_pdst),
    .io_to_int_bits_uop_is_amo                 (_fp_pipeline_io_to_int_bits_uop_is_amo),
    .io_to_int_bits_uop_uses_stq               (_fp_pipeline_io_to_int_bits_uop_uses_stq),
    .io_to_int_bits_uop_dst_rtype              (_fp_pipeline_io_to_int_bits_uop_dst_rtype),
    .io_to_int_bits_data                       (_fp_pipeline_io_to_int_bits_data),
    .io_to_int_bits_predicated                 (_fp_pipeline_io_to_int_bits_predicated),
    .io_wakeups_0_valid                        (_fp_pipeline_io_wakeups_0_valid),
    .io_wakeups_0_bits_uop_rob_idx             (_fp_pipeline_io_wakeups_0_bits_uop_rob_idx),
    .io_wakeups_0_bits_uop_pdst                (_fp_pipeline_io_wakeups_0_bits_uop_pdst),
    .io_wakeups_0_bits_uop_dst_rtype           (_fp_pipeline_io_wakeups_0_bits_uop_dst_rtype),
    .io_wakeups_0_bits_uop_fp_val              (_fp_pipeline_io_wakeups_0_bits_uop_fp_val),
    .io_wakeups_0_bits_predicated              (_fp_pipeline_io_wakeups_0_bits_predicated),
    .io_wakeups_0_bits_fflags_valid            (_fp_pipeline_io_wakeups_0_bits_fflags_valid),
    .io_wakeups_0_bits_fflags_bits_uop_rob_idx (_fp_pipeline_io_wakeups_0_bits_fflags_bits_uop_rob_idx),
    .io_wakeups_0_bits_fflags_bits_flags       (_fp_pipeline_io_wakeups_0_bits_fflags_bits_flags),
    .io_wakeups_1_valid                        (_fp_pipeline_io_wakeups_1_valid),
    .io_wakeups_1_bits_uop_rob_idx             (_fp_pipeline_io_wakeups_1_bits_uop_rob_idx),
    .io_wakeups_1_bits_uop_pdst                (_fp_pipeline_io_wakeups_1_bits_uop_pdst),
    .io_wakeups_1_bits_uop_dst_rtype           (_fp_pipeline_io_wakeups_1_bits_uop_dst_rtype),
    .io_wakeups_1_bits_uop_fp_val              (_fp_pipeline_io_wakeups_1_bits_uop_fp_val),
    .io_wakeups_1_bits_fflags_valid            (_fp_pipeline_io_wakeups_1_bits_fflags_valid),
    .io_wakeups_1_bits_fflags_bits_uop_rob_idx (_fp_pipeline_io_wakeups_1_bits_fflags_bits_uop_rob_idx),
    .io_wakeups_1_bits_fflags_bits_flags       (_fp_pipeline_io_wakeups_1_bits_fflags_bits_flags),
    .io_debug_wb_wdata_0                       (_fp_pipeline_io_debug_wb_wdata_0),
    .io_debug_wb_wdata_1                       (_fp_pipeline_io_debug_wb_wdata_1)
  );
  DecodeUnit_boom decode_units_0 (	// @[core.scala:97:79]
    .io_enq_uop_inst              (io_ifu_fetchpacket_bits_uops_0_bits_inst),
    .io_enq_uop_debug_inst        (io_ifu_fetchpacket_bits_uops_0_bits_debug_inst),
    .io_enq_uop_is_rvc            (io_ifu_fetchpacket_bits_uops_0_bits_is_rvc),
    .io_enq_uop_debug_pc          (io_ifu_fetchpacket_bits_uops_0_bits_debug_pc),
    .io_enq_uop_ctrl_br_type      (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_br_type),
    .io_enq_uop_ctrl_op1_sel      (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel),
    .io_enq_uop_ctrl_op2_sel      (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel),
    .io_enq_uop_ctrl_imm_sel      (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel),
    .io_enq_uop_ctrl_op_fcn       (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn),
    .io_enq_uop_ctrl_fcn_dw       (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw),
    .io_enq_uop_ctrl_csr_cmd      (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd),
    .io_enq_uop_ctrl_is_load      (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_load),
    .io_enq_uop_ctrl_is_sta       (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_sta),
    .io_enq_uop_ctrl_is_std       (io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_std),
    .io_enq_uop_iw_state          (io_ifu_fetchpacket_bits_uops_0_bits_iw_state),
    .io_enq_uop_iw_p1_poisoned    (io_ifu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned),
    .io_enq_uop_iw_p2_poisoned    (io_ifu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned),
    .io_enq_uop_is_sfb            (io_ifu_fetchpacket_bits_uops_0_bits_is_sfb),
    .io_enq_uop_ftq_idx           (io_ifu_fetchpacket_bits_uops_0_bits_ftq_idx),
    .io_enq_uop_edge_inst         (io_ifu_fetchpacket_bits_uops_0_bits_edge_inst),
    .io_enq_uop_pc_lob            (io_ifu_fetchpacket_bits_uops_0_bits_pc_lob),
    .io_enq_uop_taken             (io_ifu_fetchpacket_bits_uops_0_bits_taken),
    .io_enq_uop_csr_addr          (io_ifu_fetchpacket_bits_uops_0_bits_csr_addr),
    .io_enq_uop_rxq_idx           (io_ifu_fetchpacket_bits_uops_0_bits_rxq_idx),
    .io_enq_uop_xcpt_pf_if        (io_ifu_fetchpacket_bits_uops_0_bits_xcpt_pf_if),
    .io_enq_uop_xcpt_ae_if        (io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ae_if),
    .io_enq_uop_xcpt_ma_if        (io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ma_if),
    .io_enq_uop_bp_debug_if       (io_ifu_fetchpacket_bits_uops_0_bits_bp_debug_if),
    .io_enq_uop_bp_xcpt_if        (io_ifu_fetchpacket_bits_uops_0_bits_bp_xcpt_if),
    .io_enq_uop_debug_fsrc        (io_ifu_fetchpacket_bits_uops_0_bits_debug_fsrc),
    .io_enq_uop_debug_tsrc        (io_ifu_fetchpacket_bits_uops_0_bits_debug_tsrc),
    .io_csr_decode_fp_illegal     (_csr_io_decode_0_fp_illegal),	// @[core.scala:267:19]
    .io_csr_decode_read_illegal   (_csr_io_decode_0_read_illegal),	// @[core.scala:267:19]
    .io_csr_decode_write_illegal  (_csr_io_decode_0_write_illegal),	// @[core.scala:267:19]
    .io_csr_decode_write_flush    (_csr_io_decode_0_write_flush),	// @[core.scala:267:19]
    .io_csr_decode_system_illegal (_csr_io_decode_0_system_illegal),	// @[core.scala:267:19]
    .io_interrupt                 (_csr_io_interrupt),	// @[core.scala:267:19]
    .io_interrupt_cause           (_csr_io_interrupt_cause),	// @[core.scala:267:19]
    .io_deq_uop_uopc              (_decode_units_0_io_deq_uop_uopc),
    .io_deq_uop_inst              (_decode_units_0_io_deq_uop_inst),
    .io_deq_uop_debug_inst        (_decode_units_0_io_deq_uop_debug_inst),
    .io_deq_uop_is_rvc            (_decode_units_0_io_deq_uop_is_rvc),
    .io_deq_uop_debug_pc          (_decode_units_0_io_deq_uop_debug_pc),
    .io_deq_uop_iq_type           (_decode_units_0_io_deq_uop_iq_type),
    .io_deq_uop_fu_code           (_decode_units_0_io_deq_uop_fu_code),
    .io_deq_uop_ctrl_br_type      (_decode_units_0_io_deq_uop_ctrl_br_type),
    .io_deq_uop_ctrl_op1_sel      (_decode_units_0_io_deq_uop_ctrl_op1_sel),
    .io_deq_uop_ctrl_op2_sel      (_decode_units_0_io_deq_uop_ctrl_op2_sel),
    .io_deq_uop_ctrl_imm_sel      (_decode_units_0_io_deq_uop_ctrl_imm_sel),
    .io_deq_uop_ctrl_op_fcn       (_decode_units_0_io_deq_uop_ctrl_op_fcn),
    .io_deq_uop_ctrl_fcn_dw       (_decode_units_0_io_deq_uop_ctrl_fcn_dw),
    .io_deq_uop_ctrl_csr_cmd      (_decode_units_0_io_deq_uop_ctrl_csr_cmd),
    .io_deq_uop_ctrl_is_load      (_decode_units_0_io_deq_uop_ctrl_is_load),
    .io_deq_uop_ctrl_is_sta       (_decode_units_0_io_deq_uop_ctrl_is_sta),
    .io_deq_uop_ctrl_is_std       (_decode_units_0_io_deq_uop_ctrl_is_std),
    .io_deq_uop_iw_state          (_decode_units_0_io_deq_uop_iw_state),
    .io_deq_uop_iw_p1_poisoned    (_decode_units_0_io_deq_uop_iw_p1_poisoned),
    .io_deq_uop_iw_p2_poisoned    (_decode_units_0_io_deq_uop_iw_p2_poisoned),
    .io_deq_uop_is_br             (_decode_units_0_io_deq_uop_is_br),
    .io_deq_uop_is_jalr           (_decode_units_0_io_deq_uop_is_jalr),
    .io_deq_uop_is_jal            (_decode_units_0_io_deq_uop_is_jal),
    .io_deq_uop_is_sfb            (_decode_units_0_io_deq_uop_is_sfb),
    .io_deq_uop_ftq_idx           (_decode_units_0_io_deq_uop_ftq_idx),
    .io_deq_uop_edge_inst         (_decode_units_0_io_deq_uop_edge_inst),
    .io_deq_uop_pc_lob            (_decode_units_0_io_deq_uop_pc_lob),
    .io_deq_uop_taken             (_decode_units_0_io_deq_uop_taken),
    .io_deq_uop_imm_packed        (_decode_units_0_io_deq_uop_imm_packed),
    .io_deq_uop_csr_addr          (_decode_units_0_io_deq_uop_csr_addr),
    .io_deq_uop_rxq_idx           (_decode_units_0_io_deq_uop_rxq_idx),
    .io_deq_uop_exception         (_decode_units_0_io_deq_uop_exception),
    .io_deq_uop_exc_cause         (_decode_units_0_io_deq_uop_exc_cause),
    .io_deq_uop_bypassable        (_decode_units_0_io_deq_uop_bypassable),
    .io_deq_uop_mem_cmd           (_decode_units_0_io_deq_uop_mem_cmd),
    .io_deq_uop_mem_size          (_decode_units_0_io_deq_uop_mem_size),
    .io_deq_uop_mem_signed        (_decode_units_0_io_deq_uop_mem_signed),
    .io_deq_uop_is_fence          (_decode_units_0_io_deq_uop_is_fence),
    .io_deq_uop_is_fencei         (_decode_units_0_io_deq_uop_is_fencei),
    .io_deq_uop_is_amo            (_decode_units_0_io_deq_uop_is_amo),
    .io_deq_uop_uses_ldq          (_decode_units_0_io_deq_uop_uses_ldq),
    .io_deq_uop_uses_stq          (_decode_units_0_io_deq_uop_uses_stq),
    .io_deq_uop_is_sys_pc2epc     (_decode_units_0_io_deq_uop_is_sys_pc2epc),
    .io_deq_uop_is_unique         (_decode_units_0_io_deq_uop_is_unique),
    .io_deq_uop_flush_on_commit   (_decode_units_0_io_deq_uop_flush_on_commit),
    .io_deq_uop_ldst              (_decode_units_0_io_deq_uop_ldst),
    .io_deq_uop_lrs1              (_decode_units_0_io_deq_uop_lrs1),
    .io_deq_uop_lrs2              (_decode_units_0_io_deq_uop_lrs2),
    .io_deq_uop_lrs3              (_decode_units_0_io_deq_uop_lrs3),
    .io_deq_uop_ldst_val          (_decode_units_0_io_deq_uop_ldst_val),
    .io_deq_uop_dst_rtype         (_decode_units_0_io_deq_uop_dst_rtype),
    .io_deq_uop_lrs1_rtype        (_decode_units_0_io_deq_uop_lrs1_rtype),
    .io_deq_uop_lrs2_rtype        (_decode_units_0_io_deq_uop_lrs2_rtype),
    .io_deq_uop_frs3_en           (_decode_units_0_io_deq_uop_frs3_en),
    .io_deq_uop_fp_val            (_decode_units_0_io_deq_uop_fp_val),
    .io_deq_uop_fp_single         (_decode_units_0_io_deq_uop_fp_single),
    .io_deq_uop_xcpt_pf_if        (_decode_units_0_io_deq_uop_xcpt_pf_if),
    .io_deq_uop_xcpt_ae_if        (_decode_units_0_io_deq_uop_xcpt_ae_if),
    .io_deq_uop_xcpt_ma_if        (_decode_units_0_io_deq_uop_xcpt_ma_if),
    .io_deq_uop_bp_debug_if       (_decode_units_0_io_deq_uop_bp_debug_if),
    .io_deq_uop_bp_xcpt_if        (_decode_units_0_io_deq_uop_bp_xcpt_if),
    .io_deq_uop_debug_fsrc        (_decode_units_0_io_deq_uop_debug_fsrc),
    .io_deq_uop_debug_tsrc        (_decode_units_0_io_deq_uop_debug_tsrc),
    .io_csr_decode_inst           (_decode_units_0_io_csr_decode_inst)
  );
  DecodeUnit_boom decode_units_1 (	// @[core.scala:97:79]
    .io_enq_uop_inst              (io_ifu_fetchpacket_bits_uops_1_bits_inst),
    .io_enq_uop_debug_inst        (io_ifu_fetchpacket_bits_uops_1_bits_debug_inst),
    .io_enq_uop_is_rvc            (io_ifu_fetchpacket_bits_uops_1_bits_is_rvc),
    .io_enq_uop_debug_pc          (io_ifu_fetchpacket_bits_uops_1_bits_debug_pc),
    .io_enq_uop_ctrl_br_type      (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_br_type),
    .io_enq_uop_ctrl_op1_sel      (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel),
    .io_enq_uop_ctrl_op2_sel      (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel),
    .io_enq_uop_ctrl_imm_sel      (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel),
    .io_enq_uop_ctrl_op_fcn       (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn),
    .io_enq_uop_ctrl_fcn_dw       (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw),
    .io_enq_uop_ctrl_csr_cmd      (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd),
    .io_enq_uop_ctrl_is_load      (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_load),
    .io_enq_uop_ctrl_is_sta       (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_sta),
    .io_enq_uop_ctrl_is_std       (io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_std),
    .io_enq_uop_iw_state          (io_ifu_fetchpacket_bits_uops_1_bits_iw_state),
    .io_enq_uop_iw_p1_poisoned    (io_ifu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned),
    .io_enq_uop_iw_p2_poisoned    (io_ifu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned),
    .io_enq_uop_is_sfb            (io_ifu_fetchpacket_bits_uops_1_bits_is_sfb),
    .io_enq_uop_ftq_idx           (io_ifu_fetchpacket_bits_uops_1_bits_ftq_idx),
    .io_enq_uop_edge_inst         (io_ifu_fetchpacket_bits_uops_1_bits_edge_inst),
    .io_enq_uop_pc_lob            (io_ifu_fetchpacket_bits_uops_1_bits_pc_lob),
    .io_enq_uop_taken             (io_ifu_fetchpacket_bits_uops_1_bits_taken),
    .io_enq_uop_csr_addr          (io_ifu_fetchpacket_bits_uops_1_bits_csr_addr),
    .io_enq_uop_rxq_idx           (io_ifu_fetchpacket_bits_uops_1_bits_rxq_idx),
    .io_enq_uop_xcpt_pf_if        (io_ifu_fetchpacket_bits_uops_1_bits_xcpt_pf_if),
    .io_enq_uop_xcpt_ae_if        (io_ifu_fetchpacket_bits_uops_1_bits_xcpt_ae_if),
    .io_enq_uop_xcpt_ma_if        (io_ifu_fetchpacket_bits_uops_1_bits_xcpt_ma_if),
    .io_enq_uop_bp_debug_if       (io_ifu_fetchpacket_bits_uops_1_bits_bp_debug_if),
    .io_enq_uop_bp_xcpt_if        (io_ifu_fetchpacket_bits_uops_1_bits_bp_xcpt_if),
    .io_enq_uop_debug_fsrc        (io_ifu_fetchpacket_bits_uops_1_bits_debug_fsrc),
    .io_enq_uop_debug_tsrc        (io_ifu_fetchpacket_bits_uops_1_bits_debug_tsrc),
    .io_csr_decode_fp_illegal     (_csr_io_decode_1_fp_illegal),	// @[core.scala:267:19]
    .io_csr_decode_read_illegal   (_csr_io_decode_1_read_illegal),	// @[core.scala:267:19]
    .io_csr_decode_write_illegal  (_csr_io_decode_1_write_illegal),	// @[core.scala:267:19]
    .io_csr_decode_write_flush    (_csr_io_decode_1_write_flush),	// @[core.scala:267:19]
    .io_csr_decode_system_illegal (_csr_io_decode_1_system_illegal),	// @[core.scala:267:19]
    .io_interrupt                 (_csr_io_interrupt),	// @[core.scala:267:19]
    .io_interrupt_cause           (_csr_io_interrupt_cause),	// @[core.scala:267:19]
    .io_deq_uop_uopc              (_decode_units_1_io_deq_uop_uopc),
    .io_deq_uop_inst              (_decode_units_1_io_deq_uop_inst),
    .io_deq_uop_debug_inst        (_decode_units_1_io_deq_uop_debug_inst),
    .io_deq_uop_is_rvc            (_decode_units_1_io_deq_uop_is_rvc),
    .io_deq_uop_debug_pc          (_decode_units_1_io_deq_uop_debug_pc),
    .io_deq_uop_iq_type           (_decode_units_1_io_deq_uop_iq_type),
    .io_deq_uop_fu_code           (_decode_units_1_io_deq_uop_fu_code),
    .io_deq_uop_ctrl_br_type      (_decode_units_1_io_deq_uop_ctrl_br_type),
    .io_deq_uop_ctrl_op1_sel      (_decode_units_1_io_deq_uop_ctrl_op1_sel),
    .io_deq_uop_ctrl_op2_sel      (_decode_units_1_io_deq_uop_ctrl_op2_sel),
    .io_deq_uop_ctrl_imm_sel      (_decode_units_1_io_deq_uop_ctrl_imm_sel),
    .io_deq_uop_ctrl_op_fcn       (_decode_units_1_io_deq_uop_ctrl_op_fcn),
    .io_deq_uop_ctrl_fcn_dw       (_decode_units_1_io_deq_uop_ctrl_fcn_dw),
    .io_deq_uop_ctrl_csr_cmd      (_decode_units_1_io_deq_uop_ctrl_csr_cmd),
    .io_deq_uop_ctrl_is_load      (_decode_units_1_io_deq_uop_ctrl_is_load),
    .io_deq_uop_ctrl_is_sta       (_decode_units_1_io_deq_uop_ctrl_is_sta),
    .io_deq_uop_ctrl_is_std       (_decode_units_1_io_deq_uop_ctrl_is_std),
    .io_deq_uop_iw_state          (_decode_units_1_io_deq_uop_iw_state),
    .io_deq_uop_iw_p1_poisoned    (_decode_units_1_io_deq_uop_iw_p1_poisoned),
    .io_deq_uop_iw_p2_poisoned    (_decode_units_1_io_deq_uop_iw_p2_poisoned),
    .io_deq_uop_is_br             (_decode_units_1_io_deq_uop_is_br),
    .io_deq_uop_is_jalr           (_decode_units_1_io_deq_uop_is_jalr),
    .io_deq_uop_is_jal            (_decode_units_1_io_deq_uop_is_jal),
    .io_deq_uop_is_sfb            (_decode_units_1_io_deq_uop_is_sfb),
    .io_deq_uop_ftq_idx           (_decode_units_1_io_deq_uop_ftq_idx),
    .io_deq_uop_edge_inst         (_decode_units_1_io_deq_uop_edge_inst),
    .io_deq_uop_pc_lob            (_decode_units_1_io_deq_uop_pc_lob),
    .io_deq_uop_taken             (_decode_units_1_io_deq_uop_taken),
    .io_deq_uop_imm_packed        (_decode_units_1_io_deq_uop_imm_packed),
    .io_deq_uop_csr_addr          (_decode_units_1_io_deq_uop_csr_addr),
    .io_deq_uop_rxq_idx           (_decode_units_1_io_deq_uop_rxq_idx),
    .io_deq_uop_exception         (_decode_units_1_io_deq_uop_exception),
    .io_deq_uop_exc_cause         (_decode_units_1_io_deq_uop_exc_cause),
    .io_deq_uop_bypassable        (_decode_units_1_io_deq_uop_bypassable),
    .io_deq_uop_mem_cmd           (_decode_units_1_io_deq_uop_mem_cmd),
    .io_deq_uop_mem_size          (_decode_units_1_io_deq_uop_mem_size),
    .io_deq_uop_mem_signed        (_decode_units_1_io_deq_uop_mem_signed),
    .io_deq_uop_is_fence          (_decode_units_1_io_deq_uop_is_fence),
    .io_deq_uop_is_fencei         (_decode_units_1_io_deq_uop_is_fencei),
    .io_deq_uop_is_amo            (_decode_units_1_io_deq_uop_is_amo),
    .io_deq_uop_uses_ldq          (_decode_units_1_io_deq_uop_uses_ldq),
    .io_deq_uop_uses_stq          (_decode_units_1_io_deq_uop_uses_stq),
    .io_deq_uop_is_sys_pc2epc     (_decode_units_1_io_deq_uop_is_sys_pc2epc),
    .io_deq_uop_is_unique         (_decode_units_1_io_deq_uop_is_unique),
    .io_deq_uop_flush_on_commit   (_decode_units_1_io_deq_uop_flush_on_commit),
    .io_deq_uop_ldst              (_decode_units_1_io_deq_uop_ldst),
    .io_deq_uop_lrs1              (_decode_units_1_io_deq_uop_lrs1),
    .io_deq_uop_lrs2              (_decode_units_1_io_deq_uop_lrs2),
    .io_deq_uop_lrs3              (_decode_units_1_io_deq_uop_lrs3),
    .io_deq_uop_ldst_val          (_decode_units_1_io_deq_uop_ldst_val),
    .io_deq_uop_dst_rtype         (_decode_units_1_io_deq_uop_dst_rtype),
    .io_deq_uop_lrs1_rtype        (_decode_units_1_io_deq_uop_lrs1_rtype),
    .io_deq_uop_lrs2_rtype        (_decode_units_1_io_deq_uop_lrs2_rtype),
    .io_deq_uop_frs3_en           (_decode_units_1_io_deq_uop_frs3_en),
    .io_deq_uop_fp_val            (_decode_units_1_io_deq_uop_fp_val),
    .io_deq_uop_fp_single         (_decode_units_1_io_deq_uop_fp_single),
    .io_deq_uop_xcpt_pf_if        (_decode_units_1_io_deq_uop_xcpt_pf_if),
    .io_deq_uop_xcpt_ae_if        (_decode_units_1_io_deq_uop_xcpt_ae_if),
    .io_deq_uop_xcpt_ma_if        (_decode_units_1_io_deq_uop_xcpt_ma_if),
    .io_deq_uop_bp_debug_if       (_decode_units_1_io_deq_uop_bp_debug_if),
    .io_deq_uop_bp_xcpt_if        (_decode_units_1_io_deq_uop_bp_xcpt_if),
    .io_deq_uop_debug_fsrc        (_decode_units_1_io_deq_uop_debug_fsrc),
    .io_deq_uop_debug_tsrc        (_decode_units_1_io_deq_uop_debug_tsrc),
    .io_csr_decode_inst           (_decode_units_1_io_csr_decode_inst)
  );
  BranchMaskGenerationLogic_boom dec_brmask_logic (	// @[core.scala:98:32]
    .clock                       (clock),
    .reset                       (reset),
    .io_is_branch_0              (~(dec_finished_mask[0]) & (_decode_units_0_io_deq_uop_is_br & ~_decode_units_0_io_deq_uop_is_sfb | _decode_units_0_io_deq_uop_is_jalr)),	// @[core.scala:97:79, :489:34, :502:61, :593:{41,63}, micro-op.scala:146:{33,36,45}]
    .io_is_branch_1              (~(dec_finished_mask[1]) & (_decode_units_1_io_deq_uop_is_br & ~_decode_units_1_io_deq_uop_is_sfb | _decode_units_1_io_deq_uop_is_jalr)),	// @[core.scala:97:79, :489:34, :502:61, :593:{41,63}, micro-op.scala:146:{33,36,45}]
    .io_will_fire_0              (dec_fire_0 & (_decode_units_0_io_deq_uop_is_br & ~_decode_units_0_io_deq_uop_is_sfb | _decode_units_0_io_deq_uop_is_jalr)),	// @[core.scala:97:79, :575:58, :594:54, micro-op.scala:146:{33,36,45}]
    .io_will_fire_1              (dec_ready & (_decode_units_1_io_deq_uop_is_br & ~_decode_units_1_io_deq_uop_is_sfb | _decode_units_1_io_deq_uop_is_jalr)),	// @[core.scala:97:79, :575:58, :594:54, micro-op.scala:146:{33,36,45}]
    .io_brupdate_b1_resolve_mask (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b2_uop_br_mask  (b2_uop_br_mask),	// @[core.scala:186:18]
    .io_brupdate_b2_mispredict   (b2_mispredict),	// @[core.scala:186:18]
    .io_flush_pipeline           (dec_brmask_logic_io_flush_pipeline_REG),	// @[core.scala:590:48]
    .io_br_tag_0                 (_dec_brmask_logic_io_br_tag_0),
    .io_br_tag_1                 (_dec_brmask_logic_io_br_tag_1),
    .io_br_mask_0                (_dec_brmask_logic_io_br_mask_0),
    .io_br_mask_1                (_dec_brmask_logic_io_br_mask_1),
    .io_is_full_0                (_dec_brmask_logic_io_is_full_0),
    .io_is_full_1                (_dec_brmask_logic_io_is_full_1)
  );
  RenameStage_boom rename_stage (	// @[core.scala:99:32]
    .clock                           (clock),
    .reset                           (reset),
    .io_kill                         (_io_ifu_redirect_flush_output),	// @[core.scala:394:38, :396:27, :417:72, :428:29, :453:78]
    .io_dec_fire_0                   (dec_fire_0),	// @[core.scala:575:58]
    .io_dec_fire_1                   (dec_ready),	// @[core.scala:575:58]
    .io_dec_uops_0_uopc              (_decode_units_0_io_deq_uop_uopc),	// @[core.scala:97:79]
    .io_dec_uops_0_inst              (_decode_units_0_io_deq_uop_inst),	// @[core.scala:97:79]
    .io_dec_uops_0_debug_inst        (_decode_units_0_io_deq_uop_debug_inst),	// @[core.scala:97:79]
    .io_dec_uops_0_is_rvc            (_decode_units_0_io_deq_uop_is_rvc),	// @[core.scala:97:79]
    .io_dec_uops_0_debug_pc          (_decode_units_0_io_deq_uop_debug_pc),	// @[core.scala:97:79]
    .io_dec_uops_0_iq_type           (_decode_units_0_io_deq_uop_iq_type),	// @[core.scala:97:79]
    .io_dec_uops_0_fu_code           (_decode_units_0_io_deq_uop_fu_code),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_br_type      (_decode_units_0_io_deq_uop_ctrl_br_type),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_op1_sel      (_decode_units_0_io_deq_uop_ctrl_op1_sel),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_op2_sel      (_decode_units_0_io_deq_uop_ctrl_op2_sel),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_imm_sel      (_decode_units_0_io_deq_uop_ctrl_imm_sel),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_op_fcn       (_decode_units_0_io_deq_uop_ctrl_op_fcn),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_fcn_dw       (_decode_units_0_io_deq_uop_ctrl_fcn_dw),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_csr_cmd      (_decode_units_0_io_deq_uop_ctrl_csr_cmd),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_is_load      (_decode_units_0_io_deq_uop_ctrl_is_load),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_is_sta       (_decode_units_0_io_deq_uop_ctrl_is_sta),	// @[core.scala:97:79]
    .io_dec_uops_0_ctrl_is_std       (_decode_units_0_io_deq_uop_ctrl_is_std),	// @[core.scala:97:79]
    .io_dec_uops_0_iw_state          (_decode_units_0_io_deq_uop_iw_state),	// @[core.scala:97:79]
    .io_dec_uops_0_iw_p1_poisoned    (_decode_units_0_io_deq_uop_iw_p1_poisoned),	// @[core.scala:97:79]
    .io_dec_uops_0_iw_p2_poisoned    (_decode_units_0_io_deq_uop_iw_p2_poisoned),	// @[core.scala:97:79]
    .io_dec_uops_0_is_br             (_decode_units_0_io_deq_uop_is_br),	// @[core.scala:97:79]
    .io_dec_uops_0_is_jalr           (_decode_units_0_io_deq_uop_is_jalr),	// @[core.scala:97:79]
    .io_dec_uops_0_is_jal            (_decode_units_0_io_deq_uop_is_jal),	// @[core.scala:97:79]
    .io_dec_uops_0_is_sfb            (_decode_units_0_io_deq_uop_is_sfb),	// @[core.scala:97:79]
    .io_dec_uops_0_br_mask           (_dec_brmask_logic_io_br_mask_0),	// @[core.scala:98:32]
    .io_dec_uops_0_br_tag            (_dec_brmask_logic_io_br_tag_0),	// @[core.scala:98:32]
    .io_dec_uops_0_ftq_idx           (_decode_units_0_io_deq_uop_ftq_idx),	// @[core.scala:97:79]
    .io_dec_uops_0_edge_inst         (_decode_units_0_io_deq_uop_edge_inst),	// @[core.scala:97:79]
    .io_dec_uops_0_pc_lob            (_decode_units_0_io_deq_uop_pc_lob),	// @[core.scala:97:79]
    .io_dec_uops_0_taken             (_decode_units_0_io_deq_uop_taken),	// @[core.scala:97:79]
    .io_dec_uops_0_imm_packed        (_decode_units_0_io_deq_uop_imm_packed),	// @[core.scala:97:79]
    .io_dec_uops_0_csr_addr          (_decode_units_0_io_deq_uop_csr_addr),	// @[core.scala:97:79]
    .io_dec_uops_0_rxq_idx           (_decode_units_0_io_deq_uop_rxq_idx),	// @[core.scala:97:79]
    .io_dec_uops_0_exception         (_decode_units_0_io_deq_uop_exception),	// @[core.scala:97:79]
    .io_dec_uops_0_exc_cause         (_decode_units_0_io_deq_uop_exc_cause),	// @[core.scala:97:79]
    .io_dec_uops_0_bypassable        (_decode_units_0_io_deq_uop_bypassable),	// @[core.scala:97:79]
    .io_dec_uops_0_mem_cmd           (_decode_units_0_io_deq_uop_mem_cmd),	// @[core.scala:97:79]
    .io_dec_uops_0_mem_size          (_decode_units_0_io_deq_uop_mem_size),	// @[core.scala:97:79]
    .io_dec_uops_0_mem_signed        (_decode_units_0_io_deq_uop_mem_signed),	// @[core.scala:97:79]
    .io_dec_uops_0_is_fence          (_decode_units_0_io_deq_uop_is_fence),	// @[core.scala:97:79]
    .io_dec_uops_0_is_fencei         (_decode_units_0_io_deq_uop_is_fencei),	// @[core.scala:97:79]
    .io_dec_uops_0_is_amo            (_decode_units_0_io_deq_uop_is_amo),	// @[core.scala:97:79]
    .io_dec_uops_0_uses_ldq          (_decode_units_0_io_deq_uop_uses_ldq),	// @[core.scala:97:79]
    .io_dec_uops_0_uses_stq          (_decode_units_0_io_deq_uop_uses_stq),	// @[core.scala:97:79]
    .io_dec_uops_0_is_sys_pc2epc     (_decode_units_0_io_deq_uop_is_sys_pc2epc),	// @[core.scala:97:79]
    .io_dec_uops_0_is_unique         (_decode_units_0_io_deq_uop_is_unique),	// @[core.scala:97:79]
    .io_dec_uops_0_flush_on_commit   (_decode_units_0_io_deq_uop_flush_on_commit),	// @[core.scala:97:79]
    .io_dec_uops_0_ldst              (_decode_units_0_io_deq_uop_ldst),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs1              (_decode_units_0_io_deq_uop_lrs1),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs2              (_decode_units_0_io_deq_uop_lrs2),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs3              (_decode_units_0_io_deq_uop_lrs3),	// @[core.scala:97:79]
    .io_dec_uops_0_ldst_val          (_decode_units_0_io_deq_uop_ldst_val),	// @[core.scala:97:79]
    .io_dec_uops_0_dst_rtype         (_decode_units_0_io_deq_uop_dst_rtype),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs1_rtype        (_decode_units_0_io_deq_uop_lrs1_rtype),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs2_rtype        (_decode_units_0_io_deq_uop_lrs2_rtype),	// @[core.scala:97:79]
    .io_dec_uops_0_frs3_en           (_decode_units_0_io_deq_uop_frs3_en),	// @[core.scala:97:79]
    .io_dec_uops_0_fp_val            (_decode_units_0_io_deq_uop_fp_val),	// @[core.scala:97:79]
    .io_dec_uops_0_fp_single         (_decode_units_0_io_deq_uop_fp_single),	// @[core.scala:97:79]
    .io_dec_uops_0_xcpt_pf_if        (_decode_units_0_io_deq_uop_xcpt_pf_if),	// @[core.scala:97:79]
    .io_dec_uops_0_xcpt_ae_if        (_decode_units_0_io_deq_uop_xcpt_ae_if),	// @[core.scala:97:79]
    .io_dec_uops_0_xcpt_ma_if        (_decode_units_0_io_deq_uop_xcpt_ma_if),	// @[core.scala:97:79]
    .io_dec_uops_0_bp_debug_if       (_decode_units_0_io_deq_uop_bp_debug_if),	// @[core.scala:97:79]
    .io_dec_uops_0_bp_xcpt_if        (_decode_units_0_io_deq_uop_bp_xcpt_if),	// @[core.scala:97:79]
    .io_dec_uops_0_debug_fsrc        (_decode_units_0_io_deq_uop_debug_fsrc),	// @[core.scala:97:79]
    .io_dec_uops_0_debug_tsrc        (_decode_units_0_io_deq_uop_debug_tsrc),	// @[core.scala:97:79]
    .io_dec_uops_1_uopc              (_decode_units_1_io_deq_uop_uopc),	// @[core.scala:97:79]
    .io_dec_uops_1_inst              (_decode_units_1_io_deq_uop_inst),	// @[core.scala:97:79]
    .io_dec_uops_1_debug_inst        (_decode_units_1_io_deq_uop_debug_inst),	// @[core.scala:97:79]
    .io_dec_uops_1_is_rvc            (_decode_units_1_io_deq_uop_is_rvc),	// @[core.scala:97:79]
    .io_dec_uops_1_debug_pc          (_decode_units_1_io_deq_uop_debug_pc),	// @[core.scala:97:79]
    .io_dec_uops_1_iq_type           (_decode_units_1_io_deq_uop_iq_type),	// @[core.scala:97:79]
    .io_dec_uops_1_fu_code           (_decode_units_1_io_deq_uop_fu_code),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_br_type      (_decode_units_1_io_deq_uop_ctrl_br_type),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_op1_sel      (_decode_units_1_io_deq_uop_ctrl_op1_sel),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_op2_sel      (_decode_units_1_io_deq_uop_ctrl_op2_sel),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_imm_sel      (_decode_units_1_io_deq_uop_ctrl_imm_sel),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_op_fcn       (_decode_units_1_io_deq_uop_ctrl_op_fcn),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_fcn_dw       (_decode_units_1_io_deq_uop_ctrl_fcn_dw),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_csr_cmd      (_decode_units_1_io_deq_uop_ctrl_csr_cmd),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_is_load      (_decode_units_1_io_deq_uop_ctrl_is_load),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_is_sta       (_decode_units_1_io_deq_uop_ctrl_is_sta),	// @[core.scala:97:79]
    .io_dec_uops_1_ctrl_is_std       (_decode_units_1_io_deq_uop_ctrl_is_std),	// @[core.scala:97:79]
    .io_dec_uops_1_iw_state          (_decode_units_1_io_deq_uop_iw_state),	// @[core.scala:97:79]
    .io_dec_uops_1_iw_p1_poisoned    (_decode_units_1_io_deq_uop_iw_p1_poisoned),	// @[core.scala:97:79]
    .io_dec_uops_1_iw_p2_poisoned    (_decode_units_1_io_deq_uop_iw_p2_poisoned),	// @[core.scala:97:79]
    .io_dec_uops_1_is_br             (_decode_units_1_io_deq_uop_is_br),	// @[core.scala:97:79]
    .io_dec_uops_1_is_jalr           (_decode_units_1_io_deq_uop_is_jalr),	// @[core.scala:97:79]
    .io_dec_uops_1_is_jal            (_decode_units_1_io_deq_uop_is_jal),	// @[core.scala:97:79]
    .io_dec_uops_1_is_sfb            (_decode_units_1_io_deq_uop_is_sfb),	// @[core.scala:97:79]
    .io_dec_uops_1_br_mask           (_dec_brmask_logic_io_br_mask_1),	// @[core.scala:98:32]
    .io_dec_uops_1_br_tag            (_dec_brmask_logic_io_br_tag_1),	// @[core.scala:98:32]
    .io_dec_uops_1_ftq_idx           (_decode_units_1_io_deq_uop_ftq_idx),	// @[core.scala:97:79]
    .io_dec_uops_1_edge_inst         (_decode_units_1_io_deq_uop_edge_inst),	// @[core.scala:97:79]
    .io_dec_uops_1_pc_lob            (_decode_units_1_io_deq_uop_pc_lob),	// @[core.scala:97:79]
    .io_dec_uops_1_taken             (_decode_units_1_io_deq_uop_taken),	// @[core.scala:97:79]
    .io_dec_uops_1_imm_packed        (_decode_units_1_io_deq_uop_imm_packed),	// @[core.scala:97:79]
    .io_dec_uops_1_csr_addr          (_decode_units_1_io_deq_uop_csr_addr),	// @[core.scala:97:79]
    .io_dec_uops_1_rxq_idx           (_decode_units_1_io_deq_uop_rxq_idx),	// @[core.scala:97:79]
    .io_dec_uops_1_exception         (_decode_units_1_io_deq_uop_exception),	// @[core.scala:97:79]
    .io_dec_uops_1_exc_cause         (_decode_units_1_io_deq_uop_exc_cause),	// @[core.scala:97:79]
    .io_dec_uops_1_bypassable        (_decode_units_1_io_deq_uop_bypassable),	// @[core.scala:97:79]
    .io_dec_uops_1_mem_cmd           (_decode_units_1_io_deq_uop_mem_cmd),	// @[core.scala:97:79]
    .io_dec_uops_1_mem_size          (_decode_units_1_io_deq_uop_mem_size),	// @[core.scala:97:79]
    .io_dec_uops_1_mem_signed        (_decode_units_1_io_deq_uop_mem_signed),	// @[core.scala:97:79]
    .io_dec_uops_1_is_fence          (_decode_units_1_io_deq_uop_is_fence),	// @[core.scala:97:79]
    .io_dec_uops_1_is_fencei         (_decode_units_1_io_deq_uop_is_fencei),	// @[core.scala:97:79]
    .io_dec_uops_1_is_amo            (_decode_units_1_io_deq_uop_is_amo),	// @[core.scala:97:79]
    .io_dec_uops_1_uses_ldq          (_decode_units_1_io_deq_uop_uses_ldq),	// @[core.scala:97:79]
    .io_dec_uops_1_uses_stq          (_decode_units_1_io_deq_uop_uses_stq),	// @[core.scala:97:79]
    .io_dec_uops_1_is_sys_pc2epc     (_decode_units_1_io_deq_uop_is_sys_pc2epc),	// @[core.scala:97:79]
    .io_dec_uops_1_is_unique         (_decode_units_1_io_deq_uop_is_unique),	// @[core.scala:97:79]
    .io_dec_uops_1_flush_on_commit   (_decode_units_1_io_deq_uop_flush_on_commit),	// @[core.scala:97:79]
    .io_dec_uops_1_ldst              (_decode_units_1_io_deq_uop_ldst),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs1              (_decode_units_1_io_deq_uop_lrs1),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs2              (_decode_units_1_io_deq_uop_lrs2),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs3              (_decode_units_1_io_deq_uop_lrs3),	// @[core.scala:97:79]
    .io_dec_uops_1_ldst_val          (_decode_units_1_io_deq_uop_ldst_val),	// @[core.scala:97:79]
    .io_dec_uops_1_dst_rtype         (_decode_units_1_io_deq_uop_dst_rtype),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs1_rtype        (_decode_units_1_io_deq_uop_lrs1_rtype),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs2_rtype        (_decode_units_1_io_deq_uop_lrs2_rtype),	// @[core.scala:97:79]
    .io_dec_uops_1_frs3_en           (_decode_units_1_io_deq_uop_frs3_en),	// @[core.scala:97:79]
    .io_dec_uops_1_fp_val            (_decode_units_1_io_deq_uop_fp_val),	// @[core.scala:97:79]
    .io_dec_uops_1_fp_single         (_decode_units_1_io_deq_uop_fp_single),	// @[core.scala:97:79]
    .io_dec_uops_1_xcpt_pf_if        (_decode_units_1_io_deq_uop_xcpt_pf_if),	// @[core.scala:97:79]
    .io_dec_uops_1_xcpt_ae_if        (_decode_units_1_io_deq_uop_xcpt_ae_if),	// @[core.scala:97:79]
    .io_dec_uops_1_xcpt_ma_if        (_decode_units_1_io_deq_uop_xcpt_ma_if),	// @[core.scala:97:79]
    .io_dec_uops_1_bp_debug_if       (_decode_units_1_io_deq_uop_bp_debug_if),	// @[core.scala:97:79]
    .io_dec_uops_1_bp_xcpt_if        (_decode_units_1_io_deq_uop_bp_xcpt_if),	// @[core.scala:97:79]
    .io_dec_uops_1_debug_fsrc        (_decode_units_1_io_deq_uop_debug_fsrc),	// @[core.scala:97:79]
    .io_dec_uops_1_debug_tsrc        (_decode_units_1_io_deq_uop_debug_tsrc),	// @[core.scala:97:79]
    .io_brupdate_b1_resolve_mask     (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b2_uop_br_tag       (b2_uop_br_tag),	// @[core.scala:186:18]
    .io_brupdate_b2_mispredict       (b2_mispredict),	// @[core.scala:186:18]
    .io_dis_fire_0                   (dis_fire_0),	// @[core.scala:707:62]
    .io_dis_fire_1                   (dis_fire_1),	// @[core.scala:707:62]
    .io_dis_ready                    (~dis_stalls_1),	// @[core.scala:706:62, :707:65]
    .io_wakeups_0_valid              (_ll_wbarb_io_out_valid & _iregfile_io_write_ports_0_wport_valid_T),	// @[core.scala:128:32, :788:90, :791:52]
    .io_wakeups_0_bits_uop_pdst      (_ll_wbarb_io_out_bits_uop_pdst),	// @[core.scala:128:32]
    .io_wakeups_0_bits_uop_dst_rtype (_ll_wbarb_io_out_bits_uop_dst_rtype),	// @[core.scala:128:32]
    .io_wakeups_1_valid              (fast_wakeup_valid),	// @[core.scala:820:52]
    .io_wakeups_1_bits_uop_pdst      (_int_issue_unit_io_iss_uops_0_pdst),	// @[core.scala:106:32]
    .io_wakeups_1_bits_uop_dst_rtype (_int_issue_unit_io_iss_uops_0_dst_rtype),	// @[core.scala:106:32]
    .io_wakeups_2_valid              (slow_wakeup_valid),	// @[core.scala:827:59]
    .io_wakeups_2_bits_uop_pdst      (_jmp_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_wakeups_2_bits_uop_dst_rtype (_jmp_unit_io_iresp_bits_uop_dst_rtype),	// @[execution-units.scala:119:32]
    .io_wakeups_3_valid              (fast_wakeup_1_valid),	// @[core.scala:820:52]
    .io_wakeups_3_bits_uop_pdst      (_int_issue_unit_io_iss_uops_1_pdst),	// @[core.scala:106:32]
    .io_wakeups_3_bits_uop_dst_rtype (_int_issue_unit_io_iss_uops_1_dst_rtype),	// @[core.scala:106:32]
    .io_wakeups_4_valid              (slow_wakeup_1_valid),	// @[core.scala:827:59]
    .io_wakeups_4_bits_uop_pdst      (_csr_exe_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_wakeups_4_bits_uop_dst_rtype (_csr_exe_unit_io_iresp_bits_uop_dst_rtype),	// @[execution-units.scala:119:32]
    .io_com_valids_0                 (_rob_io_commit_valids_0),	// @[core.scala:139:32]
    .io_com_valids_1                 (_rob_io_commit_valids_1),	// @[core.scala:139:32]
    .io_com_uops_0_pdst              (_rob_io_commit_uops_0_pdst),	// @[core.scala:139:32]
    .io_com_uops_0_stale_pdst        (_rob_io_commit_uops_0_stale_pdst),	// @[core.scala:139:32]
    .io_com_uops_0_ldst              (_rob_io_commit_uops_0_ldst),	// @[core.scala:139:32]
    .io_com_uops_0_ldst_val          (_rob_io_commit_uops_0_ldst_val),	// @[core.scala:139:32]
    .io_com_uops_0_dst_rtype         (_rob_io_commit_uops_0_dst_rtype),	// @[core.scala:139:32]
    .io_com_uops_1_pdst              (_rob_io_commit_uops_1_pdst),	// @[core.scala:139:32]
    .io_com_uops_1_stale_pdst        (_rob_io_commit_uops_1_stale_pdst),	// @[core.scala:139:32]
    .io_com_uops_1_ldst              (_rob_io_commit_uops_1_ldst),	// @[core.scala:139:32]
    .io_com_uops_1_ldst_val          (_rob_io_commit_uops_1_ldst_val),	// @[core.scala:139:32]
    .io_com_uops_1_dst_rtype         (_rob_io_commit_uops_1_dst_rtype),	// @[core.scala:139:32]
    .io_rbk_valids_0                 (_rob_io_commit_rbk_valids_0),	// @[core.scala:139:32]
    .io_rbk_valids_1                 (_rob_io_commit_rbk_valids_1),	// @[core.scala:139:32]
    .io_rollback                     (_rob_io_commit_rollback),	// @[core.scala:139:32]
    .io_debug_rob_empty              (_rob_io_empty),	// @[core.scala:139:32]
    .io_ren_stalls_0                 (_rename_stage_io_ren_stalls_0),
    .io_ren_stalls_1                 (_rename_stage_io_ren_stalls_1),
    .io_ren2_mask_0                  (_rename_stage_io_ren2_mask_0),
    .io_ren2_mask_1                  (_rename_stage_io_ren2_mask_1),
    .io_ren2_uops_0_uopc             (_rename_stage_io_ren2_uops_0_uopc),
    .io_ren2_uops_0_inst             (_rename_stage_io_ren2_uops_0_inst),
    .io_ren2_uops_0_debug_inst       (_rename_stage_io_ren2_uops_0_debug_inst),
    .io_ren2_uops_0_is_rvc           (_rename_stage_io_ren2_uops_0_is_rvc),
    .io_ren2_uops_0_debug_pc         (_rename_stage_io_ren2_uops_0_debug_pc),
    .io_ren2_uops_0_iq_type          (_rename_stage_io_ren2_uops_0_iq_type),
    .io_ren2_uops_0_fu_code          (_rename_stage_io_ren2_uops_0_fu_code),
    .io_ren2_uops_0_ctrl_br_type     (io_lsu_dis_uops_0_bits_ctrl_br_type),
    .io_ren2_uops_0_ctrl_op1_sel     (io_lsu_dis_uops_0_bits_ctrl_op1_sel),
    .io_ren2_uops_0_ctrl_op2_sel     (io_lsu_dis_uops_0_bits_ctrl_op2_sel),
    .io_ren2_uops_0_ctrl_imm_sel     (io_lsu_dis_uops_0_bits_ctrl_imm_sel),
    .io_ren2_uops_0_ctrl_op_fcn      (io_lsu_dis_uops_0_bits_ctrl_op_fcn),
    .io_ren2_uops_0_ctrl_fcn_dw      (io_lsu_dis_uops_0_bits_ctrl_fcn_dw),
    .io_ren2_uops_0_ctrl_csr_cmd     (io_lsu_dis_uops_0_bits_ctrl_csr_cmd),
    .io_ren2_uops_0_ctrl_is_load     (io_lsu_dis_uops_0_bits_ctrl_is_load),
    .io_ren2_uops_0_ctrl_is_sta      (io_lsu_dis_uops_0_bits_ctrl_is_sta),
    .io_ren2_uops_0_ctrl_is_std      (io_lsu_dis_uops_0_bits_ctrl_is_std),
    .io_ren2_uops_0_iw_state         (io_lsu_dis_uops_0_bits_iw_state),
    .io_ren2_uops_0_iw_p1_poisoned   (io_lsu_dis_uops_0_bits_iw_p1_poisoned),
    .io_ren2_uops_0_iw_p2_poisoned   (io_lsu_dis_uops_0_bits_iw_p2_poisoned),
    .io_ren2_uops_0_is_br            (_rename_stage_io_ren2_uops_0_is_br),
    .io_ren2_uops_0_is_jalr          (_rename_stage_io_ren2_uops_0_is_jalr),
    .io_ren2_uops_0_is_jal           (_rename_stage_io_ren2_uops_0_is_jal),
    .io_ren2_uops_0_is_sfb           (_rename_stage_io_ren2_uops_0_is_sfb),
    .io_ren2_uops_0_br_mask          (_rename_stage_io_ren2_uops_0_br_mask),
    .io_ren2_uops_0_br_tag           (_rename_stage_io_ren2_uops_0_br_tag),
    .io_ren2_uops_0_ftq_idx          (_rename_stage_io_ren2_uops_0_ftq_idx),
    .io_ren2_uops_0_edge_inst        (_rename_stage_io_ren2_uops_0_edge_inst),
    .io_ren2_uops_0_pc_lob           (_rename_stage_io_ren2_uops_0_pc_lob),
    .io_ren2_uops_0_taken            (_rename_stage_io_ren2_uops_0_taken),
    .io_ren2_uops_0_imm_packed       (_rename_stage_io_ren2_uops_0_imm_packed),
    .io_ren2_uops_0_csr_addr         (_rename_stage_io_ren2_uops_0_csr_addr),
    .io_ren2_uops_0_rxq_idx          (_rename_stage_io_ren2_uops_0_rxq_idx),
    .io_ren2_uops_0_pdst             (_rename_stage_io_ren2_uops_0_pdst),
    .io_ren2_uops_0_prs1             (_rename_stage_io_ren2_uops_0_prs1),
    .io_ren2_uops_0_prs2             (_rename_stage_io_ren2_uops_0_prs2),
    .io_ren2_uops_0_prs1_busy        (_rename_stage_io_ren2_uops_0_prs1_busy),
    .io_ren2_uops_0_prs2_busy        (_rename_stage_io_ren2_uops_0_prs2_busy),
    .io_ren2_uops_0_stale_pdst       (_rename_stage_io_ren2_uops_0_stale_pdst),
    .io_ren2_uops_0_exception        (_rename_stage_io_ren2_uops_0_exception),
    .io_ren2_uops_0_exc_cause        (_rename_stage_io_ren2_uops_0_exc_cause),
    .io_ren2_uops_0_bypassable       (_rename_stage_io_ren2_uops_0_bypassable),
    .io_ren2_uops_0_mem_cmd          (_rename_stage_io_ren2_uops_0_mem_cmd),
    .io_ren2_uops_0_mem_size         (_rename_stage_io_ren2_uops_0_mem_size),
    .io_ren2_uops_0_mem_signed       (_rename_stage_io_ren2_uops_0_mem_signed),
    .io_ren2_uops_0_is_fence         (_rename_stage_io_ren2_uops_0_is_fence),
    .io_ren2_uops_0_is_fencei        (_rename_stage_io_ren2_uops_0_is_fencei),
    .io_ren2_uops_0_is_amo           (_rename_stage_io_ren2_uops_0_is_amo),
    .io_ren2_uops_0_uses_ldq         (_rename_stage_io_ren2_uops_0_uses_ldq),
    .io_ren2_uops_0_uses_stq         (_rename_stage_io_ren2_uops_0_uses_stq),
    .io_ren2_uops_0_is_sys_pc2epc    (_rename_stage_io_ren2_uops_0_is_sys_pc2epc),
    .io_ren2_uops_0_is_unique        (_rename_stage_io_ren2_uops_0_is_unique),
    .io_ren2_uops_0_flush_on_commit  (_rename_stage_io_ren2_uops_0_flush_on_commit),
    .io_ren2_uops_0_ldst_is_rs1      (_rename_stage_io_ren2_uops_0_ldst_is_rs1),
    .io_ren2_uops_0_ldst             (_rename_stage_io_ren2_uops_0_ldst),
    .io_ren2_uops_0_lrs1             (_rename_stage_io_ren2_uops_0_lrs1),
    .io_ren2_uops_0_lrs2             (_rename_stage_io_ren2_uops_0_lrs2),
    .io_ren2_uops_0_lrs3             (_rename_stage_io_ren2_uops_0_lrs3),
    .io_ren2_uops_0_ldst_val         (_rename_stage_io_ren2_uops_0_ldst_val),
    .io_ren2_uops_0_dst_rtype        (_rename_stage_io_ren2_uops_0_dst_rtype),
    .io_ren2_uops_0_lrs1_rtype       (_rename_stage_io_ren2_uops_0_lrs1_rtype),
    .io_ren2_uops_0_lrs2_rtype       (_rename_stage_io_ren2_uops_0_lrs2_rtype),
    .io_ren2_uops_0_frs3_en          (_rename_stage_io_ren2_uops_0_frs3_en),
    .io_ren2_uops_0_fp_val           (_rename_stage_io_ren2_uops_0_fp_val),
    .io_ren2_uops_0_fp_single        (_rename_stage_io_ren2_uops_0_fp_single),
    .io_ren2_uops_0_xcpt_pf_if       (_rename_stage_io_ren2_uops_0_xcpt_pf_if),
    .io_ren2_uops_0_xcpt_ae_if       (_rename_stage_io_ren2_uops_0_xcpt_ae_if),
    .io_ren2_uops_0_xcpt_ma_if       (_rename_stage_io_ren2_uops_0_xcpt_ma_if),
    .io_ren2_uops_0_bp_debug_if      (_rename_stage_io_ren2_uops_0_bp_debug_if),
    .io_ren2_uops_0_bp_xcpt_if       (_rename_stage_io_ren2_uops_0_bp_xcpt_if),
    .io_ren2_uops_0_debug_fsrc       (_rename_stage_io_ren2_uops_0_debug_fsrc),
    .io_ren2_uops_0_debug_tsrc       (_rename_stage_io_ren2_uops_0_debug_tsrc),
    .io_ren2_uops_1_uopc             (_rename_stage_io_ren2_uops_1_uopc),
    .io_ren2_uops_1_inst             (_rename_stage_io_ren2_uops_1_inst),
    .io_ren2_uops_1_debug_inst       (_rename_stage_io_ren2_uops_1_debug_inst),
    .io_ren2_uops_1_is_rvc           (_rename_stage_io_ren2_uops_1_is_rvc),
    .io_ren2_uops_1_debug_pc         (_rename_stage_io_ren2_uops_1_debug_pc),
    .io_ren2_uops_1_iq_type          (_rename_stage_io_ren2_uops_1_iq_type),
    .io_ren2_uops_1_fu_code          (_rename_stage_io_ren2_uops_1_fu_code),
    .io_ren2_uops_1_ctrl_br_type     (io_lsu_dis_uops_1_bits_ctrl_br_type),
    .io_ren2_uops_1_ctrl_op1_sel     (io_lsu_dis_uops_1_bits_ctrl_op1_sel),
    .io_ren2_uops_1_ctrl_op2_sel     (io_lsu_dis_uops_1_bits_ctrl_op2_sel),
    .io_ren2_uops_1_ctrl_imm_sel     (io_lsu_dis_uops_1_bits_ctrl_imm_sel),
    .io_ren2_uops_1_ctrl_op_fcn      (io_lsu_dis_uops_1_bits_ctrl_op_fcn),
    .io_ren2_uops_1_ctrl_fcn_dw      (io_lsu_dis_uops_1_bits_ctrl_fcn_dw),
    .io_ren2_uops_1_ctrl_csr_cmd     (io_lsu_dis_uops_1_bits_ctrl_csr_cmd),
    .io_ren2_uops_1_ctrl_is_load     (io_lsu_dis_uops_1_bits_ctrl_is_load),
    .io_ren2_uops_1_ctrl_is_sta      (io_lsu_dis_uops_1_bits_ctrl_is_sta),
    .io_ren2_uops_1_ctrl_is_std      (io_lsu_dis_uops_1_bits_ctrl_is_std),
    .io_ren2_uops_1_iw_state         (io_lsu_dis_uops_1_bits_iw_state),
    .io_ren2_uops_1_iw_p1_poisoned   (io_lsu_dis_uops_1_bits_iw_p1_poisoned),
    .io_ren2_uops_1_iw_p2_poisoned   (io_lsu_dis_uops_1_bits_iw_p2_poisoned),
    .io_ren2_uops_1_is_br            (_rename_stage_io_ren2_uops_1_is_br),
    .io_ren2_uops_1_is_jalr          (_rename_stage_io_ren2_uops_1_is_jalr),
    .io_ren2_uops_1_is_jal           (_rename_stage_io_ren2_uops_1_is_jal),
    .io_ren2_uops_1_is_sfb           (_rename_stage_io_ren2_uops_1_is_sfb),
    .io_ren2_uops_1_br_mask          (_rename_stage_io_ren2_uops_1_br_mask),
    .io_ren2_uops_1_br_tag           (_rename_stage_io_ren2_uops_1_br_tag),
    .io_ren2_uops_1_ftq_idx          (_rename_stage_io_ren2_uops_1_ftq_idx),
    .io_ren2_uops_1_edge_inst        (_rename_stage_io_ren2_uops_1_edge_inst),
    .io_ren2_uops_1_pc_lob           (_rename_stage_io_ren2_uops_1_pc_lob),
    .io_ren2_uops_1_taken            (_rename_stage_io_ren2_uops_1_taken),
    .io_ren2_uops_1_imm_packed       (_rename_stage_io_ren2_uops_1_imm_packed),
    .io_ren2_uops_1_csr_addr         (_rename_stage_io_ren2_uops_1_csr_addr),
    .io_ren2_uops_1_rxq_idx          (_rename_stage_io_ren2_uops_1_rxq_idx),
    .io_ren2_uops_1_pdst             (_rename_stage_io_ren2_uops_1_pdst),
    .io_ren2_uops_1_prs1             (_rename_stage_io_ren2_uops_1_prs1),
    .io_ren2_uops_1_prs2             (_rename_stage_io_ren2_uops_1_prs2),
    .io_ren2_uops_1_prs1_busy        (_rename_stage_io_ren2_uops_1_prs1_busy),
    .io_ren2_uops_1_prs2_busy        (_rename_stage_io_ren2_uops_1_prs2_busy),
    .io_ren2_uops_1_stale_pdst       (_rename_stage_io_ren2_uops_1_stale_pdst),
    .io_ren2_uops_1_exception        (_rename_stage_io_ren2_uops_1_exception),
    .io_ren2_uops_1_exc_cause        (_rename_stage_io_ren2_uops_1_exc_cause),
    .io_ren2_uops_1_bypassable       (_rename_stage_io_ren2_uops_1_bypassable),
    .io_ren2_uops_1_mem_cmd          (_rename_stage_io_ren2_uops_1_mem_cmd),
    .io_ren2_uops_1_mem_size         (_rename_stage_io_ren2_uops_1_mem_size),
    .io_ren2_uops_1_mem_signed       (_rename_stage_io_ren2_uops_1_mem_signed),
    .io_ren2_uops_1_is_fence         (_rename_stage_io_ren2_uops_1_is_fence),
    .io_ren2_uops_1_is_fencei        (_rename_stage_io_ren2_uops_1_is_fencei),
    .io_ren2_uops_1_is_amo           (_rename_stage_io_ren2_uops_1_is_amo),
    .io_ren2_uops_1_uses_ldq         (_rename_stage_io_ren2_uops_1_uses_ldq),
    .io_ren2_uops_1_uses_stq         (_rename_stage_io_ren2_uops_1_uses_stq),
    .io_ren2_uops_1_is_sys_pc2epc    (_rename_stage_io_ren2_uops_1_is_sys_pc2epc),
    .io_ren2_uops_1_is_unique        (_rename_stage_io_ren2_uops_1_is_unique),
    .io_ren2_uops_1_flush_on_commit  (_rename_stage_io_ren2_uops_1_flush_on_commit),
    .io_ren2_uops_1_ldst_is_rs1      (_rename_stage_io_ren2_uops_1_ldst_is_rs1),
    .io_ren2_uops_1_ldst             (_rename_stage_io_ren2_uops_1_ldst),
    .io_ren2_uops_1_lrs1             (_rename_stage_io_ren2_uops_1_lrs1),
    .io_ren2_uops_1_lrs2             (_rename_stage_io_ren2_uops_1_lrs2),
    .io_ren2_uops_1_lrs3             (_rename_stage_io_ren2_uops_1_lrs3),
    .io_ren2_uops_1_ldst_val         (_rename_stage_io_ren2_uops_1_ldst_val),
    .io_ren2_uops_1_dst_rtype        (_rename_stage_io_ren2_uops_1_dst_rtype),
    .io_ren2_uops_1_lrs1_rtype       (_rename_stage_io_ren2_uops_1_lrs1_rtype),
    .io_ren2_uops_1_lrs2_rtype       (_rename_stage_io_ren2_uops_1_lrs2_rtype),
    .io_ren2_uops_1_frs3_en          (_rename_stage_io_ren2_uops_1_frs3_en),
    .io_ren2_uops_1_fp_val           (_rename_stage_io_ren2_uops_1_fp_val),
    .io_ren2_uops_1_fp_single        (_rename_stage_io_ren2_uops_1_fp_single),
    .io_ren2_uops_1_xcpt_pf_if       (_rename_stage_io_ren2_uops_1_xcpt_pf_if),
    .io_ren2_uops_1_xcpt_ae_if       (_rename_stage_io_ren2_uops_1_xcpt_ae_if),
    .io_ren2_uops_1_xcpt_ma_if       (_rename_stage_io_ren2_uops_1_xcpt_ma_if),
    .io_ren2_uops_1_bp_debug_if      (_rename_stage_io_ren2_uops_1_bp_debug_if),
    .io_ren2_uops_1_bp_xcpt_if       (_rename_stage_io_ren2_uops_1_bp_xcpt_if),
    .io_ren2_uops_1_debug_fsrc       (_rename_stage_io_ren2_uops_1_debug_fsrc),
    .io_ren2_uops_1_debug_tsrc       (_rename_stage_io_ren2_uops_1_debug_tsrc)
  );
  RenameStage_1_boom fp_rename_stage (	// @[core.scala:100:46]
    .clock                           (clock),
    .reset                           (reset),
    .io_kill                         (_io_ifu_redirect_flush_output),	// @[core.scala:394:38, :396:27, :417:72, :428:29, :453:78]
    .io_dec_uops_0_is_br             (_decode_units_0_io_deq_uop_is_br),	// @[core.scala:97:79]
    .io_dec_uops_0_is_jalr           (_decode_units_0_io_deq_uop_is_jalr),	// @[core.scala:97:79]
    .io_dec_uops_0_is_sfb            (_decode_units_0_io_deq_uop_is_sfb),	// @[core.scala:97:79]
    .io_dec_uops_0_br_tag            (_dec_brmask_logic_io_br_tag_0),	// @[core.scala:98:32]
    .io_dec_uops_0_ldst              (_decode_units_0_io_deq_uop_ldst),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs1              (_decode_units_0_io_deq_uop_lrs1),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs2              (_decode_units_0_io_deq_uop_lrs2),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs3              (_decode_units_0_io_deq_uop_lrs3),	// @[core.scala:97:79]
    .io_dec_uops_0_ldst_val          (_decode_units_0_io_deq_uop_ldst_val),	// @[core.scala:97:79]
    .io_dec_uops_0_dst_rtype         (_decode_units_0_io_deq_uop_dst_rtype),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs1_rtype        (_decode_units_0_io_deq_uop_lrs1_rtype),	// @[core.scala:97:79]
    .io_dec_uops_0_lrs2_rtype        (_decode_units_0_io_deq_uop_lrs2_rtype),	// @[core.scala:97:79]
    .io_dec_uops_0_frs3_en           (_decode_units_0_io_deq_uop_frs3_en),	// @[core.scala:97:79]
    .io_dec_uops_1_is_br             (_decode_units_1_io_deq_uop_is_br),	// @[core.scala:97:79]
    .io_dec_uops_1_is_jalr           (_decode_units_1_io_deq_uop_is_jalr),	// @[core.scala:97:79]
    .io_dec_uops_1_is_sfb            (_decode_units_1_io_deq_uop_is_sfb),	// @[core.scala:97:79]
    .io_dec_uops_1_br_tag            (_dec_brmask_logic_io_br_tag_1),	// @[core.scala:98:32]
    .io_dec_uops_1_ldst              (_decode_units_1_io_deq_uop_ldst),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs1              (_decode_units_1_io_deq_uop_lrs1),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs2              (_decode_units_1_io_deq_uop_lrs2),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs3              (_decode_units_1_io_deq_uop_lrs3),	// @[core.scala:97:79]
    .io_dec_uops_1_ldst_val          (_decode_units_1_io_deq_uop_ldst_val),	// @[core.scala:97:79]
    .io_dec_uops_1_dst_rtype         (_decode_units_1_io_deq_uop_dst_rtype),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs1_rtype        (_decode_units_1_io_deq_uop_lrs1_rtype),	// @[core.scala:97:79]
    .io_dec_uops_1_lrs2_rtype        (_decode_units_1_io_deq_uop_lrs2_rtype),	// @[core.scala:97:79]
    .io_dec_uops_1_frs3_en           (_decode_units_1_io_deq_uop_frs3_en),	// @[core.scala:97:79]
    .io_brupdate_b2_uop_br_tag       (b2_uop_br_tag),	// @[core.scala:186:18]
    .io_brupdate_b2_mispredict       (b2_mispredict),	// @[core.scala:186:18]
    .io_dis_fire_0                   (dis_fire_0),	// @[core.scala:707:62]
    .io_dis_fire_1                   (dis_fire_1),	// @[core.scala:707:62]
    .io_dis_ready                    (~dis_stalls_1),	// @[core.scala:706:62, :707:65]
    .io_wakeups_0_valid              (_fp_pipeline_io_wakeups_0_valid),	// @[core.scala:76:37]
    .io_wakeups_0_bits_uop_pdst      (_fp_pipeline_io_wakeups_0_bits_uop_pdst),	// @[core.scala:76:37]
    .io_wakeups_0_bits_uop_dst_rtype (_fp_pipeline_io_wakeups_0_bits_uop_dst_rtype),	// @[core.scala:76:37]
    .io_wakeups_1_valid              (_fp_pipeline_io_wakeups_1_valid),	// @[core.scala:76:37]
    .io_wakeups_1_bits_uop_pdst      (_fp_pipeline_io_wakeups_1_bits_uop_pdst),	// @[core.scala:76:37]
    .io_wakeups_1_bits_uop_dst_rtype (_fp_pipeline_io_wakeups_1_bits_uop_dst_rtype),	// @[core.scala:76:37]
    .io_com_valids_0                 (_rob_io_commit_valids_0),	// @[core.scala:139:32]
    .io_com_valids_1                 (_rob_io_commit_valids_1),	// @[core.scala:139:32]
    .io_com_uops_0_pdst              (_rob_io_commit_uops_0_pdst),	// @[core.scala:139:32]
    .io_com_uops_0_stale_pdst        (_rob_io_commit_uops_0_stale_pdst),	// @[core.scala:139:32]
    .io_com_uops_0_ldst              (_rob_io_commit_uops_0_ldst),	// @[core.scala:139:32]
    .io_com_uops_0_ldst_val          (_rob_io_commit_uops_0_ldst_val),	// @[core.scala:139:32]
    .io_com_uops_0_dst_rtype         (_rob_io_commit_uops_0_dst_rtype),	// @[core.scala:139:32]
    .io_com_uops_1_pdst              (_rob_io_commit_uops_1_pdst),	// @[core.scala:139:32]
    .io_com_uops_1_stale_pdst        (_rob_io_commit_uops_1_stale_pdst),	// @[core.scala:139:32]
    .io_com_uops_1_ldst              (_rob_io_commit_uops_1_ldst),	// @[core.scala:139:32]
    .io_com_uops_1_ldst_val          (_rob_io_commit_uops_1_ldst_val),	// @[core.scala:139:32]
    .io_com_uops_1_dst_rtype         (_rob_io_commit_uops_1_dst_rtype),	// @[core.scala:139:32]
    .io_rbk_valids_0                 (_rob_io_commit_rbk_valids_0),	// @[core.scala:139:32]
    .io_rbk_valids_1                 (_rob_io_commit_rbk_valids_1),	// @[core.scala:139:32]
    .io_rollback                     (_rob_io_commit_rollback),	// @[core.scala:139:32]
    .io_debug_rob_empty              (_rob_io_empty),	// @[core.scala:139:32]
    .io_ren_stalls_0                 (_fp_rename_stage_io_ren_stalls_0),
    .io_ren_stalls_1                 (_fp_rename_stage_io_ren_stalls_1),
    .io_ren2_uops_0_pdst             (_fp_rename_stage_io_ren2_uops_0_pdst),
    .io_ren2_uops_0_prs1             (_fp_rename_stage_io_ren2_uops_0_prs1),
    .io_ren2_uops_0_prs2             (_fp_rename_stage_io_ren2_uops_0_prs2),
    .io_ren2_uops_0_prs3             (_fp_rename_stage_io_ren2_uops_0_prs3),
    .io_ren2_uops_0_prs1_busy        (_fp_rename_stage_io_ren2_uops_0_prs1_busy),
    .io_ren2_uops_0_prs2_busy        (_fp_rename_stage_io_ren2_uops_0_prs2_busy),
    .io_ren2_uops_0_prs3_busy        (_fp_rename_stage_io_ren2_uops_0_prs3_busy),
    .io_ren2_uops_0_stale_pdst       (_fp_rename_stage_io_ren2_uops_0_stale_pdst),
    .io_ren2_uops_1_pdst             (_fp_rename_stage_io_ren2_uops_1_pdst),
    .io_ren2_uops_1_prs1             (_fp_rename_stage_io_ren2_uops_1_prs1),
    .io_ren2_uops_1_prs2             (_fp_rename_stage_io_ren2_uops_1_prs2),
    .io_ren2_uops_1_prs3             (_fp_rename_stage_io_ren2_uops_1_prs3),
    .io_ren2_uops_1_prs1_busy        (_fp_rename_stage_io_ren2_uops_1_prs1_busy),
    .io_ren2_uops_1_prs2_busy        (_fp_rename_stage_io_ren2_uops_1_prs2_busy),
    .io_ren2_uops_1_prs3_busy        (_fp_rename_stage_io_ren2_uops_1_prs3_busy),
    .io_ren2_uops_1_stale_pdst       (_fp_rename_stage_io_ren2_uops_1_stale_pdst)
  );
  IssueUnitCollapsing_1_boom mem_issue_unit (	// @[core.scala:104:32]
    .clock                              (clock),
    .reset                              (reset),
    .io_dis_uops_0_valid                (_dispatcher_io_dis_uops_0_0_valid),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uopc            (_dispatcher_io_dis_uops_0_0_bits_uopc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_inst            (_dispatcher_io_dis_uops_0_0_bits_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_inst      (_dispatcher_io_dis_uops_0_0_bits_debug_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_rvc          (_dispatcher_io_dis_uops_0_0_bits_is_rvc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_pc        (_dispatcher_io_dis_uops_0_0_bits_debug_pc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_iq_type         (_dispatcher_io_dis_uops_0_0_bits_iq_type),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fu_code         (_dispatcher_io_dis_uops_0_0_bits_fu_code),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_br           (_dispatcher_io_dis_uops_0_0_bits_is_br),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_jalr         (_dispatcher_io_dis_uops_0_0_bits_is_jalr),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_jal          (_dispatcher_io_dis_uops_0_0_bits_is_jal),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_sfb          (_dispatcher_io_dis_uops_0_0_bits_is_sfb),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_br_mask         (_dispatcher_io_dis_uops_0_0_bits_br_mask),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_br_tag          (_dispatcher_io_dis_uops_0_0_bits_br_tag),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ftq_idx         (_dispatcher_io_dis_uops_0_0_bits_ftq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_edge_inst       (_dispatcher_io_dis_uops_0_0_bits_edge_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_pc_lob          (_dispatcher_io_dis_uops_0_0_bits_pc_lob),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_taken           (_dispatcher_io_dis_uops_0_0_bits_taken),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_imm_packed      (_dispatcher_io_dis_uops_0_0_bits_imm_packed),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_csr_addr        (_dispatcher_io_dis_uops_0_0_bits_csr_addr),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_rob_idx         (_dispatcher_io_dis_uops_0_0_bits_rob_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldq_idx         (_dispatcher_io_dis_uops_0_0_bits_ldq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_stq_idx         (_dispatcher_io_dis_uops_0_0_bits_stq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_rxq_idx         (_dispatcher_io_dis_uops_0_0_bits_rxq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_pdst            (_dispatcher_io_dis_uops_0_0_bits_pdst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs1            (_dispatcher_io_dis_uops_0_0_bits_prs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs2            (_dispatcher_io_dis_uops_0_0_bits_prs2),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs3            (_dispatcher_io_dis_uops_0_0_bits_prs3),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs1_busy       (_dispatcher_io_dis_uops_0_0_bits_prs1_busy),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs2_busy       (_dispatcher_io_dis_uops_0_0_bits_prs2_busy),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_stale_pdst      (_dispatcher_io_dis_uops_0_0_bits_stale_pdst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_exception       (_dispatcher_io_dis_uops_0_0_bits_exception),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_exc_cause       (_dispatcher_io_dis_uops_0_0_bits_exc_cause),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bypassable      (_dispatcher_io_dis_uops_0_0_bits_bypassable),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_cmd         (_dispatcher_io_dis_uops_0_0_bits_mem_cmd),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_size        (_dispatcher_io_dis_uops_0_0_bits_mem_size),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_signed      (_dispatcher_io_dis_uops_0_0_bits_mem_signed),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_fence        (_dispatcher_io_dis_uops_0_0_bits_is_fence),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_fencei       (_dispatcher_io_dis_uops_0_0_bits_is_fencei),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_amo          (_dispatcher_io_dis_uops_0_0_bits_is_amo),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uses_ldq        (_dispatcher_io_dis_uops_0_0_bits_uses_ldq),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uses_stq        (_dispatcher_io_dis_uops_0_0_bits_uses_stq),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_0_0_bits_is_sys_pc2epc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_unique       (_dispatcher_io_dis_uops_0_0_bits_is_unique),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_flush_on_commit (_dispatcher_io_dis_uops_0_0_bits_flush_on_commit),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_0_0_bits_ldst_is_rs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst            (_dispatcher_io_dis_uops_0_0_bits_ldst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs1            (_dispatcher_io_dis_uops_0_0_bits_lrs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs2            (_dispatcher_io_dis_uops_0_0_bits_lrs2),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs3            (_dispatcher_io_dis_uops_0_0_bits_lrs3),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst_val        (_dispatcher_io_dis_uops_0_0_bits_ldst_val),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_dst_rtype       (_dispatcher_io_dis_uops_0_0_bits_dst_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs1_rtype      (_dispatcher_io_dis_uops_0_0_bits_lrs1_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs2_rtype      (_dispatcher_io_dis_uops_0_0_bits_lrs2_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_frs3_en         (_dispatcher_io_dis_uops_0_0_bits_frs3_en),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fp_val          (_dispatcher_io_dis_uops_0_0_bits_fp_val),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fp_single       (_dispatcher_io_dis_uops_0_0_bits_fp_single),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_0_0_bits_xcpt_pf_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_0_0_bits_xcpt_ae_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_0_0_bits_xcpt_ma_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bp_debug_if     (_dispatcher_io_dis_uops_0_0_bits_bp_debug_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_0_0_bits_bp_xcpt_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_fsrc      (_dispatcher_io_dis_uops_0_0_bits_debug_fsrc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_tsrc      (_dispatcher_io_dis_uops_0_0_bits_debug_tsrc),	// @[core.scala:110:32]
    .io_dis_uops_1_valid                (_dispatcher_io_dis_uops_0_1_valid),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uopc            (_dispatcher_io_dis_uops_0_1_bits_uopc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_inst            (_dispatcher_io_dis_uops_0_1_bits_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_inst      (_dispatcher_io_dis_uops_0_1_bits_debug_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_rvc          (_dispatcher_io_dis_uops_0_1_bits_is_rvc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_pc        (_dispatcher_io_dis_uops_0_1_bits_debug_pc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_iq_type         (_dispatcher_io_dis_uops_0_1_bits_iq_type),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fu_code         (_dispatcher_io_dis_uops_0_1_bits_fu_code),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_br           (_dispatcher_io_dis_uops_0_1_bits_is_br),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_jalr         (_dispatcher_io_dis_uops_0_1_bits_is_jalr),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_jal          (_dispatcher_io_dis_uops_0_1_bits_is_jal),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_sfb          (_dispatcher_io_dis_uops_0_1_bits_is_sfb),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_br_mask         (_dispatcher_io_dis_uops_0_1_bits_br_mask),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_br_tag          (_dispatcher_io_dis_uops_0_1_bits_br_tag),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ftq_idx         (_dispatcher_io_dis_uops_0_1_bits_ftq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_edge_inst       (_dispatcher_io_dis_uops_0_1_bits_edge_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_pc_lob          (_dispatcher_io_dis_uops_0_1_bits_pc_lob),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_taken           (_dispatcher_io_dis_uops_0_1_bits_taken),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_imm_packed      (_dispatcher_io_dis_uops_0_1_bits_imm_packed),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_csr_addr        (_dispatcher_io_dis_uops_0_1_bits_csr_addr),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_rob_idx         (_dispatcher_io_dis_uops_0_1_bits_rob_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldq_idx         (_dispatcher_io_dis_uops_0_1_bits_ldq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_stq_idx         (_dispatcher_io_dis_uops_0_1_bits_stq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_rxq_idx         (_dispatcher_io_dis_uops_0_1_bits_rxq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_pdst            (_dispatcher_io_dis_uops_0_1_bits_pdst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs1            (_dispatcher_io_dis_uops_0_1_bits_prs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs2            (_dispatcher_io_dis_uops_0_1_bits_prs2),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs3            (_dispatcher_io_dis_uops_0_1_bits_prs3),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs1_busy       (_dispatcher_io_dis_uops_0_1_bits_prs1_busy),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs2_busy       (_dispatcher_io_dis_uops_0_1_bits_prs2_busy),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_stale_pdst      (_dispatcher_io_dis_uops_0_1_bits_stale_pdst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_exception       (_dispatcher_io_dis_uops_0_1_bits_exception),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_exc_cause       (_dispatcher_io_dis_uops_0_1_bits_exc_cause),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bypassable      (_dispatcher_io_dis_uops_0_1_bits_bypassable),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_cmd         (_dispatcher_io_dis_uops_0_1_bits_mem_cmd),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_size        (_dispatcher_io_dis_uops_0_1_bits_mem_size),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_signed      (_dispatcher_io_dis_uops_0_1_bits_mem_signed),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_fence        (_dispatcher_io_dis_uops_0_1_bits_is_fence),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_fencei       (_dispatcher_io_dis_uops_0_1_bits_is_fencei),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_amo          (_dispatcher_io_dis_uops_0_1_bits_is_amo),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uses_ldq        (_dispatcher_io_dis_uops_0_1_bits_uses_ldq),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uses_stq        (_dispatcher_io_dis_uops_0_1_bits_uses_stq),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_0_1_bits_is_sys_pc2epc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_unique       (_dispatcher_io_dis_uops_0_1_bits_is_unique),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_flush_on_commit (_dispatcher_io_dis_uops_0_1_bits_flush_on_commit),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_0_1_bits_ldst_is_rs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst            (_dispatcher_io_dis_uops_0_1_bits_ldst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs1            (_dispatcher_io_dis_uops_0_1_bits_lrs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs2            (_dispatcher_io_dis_uops_0_1_bits_lrs2),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs3            (_dispatcher_io_dis_uops_0_1_bits_lrs3),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst_val        (_dispatcher_io_dis_uops_0_1_bits_ldst_val),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_dst_rtype       (_dispatcher_io_dis_uops_0_1_bits_dst_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs1_rtype      (_dispatcher_io_dis_uops_0_1_bits_lrs1_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs2_rtype      (_dispatcher_io_dis_uops_0_1_bits_lrs2_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_frs3_en         (_dispatcher_io_dis_uops_0_1_bits_frs3_en),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fp_val          (_dispatcher_io_dis_uops_0_1_bits_fp_val),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fp_single       (_dispatcher_io_dis_uops_0_1_bits_fp_single),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_0_1_bits_xcpt_pf_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_0_1_bits_xcpt_ae_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_0_1_bits_xcpt_ma_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bp_debug_if     (_dispatcher_io_dis_uops_0_1_bits_bp_debug_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_0_1_bits_bp_xcpt_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_fsrc      (_dispatcher_io_dis_uops_0_1_bits_debug_fsrc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_tsrc      (_dispatcher_io_dis_uops_0_1_bits_debug_tsrc),	// @[core.scala:110:32]
    .io_wakeup_ports_0_valid            (int_iss_wakeups_0_valid),	// @[core.scala:788:52]
    .io_wakeup_ports_0_bits_pdst        (_ll_wbarb_io_out_bits_uop_pdst),	// @[core.scala:128:32]
    .io_wakeup_ports_1_valid            (fast_wakeup_valid),	// @[core.scala:820:52]
    .io_wakeup_ports_1_bits_pdst        (_int_issue_unit_io_iss_uops_0_pdst),	// @[core.scala:106:32]
    .io_wakeup_ports_2_valid            (slow_wakeup_valid),	// @[core.scala:827:59]
    .io_wakeup_ports_2_bits_pdst        (_jmp_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_wakeup_ports_3_valid            (fast_wakeup_1_valid),	// @[core.scala:820:52]
    .io_wakeup_ports_3_bits_pdst        (_int_issue_unit_io_iss_uops_1_pdst),	// @[core.scala:106:32]
    .io_wakeup_ports_4_valid            (slow_wakeup_1_valid),	// @[core.scala:827:59]
    .io_wakeup_ports_4_bits_pdst        (_csr_exe_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_spec_ld_wakeup_0_valid          (io_lsu_spec_ld_wakeup_0_valid),
    .io_spec_ld_wakeup_0_bits           (io_lsu_spec_ld_wakeup_0_bits),
    .io_fu_types_0                      ({7'h0, ~(pause_mem_REG & (&saturating_loads_counter)), 2'h0}),	// @[core.scala:902:41, :905:{26,45,73}, :924:53]
    .io_brupdate_b1_resolve_mask        (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b1_mispredict_mask     (b1_mispredict_mask),	// @[core.scala:196:93]
    .io_flush_pipeline                  (mem_issue_unit_io_flush_pipeline_REG),	// @[core.scala:939:49]
    .io_ld_miss                         (io_lsu_ld_miss),
    .io_dis_uops_0_ready                (_mem_issue_unit_io_dis_uops_0_ready),
    .io_dis_uops_1_ready                (_mem_issue_unit_io_dis_uops_1_ready),
    .io_iss_valids_0                    (_mem_issue_unit_io_iss_valids_0),
    .io_iss_uops_0_uopc                 (_mem_issue_unit_io_iss_uops_0_uopc),
    .io_iss_uops_0_inst                 (_mem_issue_unit_io_iss_uops_0_inst),
    .io_iss_uops_0_debug_inst           (_mem_issue_unit_io_iss_uops_0_debug_inst),
    .io_iss_uops_0_is_rvc               (_mem_issue_unit_io_iss_uops_0_is_rvc),
    .io_iss_uops_0_debug_pc             (_mem_issue_unit_io_iss_uops_0_debug_pc),
    .io_iss_uops_0_iq_type              (_mem_issue_unit_io_iss_uops_0_iq_type),
    .io_iss_uops_0_fu_code              (_mem_issue_unit_io_iss_uops_0_fu_code),
    .io_iss_uops_0_iw_state             (_mem_issue_unit_io_iss_uops_0_iw_state),
    .io_iss_uops_0_iw_p1_poisoned       (_mem_issue_unit_io_iss_uops_0_iw_p1_poisoned),
    .io_iss_uops_0_iw_p2_poisoned       (_mem_issue_unit_io_iss_uops_0_iw_p2_poisoned),
    .io_iss_uops_0_is_br                (_mem_issue_unit_io_iss_uops_0_is_br),
    .io_iss_uops_0_is_jalr              (_mem_issue_unit_io_iss_uops_0_is_jalr),
    .io_iss_uops_0_is_jal               (_mem_issue_unit_io_iss_uops_0_is_jal),
    .io_iss_uops_0_is_sfb               (_mem_issue_unit_io_iss_uops_0_is_sfb),
    .io_iss_uops_0_br_mask              (_mem_issue_unit_io_iss_uops_0_br_mask),
    .io_iss_uops_0_br_tag               (_mem_issue_unit_io_iss_uops_0_br_tag),
    .io_iss_uops_0_ftq_idx              (_mem_issue_unit_io_iss_uops_0_ftq_idx),
    .io_iss_uops_0_edge_inst            (_mem_issue_unit_io_iss_uops_0_edge_inst),
    .io_iss_uops_0_pc_lob               (_mem_issue_unit_io_iss_uops_0_pc_lob),
    .io_iss_uops_0_taken                (_mem_issue_unit_io_iss_uops_0_taken),
    .io_iss_uops_0_imm_packed           (_mem_issue_unit_io_iss_uops_0_imm_packed),
    .io_iss_uops_0_csr_addr             (_mem_issue_unit_io_iss_uops_0_csr_addr),
    .io_iss_uops_0_rob_idx              (_mem_issue_unit_io_iss_uops_0_rob_idx),
    .io_iss_uops_0_ldq_idx              (_mem_issue_unit_io_iss_uops_0_ldq_idx),
    .io_iss_uops_0_stq_idx              (_mem_issue_unit_io_iss_uops_0_stq_idx),
    .io_iss_uops_0_rxq_idx              (_mem_issue_unit_io_iss_uops_0_rxq_idx),
    .io_iss_uops_0_pdst                 (_mem_issue_unit_io_iss_uops_0_pdst),
    .io_iss_uops_0_prs1                 (_mem_issue_unit_io_iss_uops_0_prs1),
    .io_iss_uops_0_prs2                 (_mem_issue_unit_io_iss_uops_0_prs2),
    .io_iss_uops_0_prs3                 (_mem_issue_unit_io_iss_uops_0_prs3),
    .io_iss_uops_0_ppred                (_mem_issue_unit_io_iss_uops_0_ppred),
    .io_iss_uops_0_prs1_busy            (_mem_issue_unit_io_iss_uops_0_prs1_busy),
    .io_iss_uops_0_prs2_busy            (_mem_issue_unit_io_iss_uops_0_prs2_busy),
    .io_iss_uops_0_prs3_busy            (_mem_issue_unit_io_iss_uops_0_prs3_busy),
    .io_iss_uops_0_ppred_busy           (_mem_issue_unit_io_iss_uops_0_ppred_busy),
    .io_iss_uops_0_stale_pdst           (_mem_issue_unit_io_iss_uops_0_stale_pdst),
    .io_iss_uops_0_exception            (_mem_issue_unit_io_iss_uops_0_exception),
    .io_iss_uops_0_exc_cause            (_mem_issue_unit_io_iss_uops_0_exc_cause),
    .io_iss_uops_0_bypassable           (_mem_issue_unit_io_iss_uops_0_bypassable),
    .io_iss_uops_0_mem_cmd              (_mem_issue_unit_io_iss_uops_0_mem_cmd),
    .io_iss_uops_0_mem_size             (_mem_issue_unit_io_iss_uops_0_mem_size),
    .io_iss_uops_0_mem_signed           (_mem_issue_unit_io_iss_uops_0_mem_signed),
    .io_iss_uops_0_is_fence             (_mem_issue_unit_io_iss_uops_0_is_fence),
    .io_iss_uops_0_is_fencei            (_mem_issue_unit_io_iss_uops_0_is_fencei),
    .io_iss_uops_0_is_amo               (_mem_issue_unit_io_iss_uops_0_is_amo),
    .io_iss_uops_0_uses_ldq             (_mem_issue_unit_io_iss_uops_0_uses_ldq),
    .io_iss_uops_0_uses_stq             (_mem_issue_unit_io_iss_uops_0_uses_stq),
    .io_iss_uops_0_is_sys_pc2epc        (_mem_issue_unit_io_iss_uops_0_is_sys_pc2epc),
    .io_iss_uops_0_is_unique            (_mem_issue_unit_io_iss_uops_0_is_unique),
    .io_iss_uops_0_flush_on_commit      (_mem_issue_unit_io_iss_uops_0_flush_on_commit),
    .io_iss_uops_0_ldst_is_rs1          (_mem_issue_unit_io_iss_uops_0_ldst_is_rs1),
    .io_iss_uops_0_ldst                 (_mem_issue_unit_io_iss_uops_0_ldst),
    .io_iss_uops_0_lrs1                 (_mem_issue_unit_io_iss_uops_0_lrs1),
    .io_iss_uops_0_lrs2                 (_mem_issue_unit_io_iss_uops_0_lrs2),
    .io_iss_uops_0_lrs3                 (_mem_issue_unit_io_iss_uops_0_lrs3),
    .io_iss_uops_0_ldst_val             (_mem_issue_unit_io_iss_uops_0_ldst_val),
    .io_iss_uops_0_dst_rtype            (_mem_issue_unit_io_iss_uops_0_dst_rtype),
    .io_iss_uops_0_lrs1_rtype           (_mem_issue_unit_io_iss_uops_0_lrs1_rtype),
    .io_iss_uops_0_lrs2_rtype           (_mem_issue_unit_io_iss_uops_0_lrs2_rtype),
    .io_iss_uops_0_frs3_en              (_mem_issue_unit_io_iss_uops_0_frs3_en),
    .io_iss_uops_0_fp_val               (_mem_issue_unit_io_iss_uops_0_fp_val),
    .io_iss_uops_0_fp_single            (_mem_issue_unit_io_iss_uops_0_fp_single),
    .io_iss_uops_0_xcpt_pf_if           (_mem_issue_unit_io_iss_uops_0_xcpt_pf_if),
    .io_iss_uops_0_xcpt_ae_if           (_mem_issue_unit_io_iss_uops_0_xcpt_ae_if),
    .io_iss_uops_0_xcpt_ma_if           (_mem_issue_unit_io_iss_uops_0_xcpt_ma_if),
    .io_iss_uops_0_bp_debug_if          (_mem_issue_unit_io_iss_uops_0_bp_debug_if),
    .io_iss_uops_0_bp_xcpt_if           (_mem_issue_unit_io_iss_uops_0_bp_xcpt_if),
    .io_iss_uops_0_debug_fsrc           (_mem_issue_unit_io_iss_uops_0_debug_fsrc),
    .io_iss_uops_0_debug_tsrc           (_mem_issue_unit_io_iss_uops_0_debug_tsrc)
  );
  IssueUnitCollapsing_2_boom int_issue_unit (	// @[core.scala:106:32]
    .clock                              (clock),
    .reset                              (reset),
    .io_dis_uops_0_valid                (_dispatcher_io_dis_uops_1_0_valid),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uopc            (_dispatcher_io_dis_uops_1_0_bits_uopc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_inst            (_dispatcher_io_dis_uops_1_0_bits_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_inst      (_dispatcher_io_dis_uops_1_0_bits_debug_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_rvc          (_dispatcher_io_dis_uops_1_0_bits_is_rvc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_pc        (_dispatcher_io_dis_uops_1_0_bits_debug_pc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_iq_type         (_dispatcher_io_dis_uops_1_0_bits_iq_type),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fu_code         (_dispatcher_io_dis_uops_1_0_bits_fu_code),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_br           (_dispatcher_io_dis_uops_1_0_bits_is_br),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_jalr         (_dispatcher_io_dis_uops_1_0_bits_is_jalr),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_jal          (_dispatcher_io_dis_uops_1_0_bits_is_jal),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_sfb          (_dispatcher_io_dis_uops_1_0_bits_is_sfb),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_br_mask         (_dispatcher_io_dis_uops_1_0_bits_br_mask),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_br_tag          (_dispatcher_io_dis_uops_1_0_bits_br_tag),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ftq_idx         (_dispatcher_io_dis_uops_1_0_bits_ftq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_edge_inst       (_dispatcher_io_dis_uops_1_0_bits_edge_inst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_pc_lob          (_dispatcher_io_dis_uops_1_0_bits_pc_lob),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_taken           (_dispatcher_io_dis_uops_1_0_bits_taken),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_imm_packed      (_dispatcher_io_dis_uops_1_0_bits_imm_packed),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_csr_addr        (_dispatcher_io_dis_uops_1_0_bits_csr_addr),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_rob_idx         (_dispatcher_io_dis_uops_1_0_bits_rob_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldq_idx         (_dispatcher_io_dis_uops_1_0_bits_ldq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_stq_idx         (_dispatcher_io_dis_uops_1_0_bits_stq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_rxq_idx         (_dispatcher_io_dis_uops_1_0_bits_rxq_idx),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_pdst            (_dispatcher_io_dis_uops_1_0_bits_pdst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs1            (_dispatcher_io_dis_uops_1_0_bits_prs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs2            (_dispatcher_io_dis_uops_1_0_bits_prs2),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs3            (_dispatcher_io_dis_uops_1_0_bits_prs3),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs1_busy       (_dispatcher_io_dis_uops_1_0_bits_prs1_busy),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_prs2_busy       (_dispatcher_io_dis_uops_1_0_bits_prs2_busy),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_stale_pdst      (_dispatcher_io_dis_uops_1_0_bits_stale_pdst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_exception       (_dispatcher_io_dis_uops_1_0_bits_exception),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_exc_cause       (_dispatcher_io_dis_uops_1_0_bits_exc_cause),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bypassable      (_dispatcher_io_dis_uops_1_0_bits_bypassable),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_cmd         (_dispatcher_io_dis_uops_1_0_bits_mem_cmd),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_size        (_dispatcher_io_dis_uops_1_0_bits_mem_size),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_mem_signed      (_dispatcher_io_dis_uops_1_0_bits_mem_signed),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_fence        (_dispatcher_io_dis_uops_1_0_bits_is_fence),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_fencei       (_dispatcher_io_dis_uops_1_0_bits_is_fencei),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_amo          (_dispatcher_io_dis_uops_1_0_bits_is_amo),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uses_ldq        (_dispatcher_io_dis_uops_1_0_bits_uses_ldq),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_uses_stq        (_dispatcher_io_dis_uops_1_0_bits_uses_stq),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_1_0_bits_is_sys_pc2epc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_is_unique       (_dispatcher_io_dis_uops_1_0_bits_is_unique),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_flush_on_commit (_dispatcher_io_dis_uops_1_0_bits_flush_on_commit),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_1_0_bits_ldst_is_rs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst            (_dispatcher_io_dis_uops_1_0_bits_ldst),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs1            (_dispatcher_io_dis_uops_1_0_bits_lrs1),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs2            (_dispatcher_io_dis_uops_1_0_bits_lrs2),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs3            (_dispatcher_io_dis_uops_1_0_bits_lrs3),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_ldst_val        (_dispatcher_io_dis_uops_1_0_bits_ldst_val),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_dst_rtype       (_dispatcher_io_dis_uops_1_0_bits_dst_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs1_rtype      (_dispatcher_io_dis_uops_1_0_bits_lrs1_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_lrs2_rtype      (_dispatcher_io_dis_uops_1_0_bits_lrs2_rtype),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_frs3_en         (_dispatcher_io_dis_uops_1_0_bits_frs3_en),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fp_val          (_dispatcher_io_dis_uops_1_0_bits_fp_val),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_fp_single       (_dispatcher_io_dis_uops_1_0_bits_fp_single),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_1_0_bits_xcpt_pf_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_1_0_bits_xcpt_ae_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_1_0_bits_xcpt_ma_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bp_debug_if     (_dispatcher_io_dis_uops_1_0_bits_bp_debug_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_1_0_bits_bp_xcpt_if),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_fsrc      (_dispatcher_io_dis_uops_1_0_bits_debug_fsrc),	// @[core.scala:110:32]
    .io_dis_uops_0_bits_debug_tsrc      (_dispatcher_io_dis_uops_1_0_bits_debug_tsrc),	// @[core.scala:110:32]
    .io_dis_uops_1_valid                (_dispatcher_io_dis_uops_1_1_valid),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uopc            (_dispatcher_io_dis_uops_1_1_bits_uopc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_inst            (_dispatcher_io_dis_uops_1_1_bits_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_inst      (_dispatcher_io_dis_uops_1_1_bits_debug_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_rvc          (_dispatcher_io_dis_uops_1_1_bits_is_rvc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_pc        (_dispatcher_io_dis_uops_1_1_bits_debug_pc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_iq_type         (_dispatcher_io_dis_uops_1_1_bits_iq_type),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fu_code         (_dispatcher_io_dis_uops_1_1_bits_fu_code),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_br           (_dispatcher_io_dis_uops_1_1_bits_is_br),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_jalr         (_dispatcher_io_dis_uops_1_1_bits_is_jalr),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_jal          (_dispatcher_io_dis_uops_1_1_bits_is_jal),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_sfb          (_dispatcher_io_dis_uops_1_1_bits_is_sfb),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_br_mask         (_dispatcher_io_dis_uops_1_1_bits_br_mask),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_br_tag          (_dispatcher_io_dis_uops_1_1_bits_br_tag),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ftq_idx         (_dispatcher_io_dis_uops_1_1_bits_ftq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_edge_inst       (_dispatcher_io_dis_uops_1_1_bits_edge_inst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_pc_lob          (_dispatcher_io_dis_uops_1_1_bits_pc_lob),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_taken           (_dispatcher_io_dis_uops_1_1_bits_taken),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_imm_packed      (_dispatcher_io_dis_uops_1_1_bits_imm_packed),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_csr_addr        (_dispatcher_io_dis_uops_1_1_bits_csr_addr),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_rob_idx         (_dispatcher_io_dis_uops_1_1_bits_rob_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldq_idx         (_dispatcher_io_dis_uops_1_1_bits_ldq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_stq_idx         (_dispatcher_io_dis_uops_1_1_bits_stq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_rxq_idx         (_dispatcher_io_dis_uops_1_1_bits_rxq_idx),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_pdst            (_dispatcher_io_dis_uops_1_1_bits_pdst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs1            (_dispatcher_io_dis_uops_1_1_bits_prs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs2            (_dispatcher_io_dis_uops_1_1_bits_prs2),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs3            (_dispatcher_io_dis_uops_1_1_bits_prs3),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs1_busy       (_dispatcher_io_dis_uops_1_1_bits_prs1_busy),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_prs2_busy       (_dispatcher_io_dis_uops_1_1_bits_prs2_busy),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_stale_pdst      (_dispatcher_io_dis_uops_1_1_bits_stale_pdst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_exception       (_dispatcher_io_dis_uops_1_1_bits_exception),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_exc_cause       (_dispatcher_io_dis_uops_1_1_bits_exc_cause),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bypassable      (_dispatcher_io_dis_uops_1_1_bits_bypassable),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_cmd         (_dispatcher_io_dis_uops_1_1_bits_mem_cmd),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_size        (_dispatcher_io_dis_uops_1_1_bits_mem_size),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_mem_signed      (_dispatcher_io_dis_uops_1_1_bits_mem_signed),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_fence        (_dispatcher_io_dis_uops_1_1_bits_is_fence),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_fencei       (_dispatcher_io_dis_uops_1_1_bits_is_fencei),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_amo          (_dispatcher_io_dis_uops_1_1_bits_is_amo),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uses_ldq        (_dispatcher_io_dis_uops_1_1_bits_uses_ldq),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_uses_stq        (_dispatcher_io_dis_uops_1_1_bits_uses_stq),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_1_1_bits_is_sys_pc2epc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_is_unique       (_dispatcher_io_dis_uops_1_1_bits_is_unique),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_flush_on_commit (_dispatcher_io_dis_uops_1_1_bits_flush_on_commit),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_1_1_bits_ldst_is_rs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst            (_dispatcher_io_dis_uops_1_1_bits_ldst),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs1            (_dispatcher_io_dis_uops_1_1_bits_lrs1),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs2            (_dispatcher_io_dis_uops_1_1_bits_lrs2),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs3            (_dispatcher_io_dis_uops_1_1_bits_lrs3),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_ldst_val        (_dispatcher_io_dis_uops_1_1_bits_ldst_val),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_dst_rtype       (_dispatcher_io_dis_uops_1_1_bits_dst_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs1_rtype      (_dispatcher_io_dis_uops_1_1_bits_lrs1_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_lrs2_rtype      (_dispatcher_io_dis_uops_1_1_bits_lrs2_rtype),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_frs3_en         (_dispatcher_io_dis_uops_1_1_bits_frs3_en),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fp_val          (_dispatcher_io_dis_uops_1_1_bits_fp_val),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_fp_single       (_dispatcher_io_dis_uops_1_1_bits_fp_single),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_1_1_bits_xcpt_pf_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_1_1_bits_xcpt_ae_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_1_1_bits_xcpt_ma_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bp_debug_if     (_dispatcher_io_dis_uops_1_1_bits_bp_debug_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_1_1_bits_bp_xcpt_if),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_fsrc      (_dispatcher_io_dis_uops_1_1_bits_debug_fsrc),	// @[core.scala:110:32]
    .io_dis_uops_1_bits_debug_tsrc      (_dispatcher_io_dis_uops_1_1_bits_debug_tsrc),	// @[core.scala:110:32]
    .io_wakeup_ports_0_valid            (int_iss_wakeups_0_valid),	// @[core.scala:788:52]
    .io_wakeup_ports_0_bits_pdst        (_ll_wbarb_io_out_bits_uop_pdst),	// @[core.scala:128:32]
    .io_wakeup_ports_1_valid            (fast_wakeup_valid),	// @[core.scala:820:52]
    .io_wakeup_ports_1_bits_pdst        (_int_issue_unit_io_iss_uops_0_pdst),	// @[core.scala:106:32]
    .io_wakeup_ports_2_valid            (slow_wakeup_valid),	// @[core.scala:827:59]
    .io_wakeup_ports_2_bits_pdst        (_jmp_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_wakeup_ports_3_valid            (fast_wakeup_1_valid),	// @[core.scala:820:52]
    .io_wakeup_ports_3_bits_pdst        (_int_issue_unit_io_iss_uops_1_pdst),	// @[core.scala:106:32]
    .io_wakeup_ports_4_valid            (slow_wakeup_1_valid),	// @[core.scala:827:59]
    .io_wakeup_ports_4_bits_pdst        (_csr_exe_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_spec_ld_wakeup_0_valid          (io_lsu_spec_ld_wakeup_0_valid),
    .io_spec_ld_wakeup_0_bits           (io_lsu_spec_ld_wakeup_0_bits),
    .io_fu_types_0                      (_jmp_unit_io_fu_types & REG_4),	// @[core.scala:918:{29,38}, execution-units.scala:119:32]
    .io_fu_types_1                      (_csr_exe_unit_io_fu_types & REG_5),	// @[core.scala:918:{29,38}, execution-units.scala:119:32]
    .io_brupdate_b1_resolve_mask        (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b1_mispredict_mask     (b1_mispredict_mask),	// @[core.scala:196:93]
    .io_flush_pipeline                  (int_issue_unit_io_flush_pipeline_REG),	// @[core.scala:939:49]
    .io_ld_miss                         (io_lsu_ld_miss),
    .io_dis_uops_0_ready                (_int_issue_unit_io_dis_uops_0_ready),
    .io_dis_uops_1_ready                (_int_issue_unit_io_dis_uops_1_ready),
    .io_iss_valids_0                    (_int_issue_unit_io_iss_valids_0),
    .io_iss_valids_1                    (_int_issue_unit_io_iss_valids_1),
    .io_iss_uops_0_uopc                 (_int_issue_unit_io_iss_uops_0_uopc),
    .io_iss_uops_0_inst                 (_int_issue_unit_io_iss_uops_0_inst),
    .io_iss_uops_0_debug_inst           (_int_issue_unit_io_iss_uops_0_debug_inst),
    .io_iss_uops_0_is_rvc               (_int_issue_unit_io_iss_uops_0_is_rvc),
    .io_iss_uops_0_debug_pc             (_int_issue_unit_io_iss_uops_0_debug_pc),
    .io_iss_uops_0_iq_type              (_int_issue_unit_io_iss_uops_0_iq_type),
    .io_iss_uops_0_fu_code              (_int_issue_unit_io_iss_uops_0_fu_code),
    .io_iss_uops_0_iw_state             (_int_issue_unit_io_iss_uops_0_iw_state),
    .io_iss_uops_0_iw_p1_poisoned       (_int_issue_unit_io_iss_uops_0_iw_p1_poisoned),
    .io_iss_uops_0_iw_p2_poisoned       (_int_issue_unit_io_iss_uops_0_iw_p2_poisoned),
    .io_iss_uops_0_is_br                (_int_issue_unit_io_iss_uops_0_is_br),
    .io_iss_uops_0_is_jalr              (_int_issue_unit_io_iss_uops_0_is_jalr),
    .io_iss_uops_0_is_jal               (_int_issue_unit_io_iss_uops_0_is_jal),
    .io_iss_uops_0_is_sfb               (_int_issue_unit_io_iss_uops_0_is_sfb),
    .io_iss_uops_0_br_mask              (_int_issue_unit_io_iss_uops_0_br_mask),
    .io_iss_uops_0_br_tag               (_int_issue_unit_io_iss_uops_0_br_tag),
    .io_iss_uops_0_ftq_idx              (_int_issue_unit_io_iss_uops_0_ftq_idx),
    .io_iss_uops_0_edge_inst            (_int_issue_unit_io_iss_uops_0_edge_inst),
    .io_iss_uops_0_pc_lob               (_int_issue_unit_io_iss_uops_0_pc_lob),
    .io_iss_uops_0_taken                (_int_issue_unit_io_iss_uops_0_taken),
    .io_iss_uops_0_imm_packed           (_int_issue_unit_io_iss_uops_0_imm_packed),
    .io_iss_uops_0_csr_addr             (_int_issue_unit_io_iss_uops_0_csr_addr),
    .io_iss_uops_0_rob_idx              (_int_issue_unit_io_iss_uops_0_rob_idx),
    .io_iss_uops_0_ldq_idx              (_int_issue_unit_io_iss_uops_0_ldq_idx),
    .io_iss_uops_0_stq_idx              (_int_issue_unit_io_iss_uops_0_stq_idx),
    .io_iss_uops_0_rxq_idx              (_int_issue_unit_io_iss_uops_0_rxq_idx),
    .io_iss_uops_0_pdst                 (_int_issue_unit_io_iss_uops_0_pdst),
    .io_iss_uops_0_prs1                 (_int_issue_unit_io_iss_uops_0_prs1),
    .io_iss_uops_0_prs2                 (_int_issue_unit_io_iss_uops_0_prs2),
    .io_iss_uops_0_prs3                 (_int_issue_unit_io_iss_uops_0_prs3),
    .io_iss_uops_0_ppred                (_int_issue_unit_io_iss_uops_0_ppred),
    .io_iss_uops_0_prs1_busy            (_int_issue_unit_io_iss_uops_0_prs1_busy),
    .io_iss_uops_0_prs2_busy            (_int_issue_unit_io_iss_uops_0_prs2_busy),
    .io_iss_uops_0_prs3_busy            (_int_issue_unit_io_iss_uops_0_prs3_busy),
    .io_iss_uops_0_ppred_busy           (_int_issue_unit_io_iss_uops_0_ppred_busy),
    .io_iss_uops_0_stale_pdst           (_int_issue_unit_io_iss_uops_0_stale_pdst),
    .io_iss_uops_0_exception            (_int_issue_unit_io_iss_uops_0_exception),
    .io_iss_uops_0_exc_cause            (_int_issue_unit_io_iss_uops_0_exc_cause),
    .io_iss_uops_0_bypassable           (_int_issue_unit_io_iss_uops_0_bypassable),
    .io_iss_uops_0_mem_cmd              (_int_issue_unit_io_iss_uops_0_mem_cmd),
    .io_iss_uops_0_mem_size             (_int_issue_unit_io_iss_uops_0_mem_size),
    .io_iss_uops_0_mem_signed           (_int_issue_unit_io_iss_uops_0_mem_signed),
    .io_iss_uops_0_is_fence             (_int_issue_unit_io_iss_uops_0_is_fence),
    .io_iss_uops_0_is_fencei            (_int_issue_unit_io_iss_uops_0_is_fencei),
    .io_iss_uops_0_is_amo               (_int_issue_unit_io_iss_uops_0_is_amo),
    .io_iss_uops_0_uses_ldq             (_int_issue_unit_io_iss_uops_0_uses_ldq),
    .io_iss_uops_0_uses_stq             (_int_issue_unit_io_iss_uops_0_uses_stq),
    .io_iss_uops_0_is_sys_pc2epc        (_int_issue_unit_io_iss_uops_0_is_sys_pc2epc),
    .io_iss_uops_0_is_unique            (_int_issue_unit_io_iss_uops_0_is_unique),
    .io_iss_uops_0_flush_on_commit      (_int_issue_unit_io_iss_uops_0_flush_on_commit),
    .io_iss_uops_0_ldst_is_rs1          (_int_issue_unit_io_iss_uops_0_ldst_is_rs1),
    .io_iss_uops_0_ldst                 (_int_issue_unit_io_iss_uops_0_ldst),
    .io_iss_uops_0_lrs1                 (_int_issue_unit_io_iss_uops_0_lrs1),
    .io_iss_uops_0_lrs2                 (_int_issue_unit_io_iss_uops_0_lrs2),
    .io_iss_uops_0_lrs3                 (_int_issue_unit_io_iss_uops_0_lrs3),
    .io_iss_uops_0_ldst_val             (_int_issue_unit_io_iss_uops_0_ldst_val),
    .io_iss_uops_0_dst_rtype            (_int_issue_unit_io_iss_uops_0_dst_rtype),
    .io_iss_uops_0_lrs1_rtype           (_int_issue_unit_io_iss_uops_0_lrs1_rtype),
    .io_iss_uops_0_lrs2_rtype           (_int_issue_unit_io_iss_uops_0_lrs2_rtype),
    .io_iss_uops_0_frs3_en              (_int_issue_unit_io_iss_uops_0_frs3_en),
    .io_iss_uops_0_fp_val               (_int_issue_unit_io_iss_uops_0_fp_val),
    .io_iss_uops_0_fp_single            (_int_issue_unit_io_iss_uops_0_fp_single),
    .io_iss_uops_0_xcpt_pf_if           (_int_issue_unit_io_iss_uops_0_xcpt_pf_if),
    .io_iss_uops_0_xcpt_ae_if           (_int_issue_unit_io_iss_uops_0_xcpt_ae_if),
    .io_iss_uops_0_xcpt_ma_if           (_int_issue_unit_io_iss_uops_0_xcpt_ma_if),
    .io_iss_uops_0_bp_debug_if          (_int_issue_unit_io_iss_uops_0_bp_debug_if),
    .io_iss_uops_0_bp_xcpt_if           (_int_issue_unit_io_iss_uops_0_bp_xcpt_if),
    .io_iss_uops_0_debug_fsrc           (_int_issue_unit_io_iss_uops_0_debug_fsrc),
    .io_iss_uops_0_debug_tsrc           (_int_issue_unit_io_iss_uops_0_debug_tsrc),
    .io_iss_uops_1_uopc                 (_int_issue_unit_io_iss_uops_1_uopc),
    .io_iss_uops_1_is_rvc               (_int_issue_unit_io_iss_uops_1_is_rvc),
    .io_iss_uops_1_fu_code              (_int_issue_unit_io_iss_uops_1_fu_code),
    .io_iss_uops_1_iw_p1_poisoned       (_int_issue_unit_io_iss_uops_1_iw_p1_poisoned),
    .io_iss_uops_1_iw_p2_poisoned       (_int_issue_unit_io_iss_uops_1_iw_p2_poisoned),
    .io_iss_uops_1_is_br                (_int_issue_unit_io_iss_uops_1_is_br),
    .io_iss_uops_1_is_jalr              (_int_issue_unit_io_iss_uops_1_is_jalr),
    .io_iss_uops_1_is_jal               (_int_issue_unit_io_iss_uops_1_is_jal),
    .io_iss_uops_1_is_sfb               (_int_issue_unit_io_iss_uops_1_is_sfb),
    .io_iss_uops_1_br_mask              (_int_issue_unit_io_iss_uops_1_br_mask),
    .io_iss_uops_1_br_tag               (_int_issue_unit_io_iss_uops_1_br_tag),
    .io_iss_uops_1_ftq_idx              (_int_issue_unit_io_iss_uops_1_ftq_idx),
    .io_iss_uops_1_edge_inst            (_int_issue_unit_io_iss_uops_1_edge_inst),
    .io_iss_uops_1_pc_lob               (_int_issue_unit_io_iss_uops_1_pc_lob),
    .io_iss_uops_1_taken                (_int_issue_unit_io_iss_uops_1_taken),
    .io_iss_uops_1_imm_packed           (_int_issue_unit_io_iss_uops_1_imm_packed),
    .io_iss_uops_1_rob_idx              (_int_issue_unit_io_iss_uops_1_rob_idx),
    .io_iss_uops_1_ldq_idx              (_int_issue_unit_io_iss_uops_1_ldq_idx),
    .io_iss_uops_1_stq_idx              (_int_issue_unit_io_iss_uops_1_stq_idx),
    .io_iss_uops_1_pdst                 (_int_issue_unit_io_iss_uops_1_pdst),
    .io_iss_uops_1_prs1                 (_int_issue_unit_io_iss_uops_1_prs1),
    .io_iss_uops_1_prs2                 (_int_issue_unit_io_iss_uops_1_prs2),
    .io_iss_uops_1_bypassable           (_int_issue_unit_io_iss_uops_1_bypassable),
    .io_iss_uops_1_mem_cmd              (_int_issue_unit_io_iss_uops_1_mem_cmd),
    .io_iss_uops_1_is_amo               (_int_issue_unit_io_iss_uops_1_is_amo),
    .io_iss_uops_1_uses_stq             (_int_issue_unit_io_iss_uops_1_uses_stq),
    .io_iss_uops_1_ldst_val             (_int_issue_unit_io_iss_uops_1_ldst_val),
    .io_iss_uops_1_dst_rtype            (_int_issue_unit_io_iss_uops_1_dst_rtype),
    .io_iss_uops_1_lrs1_rtype           (_int_issue_unit_io_iss_uops_1_lrs1_rtype),
    .io_iss_uops_1_lrs2_rtype           (_int_issue_unit_io_iss_uops_1_lrs2_rtype)
  );
  BasicDispatcher_boom dispatcher (	// @[core.scala:110:32]
    .io_ren_uops_0_valid                  (dis_fire_0),	// @[core.scala:707:62]
    .io_ren_uops_0_bits_uopc              (_rename_stage_io_ren2_uops_0_uopc),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_inst              (_rename_stage_io_ren2_uops_0_inst),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_debug_inst        (_rename_stage_io_ren2_uops_0_debug_inst),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_rvc            (_rename_stage_io_ren2_uops_0_is_rvc),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_debug_pc          (_rename_stage_io_ren2_uops_0_debug_pc),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_iq_type           (_rename_stage_io_ren2_uops_0_iq_type),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_fu_code           (_rename_stage_io_ren2_uops_0_fu_code),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_br             (_rename_stage_io_ren2_uops_0_is_br),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_jalr           (_rename_stage_io_ren2_uops_0_is_jalr),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_jal            (_rename_stage_io_ren2_uops_0_is_jal),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_sfb            (_rename_stage_io_ren2_uops_0_is_sfb),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_br_mask           (_rename_stage_io_ren2_uops_0_br_mask),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_br_tag            (_rename_stage_io_ren2_uops_0_br_tag),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_ftq_idx           (_rename_stage_io_ren2_uops_0_ftq_idx),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_edge_inst         (_rename_stage_io_ren2_uops_0_edge_inst),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_pc_lob            (_rename_stage_io_ren2_uops_0_pc_lob),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_taken             (_rename_stage_io_ren2_uops_0_taken),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_imm_packed        (_rename_stage_io_ren2_uops_0_imm_packed),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_csr_addr          (_rename_stage_io_ren2_uops_0_csr_addr),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_rob_idx           (dis_uops_0_rob_idx),	// @[core.scala:742:27]
    .io_ren_uops_0_bits_ldq_idx           (io_lsu_dis_ldq_idx_0),
    .io_ren_uops_0_bits_stq_idx           (io_lsu_dis_stq_idx_0),
    .io_ren_uops_0_bits_rxq_idx           (_rename_stage_io_ren2_uops_0_rxq_idx),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_pdst              (dis_uops_0_pdst),	// @[core.scala:652:28]
    .io_ren_uops_0_bits_prs1              (dis_uops_0_prs1),	// @[core.scala:647:28]
    .io_ren_uops_0_bits_prs2              (dis_uops_0_prs2),	// @[core.scala:649:28]
    .io_ren_uops_0_bits_prs3              (_fp_rename_stage_io_ren2_uops_0_prs3),	// @[core.scala:100:46]
    .io_ren_uops_0_bits_prs1_busy         (dis_uops_0_prs1_busy),	// @[core.scala:657:85]
    .io_ren_uops_0_bits_prs2_busy         (dis_uops_0_prs2_busy),	// @[core.scala:659:85]
    .io_ren_uops_0_bits_prs3_busy         (dis_uops_0_prs3_busy),	// @[core.scala:661:46]
    .io_ren_uops_0_bits_stale_pdst        (dis_uops_0_stale_pdst),	// @[core.scala:655:34]
    .io_ren_uops_0_bits_exception         (_rename_stage_io_ren2_uops_0_exception),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_exc_cause         (_rename_stage_io_ren2_uops_0_exc_cause),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_bypassable        (_rename_stage_io_ren2_uops_0_bypassable),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_mem_cmd           (_rename_stage_io_ren2_uops_0_mem_cmd),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_mem_size          (_rename_stage_io_ren2_uops_0_mem_size),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_mem_signed        (_rename_stage_io_ren2_uops_0_mem_signed),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_fence          (_rename_stage_io_ren2_uops_0_is_fence),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_fencei         (_rename_stage_io_ren2_uops_0_is_fencei),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_amo            (_rename_stage_io_ren2_uops_0_is_amo),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_uses_ldq          (_rename_stage_io_ren2_uops_0_uses_ldq),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_uses_stq          (_rename_stage_io_ren2_uops_0_uses_stq),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_sys_pc2epc     (_rename_stage_io_ren2_uops_0_is_sys_pc2epc),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_is_unique         (_rename_stage_io_ren2_uops_0_is_unique),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_flush_on_commit   (_rename_stage_io_ren2_uops_0_flush_on_commit),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_ldst_is_rs1       (_rename_stage_io_ren2_uops_0_ldst_is_rs1),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_ldst              (_rename_stage_io_ren2_uops_0_ldst),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_lrs1              (_rename_stage_io_ren2_uops_0_lrs1),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_lrs2              (_rename_stage_io_ren2_uops_0_lrs2),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_lrs3              (_rename_stage_io_ren2_uops_0_lrs3),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_ldst_val          (_rename_stage_io_ren2_uops_0_ldst_val),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_dst_rtype         (_rename_stage_io_ren2_uops_0_dst_rtype),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_lrs1_rtype        (_rename_stage_io_ren2_uops_0_lrs1_rtype),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_lrs2_rtype        (_rename_stage_io_ren2_uops_0_lrs2_rtype),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_frs3_en           (_rename_stage_io_ren2_uops_0_frs3_en),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_fp_val            (_rename_stage_io_ren2_uops_0_fp_val),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_fp_single         (_rename_stage_io_ren2_uops_0_fp_single),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_xcpt_pf_if        (_rename_stage_io_ren2_uops_0_xcpt_pf_if),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_xcpt_ae_if        (_rename_stage_io_ren2_uops_0_xcpt_ae_if),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_xcpt_ma_if        (_rename_stage_io_ren2_uops_0_xcpt_ma_if),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_bp_debug_if       (_rename_stage_io_ren2_uops_0_bp_debug_if),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_bp_xcpt_if        (_rename_stage_io_ren2_uops_0_bp_xcpt_if),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_debug_fsrc        (_rename_stage_io_ren2_uops_0_debug_fsrc),	// @[core.scala:99:32]
    .io_ren_uops_0_bits_debug_tsrc        (_rename_stage_io_ren2_uops_0_debug_tsrc),	// @[core.scala:99:32]
    .io_ren_uops_1_valid                  (dis_fire_1),	// @[core.scala:707:62]
    .io_ren_uops_1_bits_uopc              (_rename_stage_io_ren2_uops_1_uopc),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_inst              (_rename_stage_io_ren2_uops_1_inst),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_debug_inst        (_rename_stage_io_ren2_uops_1_debug_inst),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_rvc            (_rename_stage_io_ren2_uops_1_is_rvc),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_debug_pc          (_rename_stage_io_ren2_uops_1_debug_pc),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_iq_type           (_rename_stage_io_ren2_uops_1_iq_type),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_fu_code           (_rename_stage_io_ren2_uops_1_fu_code),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_br             (_rename_stage_io_ren2_uops_1_is_br),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_jalr           (_rename_stage_io_ren2_uops_1_is_jalr),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_jal            (_rename_stage_io_ren2_uops_1_is_jal),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_sfb            (_rename_stage_io_ren2_uops_1_is_sfb),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_br_mask           (_rename_stage_io_ren2_uops_1_br_mask),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_br_tag            (_rename_stage_io_ren2_uops_1_br_tag),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_ftq_idx           (_rename_stage_io_ren2_uops_1_ftq_idx),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_edge_inst         (_rename_stage_io_ren2_uops_1_edge_inst),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_pc_lob            (_rename_stage_io_ren2_uops_1_pc_lob),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_taken             (_rename_stage_io_ren2_uops_1_taken),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_imm_packed        (_rename_stage_io_ren2_uops_1_imm_packed),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_csr_addr          (_rename_stage_io_ren2_uops_1_csr_addr),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_rob_idx           (dis_uops_1_rob_idx),	// @[core.scala:742:27]
    .io_ren_uops_1_bits_ldq_idx           (io_lsu_dis_ldq_idx_1),
    .io_ren_uops_1_bits_stq_idx           (io_lsu_dis_stq_idx_1),
    .io_ren_uops_1_bits_rxq_idx           (_rename_stage_io_ren2_uops_1_rxq_idx),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_pdst              (dis_uops_1_pdst),	// @[core.scala:652:28]
    .io_ren_uops_1_bits_prs1              (dis_uops_1_prs1),	// @[core.scala:647:28]
    .io_ren_uops_1_bits_prs2              (dis_uops_1_prs2),	// @[core.scala:649:28]
    .io_ren_uops_1_bits_prs3              (_fp_rename_stage_io_ren2_uops_1_prs3),	// @[core.scala:100:46]
    .io_ren_uops_1_bits_prs1_busy         (dis_uops_1_prs1_busy),	// @[core.scala:657:85]
    .io_ren_uops_1_bits_prs2_busy         (dis_uops_1_prs2_busy),	// @[core.scala:659:85]
    .io_ren_uops_1_bits_prs3_busy         (dis_uops_1_prs3_busy),	// @[core.scala:661:46]
    .io_ren_uops_1_bits_stale_pdst        (dis_uops_1_stale_pdst),	// @[core.scala:655:34]
    .io_ren_uops_1_bits_exception         (_rename_stage_io_ren2_uops_1_exception),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_exc_cause         (_rename_stage_io_ren2_uops_1_exc_cause),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_bypassable        (_rename_stage_io_ren2_uops_1_bypassable),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_mem_cmd           (_rename_stage_io_ren2_uops_1_mem_cmd),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_mem_size          (_rename_stage_io_ren2_uops_1_mem_size),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_mem_signed        (_rename_stage_io_ren2_uops_1_mem_signed),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_fence          (_rename_stage_io_ren2_uops_1_is_fence),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_fencei         (_rename_stage_io_ren2_uops_1_is_fencei),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_amo            (_rename_stage_io_ren2_uops_1_is_amo),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_uses_ldq          (_rename_stage_io_ren2_uops_1_uses_ldq),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_uses_stq          (_rename_stage_io_ren2_uops_1_uses_stq),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_sys_pc2epc     (_rename_stage_io_ren2_uops_1_is_sys_pc2epc),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_is_unique         (_rename_stage_io_ren2_uops_1_is_unique),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_flush_on_commit   (_rename_stage_io_ren2_uops_1_flush_on_commit),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_ldst_is_rs1       (_rename_stage_io_ren2_uops_1_ldst_is_rs1),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_ldst              (_rename_stage_io_ren2_uops_1_ldst),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_lrs1              (_rename_stage_io_ren2_uops_1_lrs1),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_lrs2              (_rename_stage_io_ren2_uops_1_lrs2),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_lrs3              (_rename_stage_io_ren2_uops_1_lrs3),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_ldst_val          (_rename_stage_io_ren2_uops_1_ldst_val),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_dst_rtype         (_rename_stage_io_ren2_uops_1_dst_rtype),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_lrs1_rtype        (_rename_stage_io_ren2_uops_1_lrs1_rtype),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_lrs2_rtype        (_rename_stage_io_ren2_uops_1_lrs2_rtype),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_frs3_en           (_rename_stage_io_ren2_uops_1_frs3_en),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_fp_val            (_rename_stage_io_ren2_uops_1_fp_val),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_fp_single         (_rename_stage_io_ren2_uops_1_fp_single),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_xcpt_pf_if        (_rename_stage_io_ren2_uops_1_xcpt_pf_if),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_xcpt_ae_if        (_rename_stage_io_ren2_uops_1_xcpt_ae_if),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_xcpt_ma_if        (_rename_stage_io_ren2_uops_1_xcpt_ma_if),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_bp_debug_if       (_rename_stage_io_ren2_uops_1_bp_debug_if),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_bp_xcpt_if        (_rename_stage_io_ren2_uops_1_bp_xcpt_if),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_debug_fsrc        (_rename_stage_io_ren2_uops_1_debug_fsrc),	// @[core.scala:99:32]
    .io_ren_uops_1_bits_debug_tsrc        (_rename_stage_io_ren2_uops_1_debug_tsrc),	// @[core.scala:99:32]
    .io_dis_uops_2_0_ready                (_fp_pipeline_io_dis_uops_0_ready),	// @[core.scala:76:37]
    .io_dis_uops_2_1_ready                (_fp_pipeline_io_dis_uops_1_ready),	// @[core.scala:76:37]
    .io_dis_uops_1_0_ready                (_int_issue_unit_io_dis_uops_0_ready),	// @[core.scala:106:32]
    .io_dis_uops_1_1_ready                (_int_issue_unit_io_dis_uops_1_ready),	// @[core.scala:106:32]
    .io_dis_uops_0_0_ready                (_mem_issue_unit_io_dis_uops_0_ready),	// @[core.scala:104:32]
    .io_dis_uops_0_1_ready                (_mem_issue_unit_io_dis_uops_1_ready),	// @[core.scala:104:32]
    .io_ren_uops_0_ready                  (_dispatcher_io_ren_uops_0_ready),
    .io_ren_uops_1_ready                  (_dispatcher_io_ren_uops_1_ready),
    .io_dis_uops_2_0_valid                (_dispatcher_io_dis_uops_2_0_valid),
    .io_dis_uops_2_0_bits_uopc            (_dispatcher_io_dis_uops_2_0_bits_uopc),
    .io_dis_uops_2_0_bits_inst            (_dispatcher_io_dis_uops_2_0_bits_inst),
    .io_dis_uops_2_0_bits_debug_inst      (_dispatcher_io_dis_uops_2_0_bits_debug_inst),
    .io_dis_uops_2_0_bits_is_rvc          (_dispatcher_io_dis_uops_2_0_bits_is_rvc),
    .io_dis_uops_2_0_bits_debug_pc        (_dispatcher_io_dis_uops_2_0_bits_debug_pc),
    .io_dis_uops_2_0_bits_iq_type         (_dispatcher_io_dis_uops_2_0_bits_iq_type),
    .io_dis_uops_2_0_bits_fu_code         (_dispatcher_io_dis_uops_2_0_bits_fu_code),
    .io_dis_uops_2_0_bits_is_br           (_dispatcher_io_dis_uops_2_0_bits_is_br),
    .io_dis_uops_2_0_bits_is_jalr         (_dispatcher_io_dis_uops_2_0_bits_is_jalr),
    .io_dis_uops_2_0_bits_is_jal          (_dispatcher_io_dis_uops_2_0_bits_is_jal),
    .io_dis_uops_2_0_bits_is_sfb          (_dispatcher_io_dis_uops_2_0_bits_is_sfb),
    .io_dis_uops_2_0_bits_br_mask         (_dispatcher_io_dis_uops_2_0_bits_br_mask),
    .io_dis_uops_2_0_bits_br_tag          (_dispatcher_io_dis_uops_2_0_bits_br_tag),
    .io_dis_uops_2_0_bits_ftq_idx         (_dispatcher_io_dis_uops_2_0_bits_ftq_idx),
    .io_dis_uops_2_0_bits_edge_inst       (_dispatcher_io_dis_uops_2_0_bits_edge_inst),
    .io_dis_uops_2_0_bits_pc_lob          (_dispatcher_io_dis_uops_2_0_bits_pc_lob),
    .io_dis_uops_2_0_bits_taken           (_dispatcher_io_dis_uops_2_0_bits_taken),
    .io_dis_uops_2_0_bits_imm_packed      (_dispatcher_io_dis_uops_2_0_bits_imm_packed),
    .io_dis_uops_2_0_bits_csr_addr        (_dispatcher_io_dis_uops_2_0_bits_csr_addr),
    .io_dis_uops_2_0_bits_rob_idx         (_dispatcher_io_dis_uops_2_0_bits_rob_idx),
    .io_dis_uops_2_0_bits_ldq_idx         (_dispatcher_io_dis_uops_2_0_bits_ldq_idx),
    .io_dis_uops_2_0_bits_stq_idx         (_dispatcher_io_dis_uops_2_0_bits_stq_idx),
    .io_dis_uops_2_0_bits_rxq_idx         (_dispatcher_io_dis_uops_2_0_bits_rxq_idx),
    .io_dis_uops_2_0_bits_pdst            (_dispatcher_io_dis_uops_2_0_bits_pdst),
    .io_dis_uops_2_0_bits_prs1            (_dispatcher_io_dis_uops_2_0_bits_prs1),
    .io_dis_uops_2_0_bits_prs2            (_dispatcher_io_dis_uops_2_0_bits_prs2),
    .io_dis_uops_2_0_bits_prs3            (_dispatcher_io_dis_uops_2_0_bits_prs3),
    .io_dis_uops_2_0_bits_prs1_busy       (_dispatcher_io_dis_uops_2_0_bits_prs1_busy),
    .io_dis_uops_2_0_bits_prs2_busy       (_dispatcher_io_dis_uops_2_0_bits_prs2_busy),
    .io_dis_uops_2_0_bits_prs3_busy       (_dispatcher_io_dis_uops_2_0_bits_prs3_busy),
    .io_dis_uops_2_0_bits_stale_pdst      (_dispatcher_io_dis_uops_2_0_bits_stale_pdst),
    .io_dis_uops_2_0_bits_exception       (_dispatcher_io_dis_uops_2_0_bits_exception),
    .io_dis_uops_2_0_bits_exc_cause       (_dispatcher_io_dis_uops_2_0_bits_exc_cause),
    .io_dis_uops_2_0_bits_bypassable      (_dispatcher_io_dis_uops_2_0_bits_bypassable),
    .io_dis_uops_2_0_bits_mem_cmd         (_dispatcher_io_dis_uops_2_0_bits_mem_cmd),
    .io_dis_uops_2_0_bits_mem_size        (_dispatcher_io_dis_uops_2_0_bits_mem_size),
    .io_dis_uops_2_0_bits_mem_signed      (_dispatcher_io_dis_uops_2_0_bits_mem_signed),
    .io_dis_uops_2_0_bits_is_fence        (_dispatcher_io_dis_uops_2_0_bits_is_fence),
    .io_dis_uops_2_0_bits_is_fencei       (_dispatcher_io_dis_uops_2_0_bits_is_fencei),
    .io_dis_uops_2_0_bits_is_amo          (_dispatcher_io_dis_uops_2_0_bits_is_amo),
    .io_dis_uops_2_0_bits_uses_ldq        (_dispatcher_io_dis_uops_2_0_bits_uses_ldq),
    .io_dis_uops_2_0_bits_uses_stq        (_dispatcher_io_dis_uops_2_0_bits_uses_stq),
    .io_dis_uops_2_0_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_2_0_bits_is_sys_pc2epc),
    .io_dis_uops_2_0_bits_is_unique       (_dispatcher_io_dis_uops_2_0_bits_is_unique),
    .io_dis_uops_2_0_bits_flush_on_commit (_dispatcher_io_dis_uops_2_0_bits_flush_on_commit),
    .io_dis_uops_2_0_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_2_0_bits_ldst_is_rs1),
    .io_dis_uops_2_0_bits_ldst            (_dispatcher_io_dis_uops_2_0_bits_ldst),
    .io_dis_uops_2_0_bits_lrs1            (_dispatcher_io_dis_uops_2_0_bits_lrs1),
    .io_dis_uops_2_0_bits_lrs2            (_dispatcher_io_dis_uops_2_0_bits_lrs2),
    .io_dis_uops_2_0_bits_lrs3            (_dispatcher_io_dis_uops_2_0_bits_lrs3),
    .io_dis_uops_2_0_bits_ldst_val        (_dispatcher_io_dis_uops_2_0_bits_ldst_val),
    .io_dis_uops_2_0_bits_dst_rtype       (_dispatcher_io_dis_uops_2_0_bits_dst_rtype),
    .io_dis_uops_2_0_bits_lrs1_rtype      (_dispatcher_io_dis_uops_2_0_bits_lrs1_rtype),
    .io_dis_uops_2_0_bits_lrs2_rtype      (_dispatcher_io_dis_uops_2_0_bits_lrs2_rtype),
    .io_dis_uops_2_0_bits_frs3_en         (_dispatcher_io_dis_uops_2_0_bits_frs3_en),
    .io_dis_uops_2_0_bits_fp_val          (_dispatcher_io_dis_uops_2_0_bits_fp_val),
    .io_dis_uops_2_0_bits_fp_single       (_dispatcher_io_dis_uops_2_0_bits_fp_single),
    .io_dis_uops_2_0_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_2_0_bits_xcpt_pf_if),
    .io_dis_uops_2_0_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_2_0_bits_xcpt_ae_if),
    .io_dis_uops_2_0_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_2_0_bits_xcpt_ma_if),
    .io_dis_uops_2_0_bits_bp_debug_if     (_dispatcher_io_dis_uops_2_0_bits_bp_debug_if),
    .io_dis_uops_2_0_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_2_0_bits_bp_xcpt_if),
    .io_dis_uops_2_0_bits_debug_fsrc      (_dispatcher_io_dis_uops_2_0_bits_debug_fsrc),
    .io_dis_uops_2_0_bits_debug_tsrc      (_dispatcher_io_dis_uops_2_0_bits_debug_tsrc),
    .io_dis_uops_2_1_valid                (_dispatcher_io_dis_uops_2_1_valid),
    .io_dis_uops_2_1_bits_uopc            (_dispatcher_io_dis_uops_2_1_bits_uopc),
    .io_dis_uops_2_1_bits_inst            (_dispatcher_io_dis_uops_2_1_bits_inst),
    .io_dis_uops_2_1_bits_debug_inst      (_dispatcher_io_dis_uops_2_1_bits_debug_inst),
    .io_dis_uops_2_1_bits_is_rvc          (_dispatcher_io_dis_uops_2_1_bits_is_rvc),
    .io_dis_uops_2_1_bits_debug_pc        (_dispatcher_io_dis_uops_2_1_bits_debug_pc),
    .io_dis_uops_2_1_bits_iq_type         (_dispatcher_io_dis_uops_2_1_bits_iq_type),
    .io_dis_uops_2_1_bits_fu_code         (_dispatcher_io_dis_uops_2_1_bits_fu_code),
    .io_dis_uops_2_1_bits_is_br           (_dispatcher_io_dis_uops_2_1_bits_is_br),
    .io_dis_uops_2_1_bits_is_jalr         (_dispatcher_io_dis_uops_2_1_bits_is_jalr),
    .io_dis_uops_2_1_bits_is_jal          (_dispatcher_io_dis_uops_2_1_bits_is_jal),
    .io_dis_uops_2_1_bits_is_sfb          (_dispatcher_io_dis_uops_2_1_bits_is_sfb),
    .io_dis_uops_2_1_bits_br_mask         (_dispatcher_io_dis_uops_2_1_bits_br_mask),
    .io_dis_uops_2_1_bits_br_tag          (_dispatcher_io_dis_uops_2_1_bits_br_tag),
    .io_dis_uops_2_1_bits_ftq_idx         (_dispatcher_io_dis_uops_2_1_bits_ftq_idx),
    .io_dis_uops_2_1_bits_edge_inst       (_dispatcher_io_dis_uops_2_1_bits_edge_inst),
    .io_dis_uops_2_1_bits_pc_lob          (_dispatcher_io_dis_uops_2_1_bits_pc_lob),
    .io_dis_uops_2_1_bits_taken           (_dispatcher_io_dis_uops_2_1_bits_taken),
    .io_dis_uops_2_1_bits_imm_packed      (_dispatcher_io_dis_uops_2_1_bits_imm_packed),
    .io_dis_uops_2_1_bits_csr_addr        (_dispatcher_io_dis_uops_2_1_bits_csr_addr),
    .io_dis_uops_2_1_bits_rob_idx         (_dispatcher_io_dis_uops_2_1_bits_rob_idx),
    .io_dis_uops_2_1_bits_ldq_idx         (_dispatcher_io_dis_uops_2_1_bits_ldq_idx),
    .io_dis_uops_2_1_bits_stq_idx         (_dispatcher_io_dis_uops_2_1_bits_stq_idx),
    .io_dis_uops_2_1_bits_rxq_idx         (_dispatcher_io_dis_uops_2_1_bits_rxq_idx),
    .io_dis_uops_2_1_bits_pdst            (_dispatcher_io_dis_uops_2_1_bits_pdst),
    .io_dis_uops_2_1_bits_prs1            (_dispatcher_io_dis_uops_2_1_bits_prs1),
    .io_dis_uops_2_1_bits_prs2            (_dispatcher_io_dis_uops_2_1_bits_prs2),
    .io_dis_uops_2_1_bits_prs3            (_dispatcher_io_dis_uops_2_1_bits_prs3),
    .io_dis_uops_2_1_bits_prs1_busy       (_dispatcher_io_dis_uops_2_1_bits_prs1_busy),
    .io_dis_uops_2_1_bits_prs2_busy       (_dispatcher_io_dis_uops_2_1_bits_prs2_busy),
    .io_dis_uops_2_1_bits_prs3_busy       (_dispatcher_io_dis_uops_2_1_bits_prs3_busy),
    .io_dis_uops_2_1_bits_stale_pdst      (_dispatcher_io_dis_uops_2_1_bits_stale_pdst),
    .io_dis_uops_2_1_bits_exception       (_dispatcher_io_dis_uops_2_1_bits_exception),
    .io_dis_uops_2_1_bits_exc_cause       (_dispatcher_io_dis_uops_2_1_bits_exc_cause),
    .io_dis_uops_2_1_bits_bypassable      (_dispatcher_io_dis_uops_2_1_bits_bypassable),
    .io_dis_uops_2_1_bits_mem_cmd         (_dispatcher_io_dis_uops_2_1_bits_mem_cmd),
    .io_dis_uops_2_1_bits_mem_size        (_dispatcher_io_dis_uops_2_1_bits_mem_size),
    .io_dis_uops_2_1_bits_mem_signed      (_dispatcher_io_dis_uops_2_1_bits_mem_signed),
    .io_dis_uops_2_1_bits_is_fence        (_dispatcher_io_dis_uops_2_1_bits_is_fence),
    .io_dis_uops_2_1_bits_is_fencei       (_dispatcher_io_dis_uops_2_1_bits_is_fencei),
    .io_dis_uops_2_1_bits_is_amo          (_dispatcher_io_dis_uops_2_1_bits_is_amo),
    .io_dis_uops_2_1_bits_uses_ldq        (_dispatcher_io_dis_uops_2_1_bits_uses_ldq),
    .io_dis_uops_2_1_bits_uses_stq        (_dispatcher_io_dis_uops_2_1_bits_uses_stq),
    .io_dis_uops_2_1_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_2_1_bits_is_sys_pc2epc),
    .io_dis_uops_2_1_bits_is_unique       (_dispatcher_io_dis_uops_2_1_bits_is_unique),
    .io_dis_uops_2_1_bits_flush_on_commit (_dispatcher_io_dis_uops_2_1_bits_flush_on_commit),
    .io_dis_uops_2_1_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_2_1_bits_ldst_is_rs1),
    .io_dis_uops_2_1_bits_ldst            (_dispatcher_io_dis_uops_2_1_bits_ldst),
    .io_dis_uops_2_1_bits_lrs1            (_dispatcher_io_dis_uops_2_1_bits_lrs1),
    .io_dis_uops_2_1_bits_lrs2            (_dispatcher_io_dis_uops_2_1_bits_lrs2),
    .io_dis_uops_2_1_bits_lrs3            (_dispatcher_io_dis_uops_2_1_bits_lrs3),
    .io_dis_uops_2_1_bits_ldst_val        (_dispatcher_io_dis_uops_2_1_bits_ldst_val),
    .io_dis_uops_2_1_bits_dst_rtype       (_dispatcher_io_dis_uops_2_1_bits_dst_rtype),
    .io_dis_uops_2_1_bits_lrs1_rtype      (_dispatcher_io_dis_uops_2_1_bits_lrs1_rtype),
    .io_dis_uops_2_1_bits_lrs2_rtype      (_dispatcher_io_dis_uops_2_1_bits_lrs2_rtype),
    .io_dis_uops_2_1_bits_frs3_en         (_dispatcher_io_dis_uops_2_1_bits_frs3_en),
    .io_dis_uops_2_1_bits_fp_val          (_dispatcher_io_dis_uops_2_1_bits_fp_val),
    .io_dis_uops_2_1_bits_fp_single       (_dispatcher_io_dis_uops_2_1_bits_fp_single),
    .io_dis_uops_2_1_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_2_1_bits_xcpt_pf_if),
    .io_dis_uops_2_1_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_2_1_bits_xcpt_ae_if),
    .io_dis_uops_2_1_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_2_1_bits_xcpt_ma_if),
    .io_dis_uops_2_1_bits_bp_debug_if     (_dispatcher_io_dis_uops_2_1_bits_bp_debug_if),
    .io_dis_uops_2_1_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_2_1_bits_bp_xcpt_if),
    .io_dis_uops_2_1_bits_debug_fsrc      (_dispatcher_io_dis_uops_2_1_bits_debug_fsrc),
    .io_dis_uops_2_1_bits_debug_tsrc      (_dispatcher_io_dis_uops_2_1_bits_debug_tsrc),
    .io_dis_uops_1_0_valid                (_dispatcher_io_dis_uops_1_0_valid),
    .io_dis_uops_1_0_bits_uopc            (_dispatcher_io_dis_uops_1_0_bits_uopc),
    .io_dis_uops_1_0_bits_inst            (_dispatcher_io_dis_uops_1_0_bits_inst),
    .io_dis_uops_1_0_bits_debug_inst      (_dispatcher_io_dis_uops_1_0_bits_debug_inst),
    .io_dis_uops_1_0_bits_is_rvc          (_dispatcher_io_dis_uops_1_0_bits_is_rvc),
    .io_dis_uops_1_0_bits_debug_pc        (_dispatcher_io_dis_uops_1_0_bits_debug_pc),
    .io_dis_uops_1_0_bits_iq_type         (_dispatcher_io_dis_uops_1_0_bits_iq_type),
    .io_dis_uops_1_0_bits_fu_code         (_dispatcher_io_dis_uops_1_0_bits_fu_code),
    .io_dis_uops_1_0_bits_is_br           (_dispatcher_io_dis_uops_1_0_bits_is_br),
    .io_dis_uops_1_0_bits_is_jalr         (_dispatcher_io_dis_uops_1_0_bits_is_jalr),
    .io_dis_uops_1_0_bits_is_jal          (_dispatcher_io_dis_uops_1_0_bits_is_jal),
    .io_dis_uops_1_0_bits_is_sfb          (_dispatcher_io_dis_uops_1_0_bits_is_sfb),
    .io_dis_uops_1_0_bits_br_mask         (_dispatcher_io_dis_uops_1_0_bits_br_mask),
    .io_dis_uops_1_0_bits_br_tag          (_dispatcher_io_dis_uops_1_0_bits_br_tag),
    .io_dis_uops_1_0_bits_ftq_idx         (_dispatcher_io_dis_uops_1_0_bits_ftq_idx),
    .io_dis_uops_1_0_bits_edge_inst       (_dispatcher_io_dis_uops_1_0_bits_edge_inst),
    .io_dis_uops_1_0_bits_pc_lob          (_dispatcher_io_dis_uops_1_0_bits_pc_lob),
    .io_dis_uops_1_0_bits_taken           (_dispatcher_io_dis_uops_1_0_bits_taken),
    .io_dis_uops_1_0_bits_imm_packed      (_dispatcher_io_dis_uops_1_0_bits_imm_packed),
    .io_dis_uops_1_0_bits_csr_addr        (_dispatcher_io_dis_uops_1_0_bits_csr_addr),
    .io_dis_uops_1_0_bits_rob_idx         (_dispatcher_io_dis_uops_1_0_bits_rob_idx),
    .io_dis_uops_1_0_bits_ldq_idx         (_dispatcher_io_dis_uops_1_0_bits_ldq_idx),
    .io_dis_uops_1_0_bits_stq_idx         (_dispatcher_io_dis_uops_1_0_bits_stq_idx),
    .io_dis_uops_1_0_bits_rxq_idx         (_dispatcher_io_dis_uops_1_0_bits_rxq_idx),
    .io_dis_uops_1_0_bits_pdst            (_dispatcher_io_dis_uops_1_0_bits_pdst),
    .io_dis_uops_1_0_bits_prs1            (_dispatcher_io_dis_uops_1_0_bits_prs1),
    .io_dis_uops_1_0_bits_prs2            (_dispatcher_io_dis_uops_1_0_bits_prs2),
    .io_dis_uops_1_0_bits_prs3            (_dispatcher_io_dis_uops_1_0_bits_prs3),
    .io_dis_uops_1_0_bits_prs1_busy       (_dispatcher_io_dis_uops_1_0_bits_prs1_busy),
    .io_dis_uops_1_0_bits_prs2_busy       (_dispatcher_io_dis_uops_1_0_bits_prs2_busy),
    .io_dis_uops_1_0_bits_stale_pdst      (_dispatcher_io_dis_uops_1_0_bits_stale_pdst),
    .io_dis_uops_1_0_bits_exception       (_dispatcher_io_dis_uops_1_0_bits_exception),
    .io_dis_uops_1_0_bits_exc_cause       (_dispatcher_io_dis_uops_1_0_bits_exc_cause),
    .io_dis_uops_1_0_bits_bypassable      (_dispatcher_io_dis_uops_1_0_bits_bypassable),
    .io_dis_uops_1_0_bits_mem_cmd         (_dispatcher_io_dis_uops_1_0_bits_mem_cmd),
    .io_dis_uops_1_0_bits_mem_size        (_dispatcher_io_dis_uops_1_0_bits_mem_size),
    .io_dis_uops_1_0_bits_mem_signed      (_dispatcher_io_dis_uops_1_0_bits_mem_signed),
    .io_dis_uops_1_0_bits_is_fence        (_dispatcher_io_dis_uops_1_0_bits_is_fence),
    .io_dis_uops_1_0_bits_is_fencei       (_dispatcher_io_dis_uops_1_0_bits_is_fencei),
    .io_dis_uops_1_0_bits_is_amo          (_dispatcher_io_dis_uops_1_0_bits_is_amo),
    .io_dis_uops_1_0_bits_uses_ldq        (_dispatcher_io_dis_uops_1_0_bits_uses_ldq),
    .io_dis_uops_1_0_bits_uses_stq        (_dispatcher_io_dis_uops_1_0_bits_uses_stq),
    .io_dis_uops_1_0_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_1_0_bits_is_sys_pc2epc),
    .io_dis_uops_1_0_bits_is_unique       (_dispatcher_io_dis_uops_1_0_bits_is_unique),
    .io_dis_uops_1_0_bits_flush_on_commit (_dispatcher_io_dis_uops_1_0_bits_flush_on_commit),
    .io_dis_uops_1_0_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_1_0_bits_ldst_is_rs1),
    .io_dis_uops_1_0_bits_ldst            (_dispatcher_io_dis_uops_1_0_bits_ldst),
    .io_dis_uops_1_0_bits_lrs1            (_dispatcher_io_dis_uops_1_0_bits_lrs1),
    .io_dis_uops_1_0_bits_lrs2            (_dispatcher_io_dis_uops_1_0_bits_lrs2),
    .io_dis_uops_1_0_bits_lrs3            (_dispatcher_io_dis_uops_1_0_bits_lrs3),
    .io_dis_uops_1_0_bits_ldst_val        (_dispatcher_io_dis_uops_1_0_bits_ldst_val),
    .io_dis_uops_1_0_bits_dst_rtype       (_dispatcher_io_dis_uops_1_0_bits_dst_rtype),
    .io_dis_uops_1_0_bits_lrs1_rtype      (_dispatcher_io_dis_uops_1_0_bits_lrs1_rtype),
    .io_dis_uops_1_0_bits_lrs2_rtype      (_dispatcher_io_dis_uops_1_0_bits_lrs2_rtype),
    .io_dis_uops_1_0_bits_frs3_en         (_dispatcher_io_dis_uops_1_0_bits_frs3_en),
    .io_dis_uops_1_0_bits_fp_val          (_dispatcher_io_dis_uops_1_0_bits_fp_val),
    .io_dis_uops_1_0_bits_fp_single       (_dispatcher_io_dis_uops_1_0_bits_fp_single),
    .io_dis_uops_1_0_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_1_0_bits_xcpt_pf_if),
    .io_dis_uops_1_0_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_1_0_bits_xcpt_ae_if),
    .io_dis_uops_1_0_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_1_0_bits_xcpt_ma_if),
    .io_dis_uops_1_0_bits_bp_debug_if     (_dispatcher_io_dis_uops_1_0_bits_bp_debug_if),
    .io_dis_uops_1_0_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_1_0_bits_bp_xcpt_if),
    .io_dis_uops_1_0_bits_debug_fsrc      (_dispatcher_io_dis_uops_1_0_bits_debug_fsrc),
    .io_dis_uops_1_0_bits_debug_tsrc      (_dispatcher_io_dis_uops_1_0_bits_debug_tsrc),
    .io_dis_uops_1_1_valid                (_dispatcher_io_dis_uops_1_1_valid),
    .io_dis_uops_1_1_bits_uopc            (_dispatcher_io_dis_uops_1_1_bits_uopc),
    .io_dis_uops_1_1_bits_inst            (_dispatcher_io_dis_uops_1_1_bits_inst),
    .io_dis_uops_1_1_bits_debug_inst      (_dispatcher_io_dis_uops_1_1_bits_debug_inst),
    .io_dis_uops_1_1_bits_is_rvc          (_dispatcher_io_dis_uops_1_1_bits_is_rvc),
    .io_dis_uops_1_1_bits_debug_pc        (_dispatcher_io_dis_uops_1_1_bits_debug_pc),
    .io_dis_uops_1_1_bits_iq_type         (_dispatcher_io_dis_uops_1_1_bits_iq_type),
    .io_dis_uops_1_1_bits_fu_code         (_dispatcher_io_dis_uops_1_1_bits_fu_code),
    .io_dis_uops_1_1_bits_is_br           (_dispatcher_io_dis_uops_1_1_bits_is_br),
    .io_dis_uops_1_1_bits_is_jalr         (_dispatcher_io_dis_uops_1_1_bits_is_jalr),
    .io_dis_uops_1_1_bits_is_jal          (_dispatcher_io_dis_uops_1_1_bits_is_jal),
    .io_dis_uops_1_1_bits_is_sfb          (_dispatcher_io_dis_uops_1_1_bits_is_sfb),
    .io_dis_uops_1_1_bits_br_mask         (_dispatcher_io_dis_uops_1_1_bits_br_mask),
    .io_dis_uops_1_1_bits_br_tag          (_dispatcher_io_dis_uops_1_1_bits_br_tag),
    .io_dis_uops_1_1_bits_ftq_idx         (_dispatcher_io_dis_uops_1_1_bits_ftq_idx),
    .io_dis_uops_1_1_bits_edge_inst       (_dispatcher_io_dis_uops_1_1_bits_edge_inst),
    .io_dis_uops_1_1_bits_pc_lob          (_dispatcher_io_dis_uops_1_1_bits_pc_lob),
    .io_dis_uops_1_1_bits_taken           (_dispatcher_io_dis_uops_1_1_bits_taken),
    .io_dis_uops_1_1_bits_imm_packed      (_dispatcher_io_dis_uops_1_1_bits_imm_packed),
    .io_dis_uops_1_1_bits_csr_addr        (_dispatcher_io_dis_uops_1_1_bits_csr_addr),
    .io_dis_uops_1_1_bits_rob_idx         (_dispatcher_io_dis_uops_1_1_bits_rob_idx),
    .io_dis_uops_1_1_bits_ldq_idx         (_dispatcher_io_dis_uops_1_1_bits_ldq_idx),
    .io_dis_uops_1_1_bits_stq_idx         (_dispatcher_io_dis_uops_1_1_bits_stq_idx),
    .io_dis_uops_1_1_bits_rxq_idx         (_dispatcher_io_dis_uops_1_1_bits_rxq_idx),
    .io_dis_uops_1_1_bits_pdst            (_dispatcher_io_dis_uops_1_1_bits_pdst),
    .io_dis_uops_1_1_bits_prs1            (_dispatcher_io_dis_uops_1_1_bits_prs1),
    .io_dis_uops_1_1_bits_prs2            (_dispatcher_io_dis_uops_1_1_bits_prs2),
    .io_dis_uops_1_1_bits_prs3            (_dispatcher_io_dis_uops_1_1_bits_prs3),
    .io_dis_uops_1_1_bits_prs1_busy       (_dispatcher_io_dis_uops_1_1_bits_prs1_busy),
    .io_dis_uops_1_1_bits_prs2_busy       (_dispatcher_io_dis_uops_1_1_bits_prs2_busy),
    .io_dis_uops_1_1_bits_stale_pdst      (_dispatcher_io_dis_uops_1_1_bits_stale_pdst),
    .io_dis_uops_1_1_bits_exception       (_dispatcher_io_dis_uops_1_1_bits_exception),
    .io_dis_uops_1_1_bits_exc_cause       (_dispatcher_io_dis_uops_1_1_bits_exc_cause),
    .io_dis_uops_1_1_bits_bypassable      (_dispatcher_io_dis_uops_1_1_bits_bypassable),
    .io_dis_uops_1_1_bits_mem_cmd         (_dispatcher_io_dis_uops_1_1_bits_mem_cmd),
    .io_dis_uops_1_1_bits_mem_size        (_dispatcher_io_dis_uops_1_1_bits_mem_size),
    .io_dis_uops_1_1_bits_mem_signed      (_dispatcher_io_dis_uops_1_1_bits_mem_signed),
    .io_dis_uops_1_1_bits_is_fence        (_dispatcher_io_dis_uops_1_1_bits_is_fence),
    .io_dis_uops_1_1_bits_is_fencei       (_dispatcher_io_dis_uops_1_1_bits_is_fencei),
    .io_dis_uops_1_1_bits_is_amo          (_dispatcher_io_dis_uops_1_1_bits_is_amo),
    .io_dis_uops_1_1_bits_uses_ldq        (_dispatcher_io_dis_uops_1_1_bits_uses_ldq),
    .io_dis_uops_1_1_bits_uses_stq        (_dispatcher_io_dis_uops_1_1_bits_uses_stq),
    .io_dis_uops_1_1_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_1_1_bits_is_sys_pc2epc),
    .io_dis_uops_1_1_bits_is_unique       (_dispatcher_io_dis_uops_1_1_bits_is_unique),
    .io_dis_uops_1_1_bits_flush_on_commit (_dispatcher_io_dis_uops_1_1_bits_flush_on_commit),
    .io_dis_uops_1_1_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_1_1_bits_ldst_is_rs1),
    .io_dis_uops_1_1_bits_ldst            (_dispatcher_io_dis_uops_1_1_bits_ldst),
    .io_dis_uops_1_1_bits_lrs1            (_dispatcher_io_dis_uops_1_1_bits_lrs1),
    .io_dis_uops_1_1_bits_lrs2            (_dispatcher_io_dis_uops_1_1_bits_lrs2),
    .io_dis_uops_1_1_bits_lrs3            (_dispatcher_io_dis_uops_1_1_bits_lrs3),
    .io_dis_uops_1_1_bits_ldst_val        (_dispatcher_io_dis_uops_1_1_bits_ldst_val),
    .io_dis_uops_1_1_bits_dst_rtype       (_dispatcher_io_dis_uops_1_1_bits_dst_rtype),
    .io_dis_uops_1_1_bits_lrs1_rtype      (_dispatcher_io_dis_uops_1_1_bits_lrs1_rtype),
    .io_dis_uops_1_1_bits_lrs2_rtype      (_dispatcher_io_dis_uops_1_1_bits_lrs2_rtype),
    .io_dis_uops_1_1_bits_frs3_en         (_dispatcher_io_dis_uops_1_1_bits_frs3_en),
    .io_dis_uops_1_1_bits_fp_val          (_dispatcher_io_dis_uops_1_1_bits_fp_val),
    .io_dis_uops_1_1_bits_fp_single       (_dispatcher_io_dis_uops_1_1_bits_fp_single),
    .io_dis_uops_1_1_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_1_1_bits_xcpt_pf_if),
    .io_dis_uops_1_1_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_1_1_bits_xcpt_ae_if),
    .io_dis_uops_1_1_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_1_1_bits_xcpt_ma_if),
    .io_dis_uops_1_1_bits_bp_debug_if     (_dispatcher_io_dis_uops_1_1_bits_bp_debug_if),
    .io_dis_uops_1_1_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_1_1_bits_bp_xcpt_if),
    .io_dis_uops_1_1_bits_debug_fsrc      (_dispatcher_io_dis_uops_1_1_bits_debug_fsrc),
    .io_dis_uops_1_1_bits_debug_tsrc      (_dispatcher_io_dis_uops_1_1_bits_debug_tsrc),
    .io_dis_uops_0_0_valid                (_dispatcher_io_dis_uops_0_0_valid),
    .io_dis_uops_0_0_bits_uopc            (_dispatcher_io_dis_uops_0_0_bits_uopc),
    .io_dis_uops_0_0_bits_inst            (_dispatcher_io_dis_uops_0_0_bits_inst),
    .io_dis_uops_0_0_bits_debug_inst      (_dispatcher_io_dis_uops_0_0_bits_debug_inst),
    .io_dis_uops_0_0_bits_is_rvc          (_dispatcher_io_dis_uops_0_0_bits_is_rvc),
    .io_dis_uops_0_0_bits_debug_pc        (_dispatcher_io_dis_uops_0_0_bits_debug_pc),
    .io_dis_uops_0_0_bits_iq_type         (_dispatcher_io_dis_uops_0_0_bits_iq_type),
    .io_dis_uops_0_0_bits_fu_code         (_dispatcher_io_dis_uops_0_0_bits_fu_code),
    .io_dis_uops_0_0_bits_is_br           (_dispatcher_io_dis_uops_0_0_bits_is_br),
    .io_dis_uops_0_0_bits_is_jalr         (_dispatcher_io_dis_uops_0_0_bits_is_jalr),
    .io_dis_uops_0_0_bits_is_jal          (_dispatcher_io_dis_uops_0_0_bits_is_jal),
    .io_dis_uops_0_0_bits_is_sfb          (_dispatcher_io_dis_uops_0_0_bits_is_sfb),
    .io_dis_uops_0_0_bits_br_mask         (_dispatcher_io_dis_uops_0_0_bits_br_mask),
    .io_dis_uops_0_0_bits_br_tag          (_dispatcher_io_dis_uops_0_0_bits_br_tag),
    .io_dis_uops_0_0_bits_ftq_idx         (_dispatcher_io_dis_uops_0_0_bits_ftq_idx),
    .io_dis_uops_0_0_bits_edge_inst       (_dispatcher_io_dis_uops_0_0_bits_edge_inst),
    .io_dis_uops_0_0_bits_pc_lob          (_dispatcher_io_dis_uops_0_0_bits_pc_lob),
    .io_dis_uops_0_0_bits_taken           (_dispatcher_io_dis_uops_0_0_bits_taken),
    .io_dis_uops_0_0_bits_imm_packed      (_dispatcher_io_dis_uops_0_0_bits_imm_packed),
    .io_dis_uops_0_0_bits_csr_addr        (_dispatcher_io_dis_uops_0_0_bits_csr_addr),
    .io_dis_uops_0_0_bits_rob_idx         (_dispatcher_io_dis_uops_0_0_bits_rob_idx),
    .io_dis_uops_0_0_bits_ldq_idx         (_dispatcher_io_dis_uops_0_0_bits_ldq_idx),
    .io_dis_uops_0_0_bits_stq_idx         (_dispatcher_io_dis_uops_0_0_bits_stq_idx),
    .io_dis_uops_0_0_bits_rxq_idx         (_dispatcher_io_dis_uops_0_0_bits_rxq_idx),
    .io_dis_uops_0_0_bits_pdst            (_dispatcher_io_dis_uops_0_0_bits_pdst),
    .io_dis_uops_0_0_bits_prs1            (_dispatcher_io_dis_uops_0_0_bits_prs1),
    .io_dis_uops_0_0_bits_prs2            (_dispatcher_io_dis_uops_0_0_bits_prs2),
    .io_dis_uops_0_0_bits_prs3            (_dispatcher_io_dis_uops_0_0_bits_prs3),
    .io_dis_uops_0_0_bits_prs1_busy       (_dispatcher_io_dis_uops_0_0_bits_prs1_busy),
    .io_dis_uops_0_0_bits_prs2_busy       (_dispatcher_io_dis_uops_0_0_bits_prs2_busy),
    .io_dis_uops_0_0_bits_stale_pdst      (_dispatcher_io_dis_uops_0_0_bits_stale_pdst),
    .io_dis_uops_0_0_bits_exception       (_dispatcher_io_dis_uops_0_0_bits_exception),
    .io_dis_uops_0_0_bits_exc_cause       (_dispatcher_io_dis_uops_0_0_bits_exc_cause),
    .io_dis_uops_0_0_bits_bypassable      (_dispatcher_io_dis_uops_0_0_bits_bypassable),
    .io_dis_uops_0_0_bits_mem_cmd         (_dispatcher_io_dis_uops_0_0_bits_mem_cmd),
    .io_dis_uops_0_0_bits_mem_size        (_dispatcher_io_dis_uops_0_0_bits_mem_size),
    .io_dis_uops_0_0_bits_mem_signed      (_dispatcher_io_dis_uops_0_0_bits_mem_signed),
    .io_dis_uops_0_0_bits_is_fence        (_dispatcher_io_dis_uops_0_0_bits_is_fence),
    .io_dis_uops_0_0_bits_is_fencei       (_dispatcher_io_dis_uops_0_0_bits_is_fencei),
    .io_dis_uops_0_0_bits_is_amo          (_dispatcher_io_dis_uops_0_0_bits_is_amo),
    .io_dis_uops_0_0_bits_uses_ldq        (_dispatcher_io_dis_uops_0_0_bits_uses_ldq),
    .io_dis_uops_0_0_bits_uses_stq        (_dispatcher_io_dis_uops_0_0_bits_uses_stq),
    .io_dis_uops_0_0_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_0_0_bits_is_sys_pc2epc),
    .io_dis_uops_0_0_bits_is_unique       (_dispatcher_io_dis_uops_0_0_bits_is_unique),
    .io_dis_uops_0_0_bits_flush_on_commit (_dispatcher_io_dis_uops_0_0_bits_flush_on_commit),
    .io_dis_uops_0_0_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_0_0_bits_ldst_is_rs1),
    .io_dis_uops_0_0_bits_ldst            (_dispatcher_io_dis_uops_0_0_bits_ldst),
    .io_dis_uops_0_0_bits_lrs1            (_dispatcher_io_dis_uops_0_0_bits_lrs1),
    .io_dis_uops_0_0_bits_lrs2            (_dispatcher_io_dis_uops_0_0_bits_lrs2),
    .io_dis_uops_0_0_bits_lrs3            (_dispatcher_io_dis_uops_0_0_bits_lrs3),
    .io_dis_uops_0_0_bits_ldst_val        (_dispatcher_io_dis_uops_0_0_bits_ldst_val),
    .io_dis_uops_0_0_bits_dst_rtype       (_dispatcher_io_dis_uops_0_0_bits_dst_rtype),
    .io_dis_uops_0_0_bits_lrs1_rtype      (_dispatcher_io_dis_uops_0_0_bits_lrs1_rtype),
    .io_dis_uops_0_0_bits_lrs2_rtype      (_dispatcher_io_dis_uops_0_0_bits_lrs2_rtype),
    .io_dis_uops_0_0_bits_frs3_en         (_dispatcher_io_dis_uops_0_0_bits_frs3_en),
    .io_dis_uops_0_0_bits_fp_val          (_dispatcher_io_dis_uops_0_0_bits_fp_val),
    .io_dis_uops_0_0_bits_fp_single       (_dispatcher_io_dis_uops_0_0_bits_fp_single),
    .io_dis_uops_0_0_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_0_0_bits_xcpt_pf_if),
    .io_dis_uops_0_0_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_0_0_bits_xcpt_ae_if),
    .io_dis_uops_0_0_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_0_0_bits_xcpt_ma_if),
    .io_dis_uops_0_0_bits_bp_debug_if     (_dispatcher_io_dis_uops_0_0_bits_bp_debug_if),
    .io_dis_uops_0_0_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_0_0_bits_bp_xcpt_if),
    .io_dis_uops_0_0_bits_debug_fsrc      (_dispatcher_io_dis_uops_0_0_bits_debug_fsrc),
    .io_dis_uops_0_0_bits_debug_tsrc      (_dispatcher_io_dis_uops_0_0_bits_debug_tsrc),
    .io_dis_uops_0_1_valid                (_dispatcher_io_dis_uops_0_1_valid),
    .io_dis_uops_0_1_bits_uopc            (_dispatcher_io_dis_uops_0_1_bits_uopc),
    .io_dis_uops_0_1_bits_inst            (_dispatcher_io_dis_uops_0_1_bits_inst),
    .io_dis_uops_0_1_bits_debug_inst      (_dispatcher_io_dis_uops_0_1_bits_debug_inst),
    .io_dis_uops_0_1_bits_is_rvc          (_dispatcher_io_dis_uops_0_1_bits_is_rvc),
    .io_dis_uops_0_1_bits_debug_pc        (_dispatcher_io_dis_uops_0_1_bits_debug_pc),
    .io_dis_uops_0_1_bits_iq_type         (_dispatcher_io_dis_uops_0_1_bits_iq_type),
    .io_dis_uops_0_1_bits_fu_code         (_dispatcher_io_dis_uops_0_1_bits_fu_code),
    .io_dis_uops_0_1_bits_is_br           (_dispatcher_io_dis_uops_0_1_bits_is_br),
    .io_dis_uops_0_1_bits_is_jalr         (_dispatcher_io_dis_uops_0_1_bits_is_jalr),
    .io_dis_uops_0_1_bits_is_jal          (_dispatcher_io_dis_uops_0_1_bits_is_jal),
    .io_dis_uops_0_1_bits_is_sfb          (_dispatcher_io_dis_uops_0_1_bits_is_sfb),
    .io_dis_uops_0_1_bits_br_mask         (_dispatcher_io_dis_uops_0_1_bits_br_mask),
    .io_dis_uops_0_1_bits_br_tag          (_dispatcher_io_dis_uops_0_1_bits_br_tag),
    .io_dis_uops_0_1_bits_ftq_idx         (_dispatcher_io_dis_uops_0_1_bits_ftq_idx),
    .io_dis_uops_0_1_bits_edge_inst       (_dispatcher_io_dis_uops_0_1_bits_edge_inst),
    .io_dis_uops_0_1_bits_pc_lob          (_dispatcher_io_dis_uops_0_1_bits_pc_lob),
    .io_dis_uops_0_1_bits_taken           (_dispatcher_io_dis_uops_0_1_bits_taken),
    .io_dis_uops_0_1_bits_imm_packed      (_dispatcher_io_dis_uops_0_1_bits_imm_packed),
    .io_dis_uops_0_1_bits_csr_addr        (_dispatcher_io_dis_uops_0_1_bits_csr_addr),
    .io_dis_uops_0_1_bits_rob_idx         (_dispatcher_io_dis_uops_0_1_bits_rob_idx),
    .io_dis_uops_0_1_bits_ldq_idx         (_dispatcher_io_dis_uops_0_1_bits_ldq_idx),
    .io_dis_uops_0_1_bits_stq_idx         (_dispatcher_io_dis_uops_0_1_bits_stq_idx),
    .io_dis_uops_0_1_bits_rxq_idx         (_dispatcher_io_dis_uops_0_1_bits_rxq_idx),
    .io_dis_uops_0_1_bits_pdst            (_dispatcher_io_dis_uops_0_1_bits_pdst),
    .io_dis_uops_0_1_bits_prs1            (_dispatcher_io_dis_uops_0_1_bits_prs1),
    .io_dis_uops_0_1_bits_prs2            (_dispatcher_io_dis_uops_0_1_bits_prs2),
    .io_dis_uops_0_1_bits_prs3            (_dispatcher_io_dis_uops_0_1_bits_prs3),
    .io_dis_uops_0_1_bits_prs1_busy       (_dispatcher_io_dis_uops_0_1_bits_prs1_busy),
    .io_dis_uops_0_1_bits_prs2_busy       (_dispatcher_io_dis_uops_0_1_bits_prs2_busy),
    .io_dis_uops_0_1_bits_stale_pdst      (_dispatcher_io_dis_uops_0_1_bits_stale_pdst),
    .io_dis_uops_0_1_bits_exception       (_dispatcher_io_dis_uops_0_1_bits_exception),
    .io_dis_uops_0_1_bits_exc_cause       (_dispatcher_io_dis_uops_0_1_bits_exc_cause),
    .io_dis_uops_0_1_bits_bypassable      (_dispatcher_io_dis_uops_0_1_bits_bypassable),
    .io_dis_uops_0_1_bits_mem_cmd         (_dispatcher_io_dis_uops_0_1_bits_mem_cmd),
    .io_dis_uops_0_1_bits_mem_size        (_dispatcher_io_dis_uops_0_1_bits_mem_size),
    .io_dis_uops_0_1_bits_mem_signed      (_dispatcher_io_dis_uops_0_1_bits_mem_signed),
    .io_dis_uops_0_1_bits_is_fence        (_dispatcher_io_dis_uops_0_1_bits_is_fence),
    .io_dis_uops_0_1_bits_is_fencei       (_dispatcher_io_dis_uops_0_1_bits_is_fencei),
    .io_dis_uops_0_1_bits_is_amo          (_dispatcher_io_dis_uops_0_1_bits_is_amo),
    .io_dis_uops_0_1_bits_uses_ldq        (_dispatcher_io_dis_uops_0_1_bits_uses_ldq),
    .io_dis_uops_0_1_bits_uses_stq        (_dispatcher_io_dis_uops_0_1_bits_uses_stq),
    .io_dis_uops_0_1_bits_is_sys_pc2epc   (_dispatcher_io_dis_uops_0_1_bits_is_sys_pc2epc),
    .io_dis_uops_0_1_bits_is_unique       (_dispatcher_io_dis_uops_0_1_bits_is_unique),
    .io_dis_uops_0_1_bits_flush_on_commit (_dispatcher_io_dis_uops_0_1_bits_flush_on_commit),
    .io_dis_uops_0_1_bits_ldst_is_rs1     (_dispatcher_io_dis_uops_0_1_bits_ldst_is_rs1),
    .io_dis_uops_0_1_bits_ldst            (_dispatcher_io_dis_uops_0_1_bits_ldst),
    .io_dis_uops_0_1_bits_lrs1            (_dispatcher_io_dis_uops_0_1_bits_lrs1),
    .io_dis_uops_0_1_bits_lrs2            (_dispatcher_io_dis_uops_0_1_bits_lrs2),
    .io_dis_uops_0_1_bits_lrs3            (_dispatcher_io_dis_uops_0_1_bits_lrs3),
    .io_dis_uops_0_1_bits_ldst_val        (_dispatcher_io_dis_uops_0_1_bits_ldst_val),
    .io_dis_uops_0_1_bits_dst_rtype       (_dispatcher_io_dis_uops_0_1_bits_dst_rtype),
    .io_dis_uops_0_1_bits_lrs1_rtype      (_dispatcher_io_dis_uops_0_1_bits_lrs1_rtype),
    .io_dis_uops_0_1_bits_lrs2_rtype      (_dispatcher_io_dis_uops_0_1_bits_lrs2_rtype),
    .io_dis_uops_0_1_bits_frs3_en         (_dispatcher_io_dis_uops_0_1_bits_frs3_en),
    .io_dis_uops_0_1_bits_fp_val          (_dispatcher_io_dis_uops_0_1_bits_fp_val),
    .io_dis_uops_0_1_bits_fp_single       (_dispatcher_io_dis_uops_0_1_bits_fp_single),
    .io_dis_uops_0_1_bits_xcpt_pf_if      (_dispatcher_io_dis_uops_0_1_bits_xcpt_pf_if),
    .io_dis_uops_0_1_bits_xcpt_ae_if      (_dispatcher_io_dis_uops_0_1_bits_xcpt_ae_if),
    .io_dis_uops_0_1_bits_xcpt_ma_if      (_dispatcher_io_dis_uops_0_1_bits_xcpt_ma_if),
    .io_dis_uops_0_1_bits_bp_debug_if     (_dispatcher_io_dis_uops_0_1_bits_bp_debug_if),
    .io_dis_uops_0_1_bits_bp_xcpt_if      (_dispatcher_io_dis_uops_0_1_bits_bp_xcpt_if),
    .io_dis_uops_0_1_bits_debug_fsrc      (_dispatcher_io_dis_uops_0_1_bits_debug_fsrc),
    .io_dis_uops_0_1_bits_debug_tsrc      (_dispatcher_io_dis_uops_0_1_bits_debug_tsrc)
  );
  RegisterFileSynthesizable_1_boom iregfile (	// @[core.scala:112:32]
    .clock                      (clock),
    .reset                      (reset),
    .io_read_ports_0_addr       (_iregister_read_io_rf_read_ports_0_addr),	// @[core.scala:131:32]
    .io_read_ports_1_addr       (_iregister_read_io_rf_read_ports_1_addr),	// @[core.scala:131:32]
    .io_read_ports_2_addr       (_iregister_read_io_rf_read_ports_2_addr),	// @[core.scala:131:32]
    .io_read_ports_3_addr       (_iregister_read_io_rf_read_ports_3_addr),	// @[core.scala:131:32]
    .io_read_ports_4_addr       (_iregister_read_io_rf_read_ports_4_addr),	// @[core.scala:131:32]
    .io_read_ports_5_addr       (_iregister_read_io_rf_read_ports_5_addr),	// @[core.scala:131:32]
    .io_write_ports_0_valid     (_ll_wbarb_io_out_valid & _iregfile_io_write_ports_0_wport_valid_T),	// @[core.scala:128:32, :788:90, regfile.scala:57:35]
    .io_write_ports_0_bits_addr (_ll_wbarb_io_out_bits_uop_pdst),	// @[core.scala:128:32]
    .io_write_ports_0_bits_data (_ll_wbarb_io_out_bits_data),	// @[core.scala:128:32]
    .io_write_ports_1_valid     (_jmp_unit_io_iresp_valid & _rob_io_debug_wb_valids_1_T & _rob_io_debug_wb_valids_1_T_2),	// @[core.scala:828:57, :1148:48, execution-units.scala:119:32, micro-op.scala:149:36]
    .io_write_ports_1_bits_addr (_jmp_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_write_ports_1_bits_data (_jmp_unit_io_iresp_bits_data[63:0]),	// @[core.scala:1157:50, execution-units.scala:119:32]
    .io_write_ports_2_valid     (_csr_exe_unit_io_iresp_valid & _rob_io_debug_wb_valids_2_T & _rob_io_debug_wb_valids_2_T_2),	// @[core.scala:828:57, :1148:48, execution-units.scala:119:32, micro-op.scala:149:36]
    .io_write_ports_2_bits_addr (_csr_exe_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_write_ports_2_bits_data (_GEN_2),	// @[core.scala:1155:56]
    .io_read_ports_0_data       (_iregfile_io_read_ports_0_data),
    .io_read_ports_1_data       (_iregfile_io_read_ports_1_data),
    .io_read_ports_2_data       (_iregfile_io_read_ports_2_data),
    .io_read_ports_3_data       (_iregfile_io_read_ports_3_data),
    .io_read_ports_4_data       (_iregfile_io_read_ports_4_data),
    .io_read_ports_5_data       (_iregfile_io_read_ports_5_data)
  );
  Arbiter_18_boom ll_wbarb (	// @[core.scala:128:32]
    .io_in_0_valid              (_mem_units_0_io_ll_iresp_valid),	// @[execution-units.scala:108:30]
    .io_in_0_bits_uop_rob_idx   (_mem_units_0_io_ll_iresp_bits_uop_rob_idx),	// @[execution-units.scala:108:30]
    .io_in_0_bits_uop_pdst      (_mem_units_0_io_ll_iresp_bits_uop_pdst),	// @[execution-units.scala:108:30]
    .io_in_0_bits_uop_is_amo    (_mem_units_0_io_ll_iresp_bits_uop_is_amo),	// @[execution-units.scala:108:30]
    .io_in_0_bits_uop_uses_stq  (_mem_units_0_io_ll_iresp_bits_uop_uses_stq),	// @[execution-units.scala:108:30]
    .io_in_0_bits_uop_dst_rtype (_mem_units_0_io_ll_iresp_bits_uop_dst_rtype),	// @[execution-units.scala:108:30]
    .io_in_0_bits_data          (_mem_units_0_io_ll_iresp_bits_data[63:0]),	// @[core.scala:1134:21, execution-units.scala:108:30]
    .io_in_1_valid              (_fp_pipeline_io_to_int_valid),	// @[core.scala:76:37]
    .io_in_1_bits_uop_rob_idx   (_fp_pipeline_io_to_int_bits_uop_rob_idx),	// @[core.scala:76:37]
    .io_in_1_bits_uop_pdst      (_fp_pipeline_io_to_int_bits_uop_pdst),	// @[core.scala:76:37]
    .io_in_1_bits_uop_is_amo    (_fp_pipeline_io_to_int_bits_uop_is_amo),	// @[core.scala:76:37]
    .io_in_1_bits_uop_uses_stq  (_fp_pipeline_io_to_int_bits_uop_uses_stq),	// @[core.scala:76:37]
    .io_in_1_bits_uop_dst_rtype (_fp_pipeline_io_to_int_bits_uop_dst_rtype),	// @[core.scala:76:37]
    .io_in_1_bits_data          (_fp_pipeline_io_to_int_bits_data),	// @[core.scala:76:37]
    .io_in_1_bits_predicated    (_fp_pipeline_io_to_int_bits_predicated),	// @[core.scala:76:37]
    .io_in_1_ready              (_ll_wbarb_io_in_1_ready),
    .io_out_valid               (_ll_wbarb_io_out_valid),
    .io_out_bits_uop_rob_idx    (_ll_wbarb_io_out_bits_uop_rob_idx),
    .io_out_bits_uop_pdst       (_ll_wbarb_io_out_bits_uop_pdst),
    .io_out_bits_uop_is_amo     (_ll_wbarb_io_out_bits_uop_is_amo),
    .io_out_bits_uop_uses_stq   (_ll_wbarb_io_out_bits_uop_uses_stq),
    .io_out_bits_uop_dst_rtype  (_ll_wbarb_io_out_bits_uop_dst_rtype),
    .io_out_bits_data           (_ll_wbarb_io_out_bits_data),
    .io_out_bits_predicated     (_ll_wbarb_io_out_bits_predicated)
  );
  RegisterRead_1_boom iregister_read (	// @[core.scala:131:32]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_iss_valids_0                        (_mem_issue_unit_io_iss_valids_0 & ~(io_lsu_ld_miss & (_mem_issue_unit_io_iss_uops_0_iw_p1_poisoned | _mem_issue_unit_io_iss_uops_0_iw_p2_poisoned))),	// @[core.scala:104:32, :974:{21,24,41,72}]
    .io_iss_valids_1                        (_int_issue_unit_io_iss_valids_0 & ~(io_lsu_ld_miss & _iregister_read_io_iss_valids_1_T)),	// @[core.scala:106:32, :821:79, :974:{21,24,41}]
    .io_iss_valids_2                        (_int_issue_unit_io_iss_valids_1 & ~(io_lsu_ld_miss & _iregister_read_io_iss_valids_2_T)),	// @[core.scala:106:32, :821:79, :974:{21,24,41}]
    .io_iss_uops_0_uopc                     (_mem_issue_unit_io_iss_uops_0_uopc),	// @[core.scala:104:32]
    .io_iss_uops_0_inst                     (_mem_issue_unit_io_iss_uops_0_inst),	// @[core.scala:104:32]
    .io_iss_uops_0_debug_inst               (_mem_issue_unit_io_iss_uops_0_debug_inst),	// @[core.scala:104:32]
    .io_iss_uops_0_is_rvc                   (_mem_issue_unit_io_iss_uops_0_is_rvc),	// @[core.scala:104:32]
    .io_iss_uops_0_debug_pc                 (_mem_issue_unit_io_iss_uops_0_debug_pc),	// @[core.scala:104:32]
    .io_iss_uops_0_iq_type                  (_mem_issue_unit_io_iss_uops_0_iq_type),	// @[core.scala:104:32]
    .io_iss_uops_0_fu_code                  (_mem_issue_unit_io_iss_uops_0_fu_code),	// @[core.scala:104:32]
    .io_iss_uops_0_iw_state                 (_mem_issue_unit_io_iss_uops_0_iw_state),	// @[core.scala:104:32]
    .io_iss_uops_0_is_br                    (_mem_issue_unit_io_iss_uops_0_is_br),	// @[core.scala:104:32]
    .io_iss_uops_0_is_jalr                  (_mem_issue_unit_io_iss_uops_0_is_jalr),	// @[core.scala:104:32]
    .io_iss_uops_0_is_jal                   (_mem_issue_unit_io_iss_uops_0_is_jal),	// @[core.scala:104:32]
    .io_iss_uops_0_is_sfb                   (_mem_issue_unit_io_iss_uops_0_is_sfb),	// @[core.scala:104:32]
    .io_iss_uops_0_br_mask                  (_mem_issue_unit_io_iss_uops_0_br_mask),	// @[core.scala:104:32]
    .io_iss_uops_0_br_tag                   (_mem_issue_unit_io_iss_uops_0_br_tag),	// @[core.scala:104:32]
    .io_iss_uops_0_ftq_idx                  (_mem_issue_unit_io_iss_uops_0_ftq_idx),	// @[core.scala:104:32]
    .io_iss_uops_0_edge_inst                (_mem_issue_unit_io_iss_uops_0_edge_inst),	// @[core.scala:104:32]
    .io_iss_uops_0_pc_lob                   (_mem_issue_unit_io_iss_uops_0_pc_lob),	// @[core.scala:104:32]
    .io_iss_uops_0_taken                    (_mem_issue_unit_io_iss_uops_0_taken),	// @[core.scala:104:32]
    .io_iss_uops_0_imm_packed               (_mem_issue_unit_io_iss_uops_0_imm_packed),	// @[core.scala:104:32]
    .io_iss_uops_0_csr_addr                 (_mem_issue_unit_io_iss_uops_0_csr_addr),	// @[core.scala:104:32]
    .io_iss_uops_0_rob_idx                  (_mem_issue_unit_io_iss_uops_0_rob_idx),	// @[core.scala:104:32]
    .io_iss_uops_0_ldq_idx                  (_mem_issue_unit_io_iss_uops_0_ldq_idx),	// @[core.scala:104:32]
    .io_iss_uops_0_stq_idx                  (_mem_issue_unit_io_iss_uops_0_stq_idx),	// @[core.scala:104:32]
    .io_iss_uops_0_rxq_idx                  (_mem_issue_unit_io_iss_uops_0_rxq_idx),	// @[core.scala:104:32]
    .io_iss_uops_0_pdst                     (_mem_issue_unit_io_iss_uops_0_pdst),	// @[core.scala:104:32]
    .io_iss_uops_0_prs1                     (_mem_issue_unit_io_iss_uops_0_prs1),	// @[core.scala:104:32]
    .io_iss_uops_0_prs2                     (_mem_issue_unit_io_iss_uops_0_prs2),	// @[core.scala:104:32]
    .io_iss_uops_0_prs3                     (_mem_issue_unit_io_iss_uops_0_prs3),	// @[core.scala:104:32]
    .io_iss_uops_0_ppred                    (_mem_issue_unit_io_iss_uops_0_ppred),	// @[core.scala:104:32]
    .io_iss_uops_0_prs1_busy                (_mem_issue_unit_io_iss_uops_0_prs1_busy),	// @[core.scala:104:32]
    .io_iss_uops_0_prs2_busy                (_mem_issue_unit_io_iss_uops_0_prs2_busy),	// @[core.scala:104:32]
    .io_iss_uops_0_prs3_busy                (_mem_issue_unit_io_iss_uops_0_prs3_busy),	// @[core.scala:104:32]
    .io_iss_uops_0_ppred_busy               (_mem_issue_unit_io_iss_uops_0_ppred_busy),	// @[core.scala:104:32]
    .io_iss_uops_0_stale_pdst               (_mem_issue_unit_io_iss_uops_0_stale_pdst),	// @[core.scala:104:32]
    .io_iss_uops_0_exception                (_mem_issue_unit_io_iss_uops_0_exception),	// @[core.scala:104:32]
    .io_iss_uops_0_exc_cause                (_mem_issue_unit_io_iss_uops_0_exc_cause),	// @[core.scala:104:32]
    .io_iss_uops_0_bypassable               (_mem_issue_unit_io_iss_uops_0_bypassable),	// @[core.scala:104:32]
    .io_iss_uops_0_mem_cmd                  (_mem_issue_unit_io_iss_uops_0_mem_cmd),	// @[core.scala:104:32]
    .io_iss_uops_0_mem_size                 (_mem_issue_unit_io_iss_uops_0_mem_size),	// @[core.scala:104:32]
    .io_iss_uops_0_mem_signed               (_mem_issue_unit_io_iss_uops_0_mem_signed),	// @[core.scala:104:32]
    .io_iss_uops_0_is_fence                 (_mem_issue_unit_io_iss_uops_0_is_fence),	// @[core.scala:104:32]
    .io_iss_uops_0_is_fencei                (_mem_issue_unit_io_iss_uops_0_is_fencei),	// @[core.scala:104:32]
    .io_iss_uops_0_is_amo                   (_mem_issue_unit_io_iss_uops_0_is_amo),	// @[core.scala:104:32]
    .io_iss_uops_0_uses_ldq                 (_mem_issue_unit_io_iss_uops_0_uses_ldq),	// @[core.scala:104:32]
    .io_iss_uops_0_uses_stq                 (_mem_issue_unit_io_iss_uops_0_uses_stq),	// @[core.scala:104:32]
    .io_iss_uops_0_is_sys_pc2epc            (_mem_issue_unit_io_iss_uops_0_is_sys_pc2epc),	// @[core.scala:104:32]
    .io_iss_uops_0_is_unique                (_mem_issue_unit_io_iss_uops_0_is_unique),	// @[core.scala:104:32]
    .io_iss_uops_0_flush_on_commit          (_mem_issue_unit_io_iss_uops_0_flush_on_commit),	// @[core.scala:104:32]
    .io_iss_uops_0_ldst_is_rs1              (_mem_issue_unit_io_iss_uops_0_ldst_is_rs1),	// @[core.scala:104:32]
    .io_iss_uops_0_ldst                     (_mem_issue_unit_io_iss_uops_0_ldst),	// @[core.scala:104:32]
    .io_iss_uops_0_lrs1                     (_mem_issue_unit_io_iss_uops_0_lrs1),	// @[core.scala:104:32]
    .io_iss_uops_0_lrs2                     (_mem_issue_unit_io_iss_uops_0_lrs2),	// @[core.scala:104:32]
    .io_iss_uops_0_lrs3                     (_mem_issue_unit_io_iss_uops_0_lrs3),	// @[core.scala:104:32]
    .io_iss_uops_0_ldst_val                 (_mem_issue_unit_io_iss_uops_0_ldst_val),	// @[core.scala:104:32]
    .io_iss_uops_0_dst_rtype                (_mem_issue_unit_io_iss_uops_0_dst_rtype),	// @[core.scala:104:32]
    .io_iss_uops_0_lrs1_rtype               (_mem_issue_unit_io_iss_uops_0_lrs1_rtype),	// @[core.scala:104:32]
    .io_iss_uops_0_lrs2_rtype               (_mem_issue_unit_io_iss_uops_0_lrs2_rtype),	// @[core.scala:104:32]
    .io_iss_uops_0_frs3_en                  (_mem_issue_unit_io_iss_uops_0_frs3_en),	// @[core.scala:104:32]
    .io_iss_uops_0_fp_val                   (_mem_issue_unit_io_iss_uops_0_fp_val),	// @[core.scala:104:32]
    .io_iss_uops_0_fp_single                (_mem_issue_unit_io_iss_uops_0_fp_single),	// @[core.scala:104:32]
    .io_iss_uops_0_xcpt_pf_if               (_mem_issue_unit_io_iss_uops_0_xcpt_pf_if),	// @[core.scala:104:32]
    .io_iss_uops_0_xcpt_ae_if               (_mem_issue_unit_io_iss_uops_0_xcpt_ae_if),	// @[core.scala:104:32]
    .io_iss_uops_0_xcpt_ma_if               (_mem_issue_unit_io_iss_uops_0_xcpt_ma_if),	// @[core.scala:104:32]
    .io_iss_uops_0_bp_debug_if              (_mem_issue_unit_io_iss_uops_0_bp_debug_if),	// @[core.scala:104:32]
    .io_iss_uops_0_bp_xcpt_if               (_mem_issue_unit_io_iss_uops_0_bp_xcpt_if),	// @[core.scala:104:32]
    .io_iss_uops_0_debug_fsrc               (_mem_issue_unit_io_iss_uops_0_debug_fsrc),	// @[core.scala:104:32]
    .io_iss_uops_0_debug_tsrc               (_mem_issue_unit_io_iss_uops_0_debug_tsrc),	// @[core.scala:104:32]
    .io_iss_uops_1_uopc                     (_int_issue_unit_io_iss_uops_0_uopc),	// @[core.scala:106:32]
    .io_iss_uops_1_inst                     (_int_issue_unit_io_iss_uops_0_inst),	// @[core.scala:106:32]
    .io_iss_uops_1_debug_inst               (_int_issue_unit_io_iss_uops_0_debug_inst),	// @[core.scala:106:32]
    .io_iss_uops_1_is_rvc                   (_int_issue_unit_io_iss_uops_0_is_rvc),	// @[core.scala:106:32]
    .io_iss_uops_1_debug_pc                 (_int_issue_unit_io_iss_uops_0_debug_pc),	// @[core.scala:106:32]
    .io_iss_uops_1_iq_type                  (_int_issue_unit_io_iss_uops_0_iq_type),	// @[core.scala:106:32]
    .io_iss_uops_1_fu_code                  (_int_issue_unit_io_iss_uops_0_fu_code),	// @[core.scala:106:32]
    .io_iss_uops_1_iw_state                 (_int_issue_unit_io_iss_uops_0_iw_state),	// @[core.scala:106:32]
    .io_iss_uops_1_is_br                    (_int_issue_unit_io_iss_uops_0_is_br),	// @[core.scala:106:32]
    .io_iss_uops_1_is_jalr                  (_int_issue_unit_io_iss_uops_0_is_jalr),	// @[core.scala:106:32]
    .io_iss_uops_1_is_jal                   (_int_issue_unit_io_iss_uops_0_is_jal),	// @[core.scala:106:32]
    .io_iss_uops_1_is_sfb                   (_int_issue_unit_io_iss_uops_0_is_sfb),	// @[core.scala:106:32]
    .io_iss_uops_1_br_mask                  (_int_issue_unit_io_iss_uops_0_br_mask),	// @[core.scala:106:32]
    .io_iss_uops_1_br_tag                   (_int_issue_unit_io_iss_uops_0_br_tag),	// @[core.scala:106:32]
    .io_iss_uops_1_ftq_idx                  (_int_issue_unit_io_iss_uops_0_ftq_idx),	// @[core.scala:106:32]
    .io_iss_uops_1_edge_inst                (_int_issue_unit_io_iss_uops_0_edge_inst),	// @[core.scala:106:32]
    .io_iss_uops_1_pc_lob                   (_int_issue_unit_io_iss_uops_0_pc_lob),	// @[core.scala:106:32]
    .io_iss_uops_1_taken                    (_int_issue_unit_io_iss_uops_0_taken),	// @[core.scala:106:32]
    .io_iss_uops_1_imm_packed               (_int_issue_unit_io_iss_uops_0_imm_packed),	// @[core.scala:106:32]
    .io_iss_uops_1_csr_addr                 (_int_issue_unit_io_iss_uops_0_csr_addr),	// @[core.scala:106:32]
    .io_iss_uops_1_rob_idx                  (_int_issue_unit_io_iss_uops_0_rob_idx),	// @[core.scala:106:32]
    .io_iss_uops_1_ldq_idx                  (_int_issue_unit_io_iss_uops_0_ldq_idx),	// @[core.scala:106:32]
    .io_iss_uops_1_stq_idx                  (_int_issue_unit_io_iss_uops_0_stq_idx),	// @[core.scala:106:32]
    .io_iss_uops_1_rxq_idx                  (_int_issue_unit_io_iss_uops_0_rxq_idx),	// @[core.scala:106:32]
    .io_iss_uops_1_pdst                     (_int_issue_unit_io_iss_uops_0_pdst),	// @[core.scala:106:32]
    .io_iss_uops_1_prs1                     (_int_issue_unit_io_iss_uops_0_prs1),	// @[core.scala:106:32]
    .io_iss_uops_1_prs2                     (_int_issue_unit_io_iss_uops_0_prs2),	// @[core.scala:106:32]
    .io_iss_uops_1_prs3                     (_int_issue_unit_io_iss_uops_0_prs3),	// @[core.scala:106:32]
    .io_iss_uops_1_ppred                    (_int_issue_unit_io_iss_uops_0_ppred),	// @[core.scala:106:32]
    .io_iss_uops_1_prs1_busy                (_int_issue_unit_io_iss_uops_0_prs1_busy),	// @[core.scala:106:32]
    .io_iss_uops_1_prs2_busy                (_int_issue_unit_io_iss_uops_0_prs2_busy),	// @[core.scala:106:32]
    .io_iss_uops_1_prs3_busy                (_int_issue_unit_io_iss_uops_0_prs3_busy),	// @[core.scala:106:32]
    .io_iss_uops_1_ppred_busy               (_int_issue_unit_io_iss_uops_0_ppred_busy),	// @[core.scala:106:32]
    .io_iss_uops_1_stale_pdst               (_int_issue_unit_io_iss_uops_0_stale_pdst),	// @[core.scala:106:32]
    .io_iss_uops_1_exception                (_int_issue_unit_io_iss_uops_0_exception),	// @[core.scala:106:32]
    .io_iss_uops_1_exc_cause                (_int_issue_unit_io_iss_uops_0_exc_cause),	// @[core.scala:106:32]
    .io_iss_uops_1_bypassable               (_int_issue_unit_io_iss_uops_0_bypassable),	// @[core.scala:106:32]
    .io_iss_uops_1_mem_cmd                  (_int_issue_unit_io_iss_uops_0_mem_cmd),	// @[core.scala:106:32]
    .io_iss_uops_1_mem_size                 (_int_issue_unit_io_iss_uops_0_mem_size),	// @[core.scala:106:32]
    .io_iss_uops_1_mem_signed               (_int_issue_unit_io_iss_uops_0_mem_signed),	// @[core.scala:106:32]
    .io_iss_uops_1_is_fence                 (_int_issue_unit_io_iss_uops_0_is_fence),	// @[core.scala:106:32]
    .io_iss_uops_1_is_fencei                (_int_issue_unit_io_iss_uops_0_is_fencei),	// @[core.scala:106:32]
    .io_iss_uops_1_is_amo                   (_int_issue_unit_io_iss_uops_0_is_amo),	// @[core.scala:106:32]
    .io_iss_uops_1_uses_ldq                 (_int_issue_unit_io_iss_uops_0_uses_ldq),	// @[core.scala:106:32]
    .io_iss_uops_1_uses_stq                 (_int_issue_unit_io_iss_uops_0_uses_stq),	// @[core.scala:106:32]
    .io_iss_uops_1_is_sys_pc2epc            (_int_issue_unit_io_iss_uops_0_is_sys_pc2epc),	// @[core.scala:106:32]
    .io_iss_uops_1_is_unique                (_int_issue_unit_io_iss_uops_0_is_unique),	// @[core.scala:106:32]
    .io_iss_uops_1_flush_on_commit          (_int_issue_unit_io_iss_uops_0_flush_on_commit),	// @[core.scala:106:32]
    .io_iss_uops_1_ldst_is_rs1              (_int_issue_unit_io_iss_uops_0_ldst_is_rs1),	// @[core.scala:106:32]
    .io_iss_uops_1_ldst                     (_int_issue_unit_io_iss_uops_0_ldst),	// @[core.scala:106:32]
    .io_iss_uops_1_lrs1                     (_int_issue_unit_io_iss_uops_0_lrs1),	// @[core.scala:106:32]
    .io_iss_uops_1_lrs2                     (_int_issue_unit_io_iss_uops_0_lrs2),	// @[core.scala:106:32]
    .io_iss_uops_1_lrs3                     (_int_issue_unit_io_iss_uops_0_lrs3),	// @[core.scala:106:32]
    .io_iss_uops_1_ldst_val                 (_int_issue_unit_io_iss_uops_0_ldst_val),	// @[core.scala:106:32]
    .io_iss_uops_1_dst_rtype                (_int_issue_unit_io_iss_uops_0_dst_rtype),	// @[core.scala:106:32]
    .io_iss_uops_1_lrs1_rtype               (_int_issue_unit_io_iss_uops_0_lrs1_rtype),	// @[core.scala:106:32]
    .io_iss_uops_1_lrs2_rtype               (_int_issue_unit_io_iss_uops_0_lrs2_rtype),	// @[core.scala:106:32]
    .io_iss_uops_1_frs3_en                  (_int_issue_unit_io_iss_uops_0_frs3_en),	// @[core.scala:106:32]
    .io_iss_uops_1_fp_val                   (_int_issue_unit_io_iss_uops_0_fp_val),	// @[core.scala:106:32]
    .io_iss_uops_1_fp_single                (_int_issue_unit_io_iss_uops_0_fp_single),	// @[core.scala:106:32]
    .io_iss_uops_1_xcpt_pf_if               (_int_issue_unit_io_iss_uops_0_xcpt_pf_if),	// @[core.scala:106:32]
    .io_iss_uops_1_xcpt_ae_if               (_int_issue_unit_io_iss_uops_0_xcpt_ae_if),	// @[core.scala:106:32]
    .io_iss_uops_1_xcpt_ma_if               (_int_issue_unit_io_iss_uops_0_xcpt_ma_if),	// @[core.scala:106:32]
    .io_iss_uops_1_bp_debug_if              (_int_issue_unit_io_iss_uops_0_bp_debug_if),	// @[core.scala:106:32]
    .io_iss_uops_1_bp_xcpt_if               (_int_issue_unit_io_iss_uops_0_bp_xcpt_if),	// @[core.scala:106:32]
    .io_iss_uops_1_debug_fsrc               (_int_issue_unit_io_iss_uops_0_debug_fsrc),	// @[core.scala:106:32]
    .io_iss_uops_1_debug_tsrc               (_int_issue_unit_io_iss_uops_0_debug_tsrc),	// @[core.scala:106:32]
    .io_iss_uops_2_uopc                     (_int_issue_unit_io_iss_uops_1_uopc),	// @[core.scala:106:32]
    .io_iss_uops_2_is_rvc                   (_int_issue_unit_io_iss_uops_1_is_rvc),	// @[core.scala:106:32]
    .io_iss_uops_2_fu_code                  (_int_issue_unit_io_iss_uops_1_fu_code),	// @[core.scala:106:32]
    .io_iss_uops_2_is_br                    (_int_issue_unit_io_iss_uops_1_is_br),	// @[core.scala:106:32]
    .io_iss_uops_2_is_jalr                  (_int_issue_unit_io_iss_uops_1_is_jalr),	// @[core.scala:106:32]
    .io_iss_uops_2_is_jal                   (_int_issue_unit_io_iss_uops_1_is_jal),	// @[core.scala:106:32]
    .io_iss_uops_2_is_sfb                   (_int_issue_unit_io_iss_uops_1_is_sfb),	// @[core.scala:106:32]
    .io_iss_uops_2_br_mask                  (_int_issue_unit_io_iss_uops_1_br_mask),	// @[core.scala:106:32]
    .io_iss_uops_2_br_tag                   (_int_issue_unit_io_iss_uops_1_br_tag),	// @[core.scala:106:32]
    .io_iss_uops_2_ftq_idx                  (_int_issue_unit_io_iss_uops_1_ftq_idx),	// @[core.scala:106:32]
    .io_iss_uops_2_edge_inst                (_int_issue_unit_io_iss_uops_1_edge_inst),	// @[core.scala:106:32]
    .io_iss_uops_2_pc_lob                   (_int_issue_unit_io_iss_uops_1_pc_lob),	// @[core.scala:106:32]
    .io_iss_uops_2_taken                    (_int_issue_unit_io_iss_uops_1_taken),	// @[core.scala:106:32]
    .io_iss_uops_2_imm_packed               (_int_issue_unit_io_iss_uops_1_imm_packed),	// @[core.scala:106:32]
    .io_iss_uops_2_rob_idx                  (_int_issue_unit_io_iss_uops_1_rob_idx),	// @[core.scala:106:32]
    .io_iss_uops_2_ldq_idx                  (_int_issue_unit_io_iss_uops_1_ldq_idx),	// @[core.scala:106:32]
    .io_iss_uops_2_stq_idx                  (_int_issue_unit_io_iss_uops_1_stq_idx),	// @[core.scala:106:32]
    .io_iss_uops_2_pdst                     (_int_issue_unit_io_iss_uops_1_pdst),	// @[core.scala:106:32]
    .io_iss_uops_2_prs1                     (_int_issue_unit_io_iss_uops_1_prs1),	// @[core.scala:106:32]
    .io_iss_uops_2_prs2                     (_int_issue_unit_io_iss_uops_1_prs2),	// @[core.scala:106:32]
    .io_iss_uops_2_bypassable               (_int_issue_unit_io_iss_uops_1_bypassable),	// @[core.scala:106:32]
    .io_iss_uops_2_mem_cmd                  (_int_issue_unit_io_iss_uops_1_mem_cmd),	// @[core.scala:106:32]
    .io_iss_uops_2_is_amo                   (_int_issue_unit_io_iss_uops_1_is_amo),	// @[core.scala:106:32]
    .io_iss_uops_2_uses_stq                 (_int_issue_unit_io_iss_uops_1_uses_stq),	// @[core.scala:106:32]
    .io_iss_uops_2_dst_rtype                (_int_issue_unit_io_iss_uops_1_dst_rtype),	// @[core.scala:106:32]
    .io_iss_uops_2_lrs1_rtype               (_int_issue_unit_io_iss_uops_1_lrs1_rtype),	// @[core.scala:106:32]
    .io_iss_uops_2_lrs2_rtype               (_int_issue_unit_io_iss_uops_1_lrs2_rtype),	// @[core.scala:106:32]
    .io_rf_read_ports_0_data                (_iregfile_io_read_ports_0_data),	// @[core.scala:112:32]
    .io_rf_read_ports_1_data                (_iregfile_io_read_ports_1_data),	// @[core.scala:112:32]
    .io_rf_read_ports_2_data                (_iregfile_io_read_ports_2_data),	// @[core.scala:112:32]
    .io_rf_read_ports_3_data                (_iregfile_io_read_ports_3_data),	// @[core.scala:112:32]
    .io_rf_read_ports_4_data                (_iregfile_io_read_ports_4_data),	// @[core.scala:112:32]
    .io_rf_read_ports_5_data                (_iregfile_io_read_ports_5_data),	// @[core.scala:112:32]
    .io_bypass_0_valid                      (_jmp_unit_io_bypass_0_valid),	// @[execution-units.scala:119:32]
    .io_bypass_0_bits_uop_pdst              (_jmp_unit_io_bypass_0_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_bypass_0_bits_uop_dst_rtype         (_jmp_unit_io_bypass_0_bits_uop_dst_rtype),	// @[execution-units.scala:119:32]
    .io_bypass_0_bits_data                  (_jmp_unit_io_bypass_0_bits_data[63:0]),	// @[core.scala:1081:32, execution-units.scala:119:32]
    .io_bypass_1_valid                      (_jmp_unit_io_bypass_1_valid),	// @[execution-units.scala:119:32]
    .io_bypass_1_bits_uop_pdst              (_jmp_unit_io_bypass_1_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_bypass_1_bits_uop_dst_rtype         (_jmp_unit_io_bypass_1_bits_uop_dst_rtype),	// @[execution-units.scala:119:32]
    .io_bypass_1_bits_data                  (_jmp_unit_io_bypass_1_bits_data[63:0]),	// @[core.scala:1081:32, execution-units.scala:119:32]
    .io_bypass_2_valid                      (_jmp_unit_io_bypass_2_valid),	// @[execution-units.scala:119:32]
    .io_bypass_2_bits_uop_pdst              (_jmp_unit_io_bypass_2_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_bypass_2_bits_uop_dst_rtype         (_jmp_unit_io_bypass_2_bits_uop_dst_rtype),	// @[execution-units.scala:119:32]
    .io_bypass_2_bits_data                  (_jmp_unit_io_bypass_2_bits_data[63:0]),	// @[core.scala:1081:32, execution-units.scala:119:32]
    .io_bypass_3_valid                      (_csr_exe_unit_io_bypass_0_valid),	// @[execution-units.scala:119:32]
    .io_bypass_3_bits_uop_pdst              (_csr_exe_unit_io_bypass_0_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_bypass_3_bits_uop_dst_rtype         (_csr_exe_unit_io_bypass_0_bits_uop_dst_rtype),	// @[execution-units.scala:119:32]
    .io_bypass_3_bits_data                  (_csr_exe_unit_io_bypass_0_bits_data[63:0]),	// @[core.scala:1081:32, execution-units.scala:119:32]
    .io_kill                                (iregister_read_io_kill_REG),	// @[core.scala:980:38]
    .io_brupdate_b1_resolve_mask            (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b1_mispredict_mask         (b1_mispredict_mask),	// @[core.scala:196:93]
    .io_rf_read_ports_0_addr                (_iregister_read_io_rf_read_ports_0_addr),
    .io_rf_read_ports_1_addr                (_iregister_read_io_rf_read_ports_1_addr),
    .io_rf_read_ports_2_addr                (_iregister_read_io_rf_read_ports_2_addr),
    .io_rf_read_ports_3_addr                (_iregister_read_io_rf_read_ports_3_addr),
    .io_rf_read_ports_4_addr                (_iregister_read_io_rf_read_ports_4_addr),
    .io_rf_read_ports_5_addr                (_iregister_read_io_rf_read_ports_5_addr),
    .io_exe_reqs_0_valid                    (_iregister_read_io_exe_reqs_0_valid),
    .io_exe_reqs_0_bits_uop_uopc            (_iregister_read_io_exe_reqs_0_bits_uop_uopc),
    .io_exe_reqs_0_bits_uop_inst            (_iregister_read_io_exe_reqs_0_bits_uop_inst),
    .io_exe_reqs_0_bits_uop_debug_inst      (_iregister_read_io_exe_reqs_0_bits_uop_debug_inst),
    .io_exe_reqs_0_bits_uop_is_rvc          (_iregister_read_io_exe_reqs_0_bits_uop_is_rvc),
    .io_exe_reqs_0_bits_uop_debug_pc        (_iregister_read_io_exe_reqs_0_bits_uop_debug_pc),
    .io_exe_reqs_0_bits_uop_iq_type         (_iregister_read_io_exe_reqs_0_bits_uop_iq_type),
    .io_exe_reqs_0_bits_uop_fu_code         (_iregister_read_io_exe_reqs_0_bits_uop_fu_code),
    .io_exe_reqs_0_bits_uop_ctrl_br_type    (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_br_type),
    .io_exe_reqs_0_bits_uop_ctrl_op1_sel    (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_op1_sel),
    .io_exe_reqs_0_bits_uop_ctrl_op2_sel    (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_op2_sel),
    .io_exe_reqs_0_bits_uop_ctrl_imm_sel    (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_imm_sel),
    .io_exe_reqs_0_bits_uop_ctrl_op_fcn     (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_op_fcn),
    .io_exe_reqs_0_bits_uop_ctrl_fcn_dw     (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_fcn_dw),
    .io_exe_reqs_0_bits_uop_ctrl_csr_cmd    (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_csr_cmd),
    .io_exe_reqs_0_bits_uop_ctrl_is_load    (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_load),
    .io_exe_reqs_0_bits_uop_ctrl_is_sta     (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_sta),
    .io_exe_reqs_0_bits_uop_ctrl_is_std     (_iregister_read_io_exe_reqs_0_bits_uop_ctrl_is_std),
    .io_exe_reqs_0_bits_uop_iw_state        (_iregister_read_io_exe_reqs_0_bits_uop_iw_state),
    .io_exe_reqs_0_bits_uop_is_br           (_iregister_read_io_exe_reqs_0_bits_uop_is_br),
    .io_exe_reqs_0_bits_uop_is_jalr         (_iregister_read_io_exe_reqs_0_bits_uop_is_jalr),
    .io_exe_reqs_0_bits_uop_is_jal          (_iregister_read_io_exe_reqs_0_bits_uop_is_jal),
    .io_exe_reqs_0_bits_uop_is_sfb          (_iregister_read_io_exe_reqs_0_bits_uop_is_sfb),
    .io_exe_reqs_0_bits_uop_br_mask         (_iregister_read_io_exe_reqs_0_bits_uop_br_mask),
    .io_exe_reqs_0_bits_uop_br_tag          (_iregister_read_io_exe_reqs_0_bits_uop_br_tag),
    .io_exe_reqs_0_bits_uop_ftq_idx         (_iregister_read_io_exe_reqs_0_bits_uop_ftq_idx),
    .io_exe_reqs_0_bits_uop_edge_inst       (_iregister_read_io_exe_reqs_0_bits_uop_edge_inst),
    .io_exe_reqs_0_bits_uop_pc_lob          (_iregister_read_io_exe_reqs_0_bits_uop_pc_lob),
    .io_exe_reqs_0_bits_uop_taken           (_iregister_read_io_exe_reqs_0_bits_uop_taken),
    .io_exe_reqs_0_bits_uop_imm_packed      (_iregister_read_io_exe_reqs_0_bits_uop_imm_packed),
    .io_exe_reqs_0_bits_uop_csr_addr        (_iregister_read_io_exe_reqs_0_bits_uop_csr_addr),
    .io_exe_reqs_0_bits_uop_rob_idx         (_iregister_read_io_exe_reqs_0_bits_uop_rob_idx),
    .io_exe_reqs_0_bits_uop_ldq_idx         (_iregister_read_io_exe_reqs_0_bits_uop_ldq_idx),
    .io_exe_reqs_0_bits_uop_stq_idx         (_iregister_read_io_exe_reqs_0_bits_uop_stq_idx),
    .io_exe_reqs_0_bits_uop_rxq_idx         (_iregister_read_io_exe_reqs_0_bits_uop_rxq_idx),
    .io_exe_reqs_0_bits_uop_pdst            (_iregister_read_io_exe_reqs_0_bits_uop_pdst),
    .io_exe_reqs_0_bits_uop_prs1            (_iregister_read_io_exe_reqs_0_bits_uop_prs1),
    .io_exe_reqs_0_bits_uop_prs2            (_iregister_read_io_exe_reqs_0_bits_uop_prs2),
    .io_exe_reqs_0_bits_uop_prs3            (_iregister_read_io_exe_reqs_0_bits_uop_prs3),
    .io_exe_reqs_0_bits_uop_ppred           (_iregister_read_io_exe_reqs_0_bits_uop_ppred),
    .io_exe_reqs_0_bits_uop_prs1_busy       (_iregister_read_io_exe_reqs_0_bits_uop_prs1_busy),
    .io_exe_reqs_0_bits_uop_prs2_busy       (_iregister_read_io_exe_reqs_0_bits_uop_prs2_busy),
    .io_exe_reqs_0_bits_uop_prs3_busy       (_iregister_read_io_exe_reqs_0_bits_uop_prs3_busy),
    .io_exe_reqs_0_bits_uop_ppred_busy      (_iregister_read_io_exe_reqs_0_bits_uop_ppred_busy),
    .io_exe_reqs_0_bits_uop_stale_pdst      (_iregister_read_io_exe_reqs_0_bits_uop_stale_pdst),
    .io_exe_reqs_0_bits_uop_exception       (_iregister_read_io_exe_reqs_0_bits_uop_exception),
    .io_exe_reqs_0_bits_uop_exc_cause       (_iregister_read_io_exe_reqs_0_bits_uop_exc_cause),
    .io_exe_reqs_0_bits_uop_bypassable      (_iregister_read_io_exe_reqs_0_bits_uop_bypassable),
    .io_exe_reqs_0_bits_uop_mem_cmd         (_iregister_read_io_exe_reqs_0_bits_uop_mem_cmd),
    .io_exe_reqs_0_bits_uop_mem_size        (_iregister_read_io_exe_reqs_0_bits_uop_mem_size),
    .io_exe_reqs_0_bits_uop_mem_signed      (_iregister_read_io_exe_reqs_0_bits_uop_mem_signed),
    .io_exe_reqs_0_bits_uop_is_fence        (_iregister_read_io_exe_reqs_0_bits_uop_is_fence),
    .io_exe_reqs_0_bits_uop_is_fencei       (_iregister_read_io_exe_reqs_0_bits_uop_is_fencei),
    .io_exe_reqs_0_bits_uop_is_amo          (_iregister_read_io_exe_reqs_0_bits_uop_is_amo),
    .io_exe_reqs_0_bits_uop_uses_ldq        (_iregister_read_io_exe_reqs_0_bits_uop_uses_ldq),
    .io_exe_reqs_0_bits_uop_uses_stq        (_iregister_read_io_exe_reqs_0_bits_uop_uses_stq),
    .io_exe_reqs_0_bits_uop_is_sys_pc2epc   (_iregister_read_io_exe_reqs_0_bits_uop_is_sys_pc2epc),
    .io_exe_reqs_0_bits_uop_is_unique       (_iregister_read_io_exe_reqs_0_bits_uop_is_unique),
    .io_exe_reqs_0_bits_uop_flush_on_commit (_iregister_read_io_exe_reqs_0_bits_uop_flush_on_commit),
    .io_exe_reqs_0_bits_uop_ldst_is_rs1     (_iregister_read_io_exe_reqs_0_bits_uop_ldst_is_rs1),
    .io_exe_reqs_0_bits_uop_ldst            (_iregister_read_io_exe_reqs_0_bits_uop_ldst),
    .io_exe_reqs_0_bits_uop_lrs1            (_iregister_read_io_exe_reqs_0_bits_uop_lrs1),
    .io_exe_reqs_0_bits_uop_lrs2            (_iregister_read_io_exe_reqs_0_bits_uop_lrs2),
    .io_exe_reqs_0_bits_uop_lrs3            (_iregister_read_io_exe_reqs_0_bits_uop_lrs3),
    .io_exe_reqs_0_bits_uop_ldst_val        (_iregister_read_io_exe_reqs_0_bits_uop_ldst_val),
    .io_exe_reqs_0_bits_uop_dst_rtype       (_iregister_read_io_exe_reqs_0_bits_uop_dst_rtype),
    .io_exe_reqs_0_bits_uop_lrs1_rtype      (_iregister_read_io_exe_reqs_0_bits_uop_lrs1_rtype),
    .io_exe_reqs_0_bits_uop_lrs2_rtype      (_iregister_read_io_exe_reqs_0_bits_uop_lrs2_rtype),
    .io_exe_reqs_0_bits_uop_frs3_en         (_iregister_read_io_exe_reqs_0_bits_uop_frs3_en),
    .io_exe_reqs_0_bits_uop_fp_val          (_iregister_read_io_exe_reqs_0_bits_uop_fp_val),
    .io_exe_reqs_0_bits_uop_fp_single       (_iregister_read_io_exe_reqs_0_bits_uop_fp_single),
    .io_exe_reqs_0_bits_uop_xcpt_pf_if      (_iregister_read_io_exe_reqs_0_bits_uop_xcpt_pf_if),
    .io_exe_reqs_0_bits_uop_xcpt_ae_if      (_iregister_read_io_exe_reqs_0_bits_uop_xcpt_ae_if),
    .io_exe_reqs_0_bits_uop_xcpt_ma_if      (_iregister_read_io_exe_reqs_0_bits_uop_xcpt_ma_if),
    .io_exe_reqs_0_bits_uop_bp_debug_if     (_iregister_read_io_exe_reqs_0_bits_uop_bp_debug_if),
    .io_exe_reqs_0_bits_uop_bp_xcpt_if      (_iregister_read_io_exe_reqs_0_bits_uop_bp_xcpt_if),
    .io_exe_reqs_0_bits_uop_debug_fsrc      (_iregister_read_io_exe_reqs_0_bits_uop_debug_fsrc),
    .io_exe_reqs_0_bits_uop_debug_tsrc      (_iregister_read_io_exe_reqs_0_bits_uop_debug_tsrc),
    .io_exe_reqs_0_bits_rs1_data            (_iregister_read_io_exe_reqs_0_bits_rs1_data),
    .io_exe_reqs_0_bits_rs2_data            (_iregister_read_io_exe_reqs_0_bits_rs2_data),
    .io_exe_reqs_1_valid                    (_iregister_read_io_exe_reqs_1_valid),
    .io_exe_reqs_1_bits_uop_uopc            (_iregister_read_io_exe_reqs_1_bits_uop_uopc),
    .io_exe_reqs_1_bits_uop_inst            (_iregister_read_io_exe_reqs_1_bits_uop_inst),
    .io_exe_reqs_1_bits_uop_debug_inst      (_iregister_read_io_exe_reqs_1_bits_uop_debug_inst),
    .io_exe_reqs_1_bits_uop_is_rvc          (_iregister_read_io_exe_reqs_1_bits_uop_is_rvc),
    .io_exe_reqs_1_bits_uop_debug_pc        (_iregister_read_io_exe_reqs_1_bits_uop_debug_pc),
    .io_exe_reqs_1_bits_uop_iq_type         (_iregister_read_io_exe_reqs_1_bits_uop_iq_type),
    .io_exe_reqs_1_bits_uop_fu_code         (_iregister_read_io_exe_reqs_1_bits_uop_fu_code),
    .io_exe_reqs_1_bits_uop_ctrl_br_type    (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_br_type),
    .io_exe_reqs_1_bits_uop_ctrl_op1_sel    (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_op1_sel),
    .io_exe_reqs_1_bits_uop_ctrl_op2_sel    (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_op2_sel),
    .io_exe_reqs_1_bits_uop_ctrl_imm_sel    (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_imm_sel),
    .io_exe_reqs_1_bits_uop_ctrl_op_fcn     (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_op_fcn),
    .io_exe_reqs_1_bits_uop_ctrl_fcn_dw     (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_fcn_dw),
    .io_exe_reqs_1_bits_uop_ctrl_csr_cmd    (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_csr_cmd),
    .io_exe_reqs_1_bits_uop_ctrl_is_load    (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_load),
    .io_exe_reqs_1_bits_uop_ctrl_is_sta     (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_sta),
    .io_exe_reqs_1_bits_uop_ctrl_is_std     (_iregister_read_io_exe_reqs_1_bits_uop_ctrl_is_std),
    .io_exe_reqs_1_bits_uop_iw_state        (_iregister_read_io_exe_reqs_1_bits_uop_iw_state),
    .io_exe_reqs_1_bits_uop_is_br           (_iregister_read_io_exe_reqs_1_bits_uop_is_br),
    .io_exe_reqs_1_bits_uop_is_jalr         (_iregister_read_io_exe_reqs_1_bits_uop_is_jalr),
    .io_exe_reqs_1_bits_uop_is_jal          (_iregister_read_io_exe_reqs_1_bits_uop_is_jal),
    .io_exe_reqs_1_bits_uop_is_sfb          (_iregister_read_io_exe_reqs_1_bits_uop_is_sfb),
    .io_exe_reqs_1_bits_uop_br_mask         (_iregister_read_io_exe_reqs_1_bits_uop_br_mask),
    .io_exe_reqs_1_bits_uop_br_tag          (_iregister_read_io_exe_reqs_1_bits_uop_br_tag),
    .io_exe_reqs_1_bits_uop_ftq_idx         (_iregister_read_io_exe_reqs_1_bits_uop_ftq_idx),
    .io_exe_reqs_1_bits_uop_edge_inst       (_iregister_read_io_exe_reqs_1_bits_uop_edge_inst),
    .io_exe_reqs_1_bits_uop_pc_lob          (_iregister_read_io_exe_reqs_1_bits_uop_pc_lob),
    .io_exe_reqs_1_bits_uop_taken           (_iregister_read_io_exe_reqs_1_bits_uop_taken),
    .io_exe_reqs_1_bits_uop_imm_packed      (_iregister_read_io_exe_reqs_1_bits_uop_imm_packed),
    .io_exe_reqs_1_bits_uop_csr_addr        (_iregister_read_io_exe_reqs_1_bits_uop_csr_addr),
    .io_exe_reqs_1_bits_uop_rob_idx         (_iregister_read_io_exe_reqs_1_bits_uop_rob_idx),
    .io_exe_reqs_1_bits_uop_ldq_idx         (_iregister_read_io_exe_reqs_1_bits_uop_ldq_idx),
    .io_exe_reqs_1_bits_uop_stq_idx         (_iregister_read_io_exe_reqs_1_bits_uop_stq_idx),
    .io_exe_reqs_1_bits_uop_rxq_idx         (_iregister_read_io_exe_reqs_1_bits_uop_rxq_idx),
    .io_exe_reqs_1_bits_uop_pdst            (_iregister_read_io_exe_reqs_1_bits_uop_pdst),
    .io_exe_reqs_1_bits_uop_prs1            (_iregister_read_io_exe_reqs_1_bits_uop_prs1),
    .io_exe_reqs_1_bits_uop_prs2            (_iregister_read_io_exe_reqs_1_bits_uop_prs2),
    .io_exe_reqs_1_bits_uop_prs3            (_iregister_read_io_exe_reqs_1_bits_uop_prs3),
    .io_exe_reqs_1_bits_uop_ppred           (_iregister_read_io_exe_reqs_1_bits_uop_ppred),
    .io_exe_reqs_1_bits_uop_prs1_busy       (_iregister_read_io_exe_reqs_1_bits_uop_prs1_busy),
    .io_exe_reqs_1_bits_uop_prs2_busy       (_iregister_read_io_exe_reqs_1_bits_uop_prs2_busy),
    .io_exe_reqs_1_bits_uop_prs3_busy       (_iregister_read_io_exe_reqs_1_bits_uop_prs3_busy),
    .io_exe_reqs_1_bits_uop_ppred_busy      (_iregister_read_io_exe_reqs_1_bits_uop_ppred_busy),
    .io_exe_reqs_1_bits_uop_stale_pdst      (_iregister_read_io_exe_reqs_1_bits_uop_stale_pdst),
    .io_exe_reqs_1_bits_uop_exception       (_iregister_read_io_exe_reqs_1_bits_uop_exception),
    .io_exe_reqs_1_bits_uop_exc_cause       (_iregister_read_io_exe_reqs_1_bits_uop_exc_cause),
    .io_exe_reqs_1_bits_uop_bypassable      (_iregister_read_io_exe_reqs_1_bits_uop_bypassable),
    .io_exe_reqs_1_bits_uop_mem_cmd         (_iregister_read_io_exe_reqs_1_bits_uop_mem_cmd),
    .io_exe_reqs_1_bits_uop_mem_size        (_iregister_read_io_exe_reqs_1_bits_uop_mem_size),
    .io_exe_reqs_1_bits_uop_mem_signed      (_iregister_read_io_exe_reqs_1_bits_uop_mem_signed),
    .io_exe_reqs_1_bits_uop_is_fence        (_iregister_read_io_exe_reqs_1_bits_uop_is_fence),
    .io_exe_reqs_1_bits_uop_is_fencei       (_iregister_read_io_exe_reqs_1_bits_uop_is_fencei),
    .io_exe_reqs_1_bits_uop_is_amo          (_iregister_read_io_exe_reqs_1_bits_uop_is_amo),
    .io_exe_reqs_1_bits_uop_uses_ldq        (_iregister_read_io_exe_reqs_1_bits_uop_uses_ldq),
    .io_exe_reqs_1_bits_uop_uses_stq        (_iregister_read_io_exe_reqs_1_bits_uop_uses_stq),
    .io_exe_reqs_1_bits_uop_is_sys_pc2epc   (_iregister_read_io_exe_reqs_1_bits_uop_is_sys_pc2epc),
    .io_exe_reqs_1_bits_uop_is_unique       (_iregister_read_io_exe_reqs_1_bits_uop_is_unique),
    .io_exe_reqs_1_bits_uop_flush_on_commit (_iregister_read_io_exe_reqs_1_bits_uop_flush_on_commit),
    .io_exe_reqs_1_bits_uop_ldst_is_rs1     (_iregister_read_io_exe_reqs_1_bits_uop_ldst_is_rs1),
    .io_exe_reqs_1_bits_uop_ldst            (_iregister_read_io_exe_reqs_1_bits_uop_ldst),
    .io_exe_reqs_1_bits_uop_lrs1            (_iregister_read_io_exe_reqs_1_bits_uop_lrs1),
    .io_exe_reqs_1_bits_uop_lrs2            (_iregister_read_io_exe_reqs_1_bits_uop_lrs2),
    .io_exe_reqs_1_bits_uop_lrs3            (_iregister_read_io_exe_reqs_1_bits_uop_lrs3),
    .io_exe_reqs_1_bits_uop_ldst_val        (_iregister_read_io_exe_reqs_1_bits_uop_ldst_val),
    .io_exe_reqs_1_bits_uop_dst_rtype       (_iregister_read_io_exe_reqs_1_bits_uop_dst_rtype),
    .io_exe_reqs_1_bits_uop_lrs1_rtype      (_iregister_read_io_exe_reqs_1_bits_uop_lrs1_rtype),
    .io_exe_reqs_1_bits_uop_lrs2_rtype      (_iregister_read_io_exe_reqs_1_bits_uop_lrs2_rtype),
    .io_exe_reqs_1_bits_uop_frs3_en         (_iregister_read_io_exe_reqs_1_bits_uop_frs3_en),
    .io_exe_reqs_1_bits_uop_fp_val          (_iregister_read_io_exe_reqs_1_bits_uop_fp_val),
    .io_exe_reqs_1_bits_uop_fp_single       (_iregister_read_io_exe_reqs_1_bits_uop_fp_single),
    .io_exe_reqs_1_bits_uop_xcpt_pf_if      (_iregister_read_io_exe_reqs_1_bits_uop_xcpt_pf_if),
    .io_exe_reqs_1_bits_uop_xcpt_ae_if      (_iregister_read_io_exe_reqs_1_bits_uop_xcpt_ae_if),
    .io_exe_reqs_1_bits_uop_xcpt_ma_if      (_iregister_read_io_exe_reqs_1_bits_uop_xcpt_ma_if),
    .io_exe_reqs_1_bits_uop_bp_debug_if     (_iregister_read_io_exe_reqs_1_bits_uop_bp_debug_if),
    .io_exe_reqs_1_bits_uop_bp_xcpt_if      (_iregister_read_io_exe_reqs_1_bits_uop_bp_xcpt_if),
    .io_exe_reqs_1_bits_uop_debug_fsrc      (_iregister_read_io_exe_reqs_1_bits_uop_debug_fsrc),
    .io_exe_reqs_1_bits_uop_debug_tsrc      (_iregister_read_io_exe_reqs_1_bits_uop_debug_tsrc),
    .io_exe_reqs_1_bits_rs1_data            (_iregister_read_io_exe_reqs_1_bits_rs1_data),
    .io_exe_reqs_1_bits_rs2_data            (_iregister_read_io_exe_reqs_1_bits_rs2_data),
    .io_exe_reqs_2_valid                    (_iregister_read_io_exe_reqs_2_valid),
    .io_exe_reqs_2_bits_uop_uopc            (_iregister_read_io_exe_reqs_2_bits_uop_uopc),
    .io_exe_reqs_2_bits_uop_is_rvc          (_iregister_read_io_exe_reqs_2_bits_uop_is_rvc),
    .io_exe_reqs_2_bits_uop_fu_code         (_iregister_read_io_exe_reqs_2_bits_uop_fu_code),
    .io_exe_reqs_2_bits_uop_ctrl_br_type    (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_br_type),
    .io_exe_reqs_2_bits_uop_ctrl_op1_sel    (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_op1_sel),
    .io_exe_reqs_2_bits_uop_ctrl_op2_sel    (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_op2_sel),
    .io_exe_reqs_2_bits_uop_ctrl_imm_sel    (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_imm_sel),
    .io_exe_reqs_2_bits_uop_ctrl_op_fcn     (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_op_fcn),
    .io_exe_reqs_2_bits_uop_ctrl_fcn_dw     (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_fcn_dw),
    .io_exe_reqs_2_bits_uop_ctrl_csr_cmd    (_iregister_read_io_exe_reqs_2_bits_uop_ctrl_csr_cmd),
    .io_exe_reqs_2_bits_uop_is_br           (_iregister_read_io_exe_reqs_2_bits_uop_is_br),
    .io_exe_reqs_2_bits_uop_is_jalr         (_iregister_read_io_exe_reqs_2_bits_uop_is_jalr),
    .io_exe_reqs_2_bits_uop_is_jal          (_iregister_read_io_exe_reqs_2_bits_uop_is_jal),
    .io_exe_reqs_2_bits_uop_is_sfb          (_iregister_read_io_exe_reqs_2_bits_uop_is_sfb),
    .io_exe_reqs_2_bits_uop_br_mask         (_iregister_read_io_exe_reqs_2_bits_uop_br_mask),
    .io_exe_reqs_2_bits_uop_br_tag          (_iregister_read_io_exe_reqs_2_bits_uop_br_tag),
    .io_exe_reqs_2_bits_uop_ftq_idx         (_iregister_read_io_exe_reqs_2_bits_uop_ftq_idx),
    .io_exe_reqs_2_bits_uop_edge_inst       (_iregister_read_io_exe_reqs_2_bits_uop_edge_inst),
    .io_exe_reqs_2_bits_uop_pc_lob          (_iregister_read_io_exe_reqs_2_bits_uop_pc_lob),
    .io_exe_reqs_2_bits_uop_taken           (_iregister_read_io_exe_reqs_2_bits_uop_taken),
    .io_exe_reqs_2_bits_uop_imm_packed      (_iregister_read_io_exe_reqs_2_bits_uop_imm_packed),
    .io_exe_reqs_2_bits_uop_rob_idx         (_iregister_read_io_exe_reqs_2_bits_uop_rob_idx),
    .io_exe_reqs_2_bits_uop_ldq_idx         (_iregister_read_io_exe_reqs_2_bits_uop_ldq_idx),
    .io_exe_reqs_2_bits_uop_stq_idx         (_iregister_read_io_exe_reqs_2_bits_uop_stq_idx),
    .io_exe_reqs_2_bits_uop_pdst            (_iregister_read_io_exe_reqs_2_bits_uop_pdst),
    .io_exe_reqs_2_bits_uop_prs1            (_iregister_read_io_exe_reqs_2_bits_uop_prs1),
    .io_exe_reqs_2_bits_uop_bypassable      (_iregister_read_io_exe_reqs_2_bits_uop_bypassable),
    .io_exe_reqs_2_bits_uop_is_amo          (_iregister_read_io_exe_reqs_2_bits_uop_is_amo),
    .io_exe_reqs_2_bits_uop_uses_stq        (_iregister_read_io_exe_reqs_2_bits_uop_uses_stq),
    .io_exe_reqs_2_bits_uop_dst_rtype       (_iregister_read_io_exe_reqs_2_bits_uop_dst_rtype),
    .io_exe_reqs_2_bits_rs1_data            (_iregister_read_io_exe_reqs_2_bits_rs1_data),
    .io_exe_reqs_2_bits_rs2_data            (_iregister_read_io_exe_reqs_2_bits_rs2_data)
  );
  Rob_boom rob (	// @[core.scala:139:32]
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_valids_0                (dis_fire_0),	// @[core.scala:707:62]
    .io_enq_valids_1                (dis_fire_1),	// @[core.scala:707:62]
    .io_enq_uops_0_uopc             (_rename_stage_io_ren2_uops_0_uopc),	// @[core.scala:99:32]
    .io_enq_uops_0_debug_inst       (_rename_stage_io_ren2_uops_0_debug_inst),	// @[core.scala:99:32]
    .io_enq_uops_0_is_rvc           (_rename_stage_io_ren2_uops_0_is_rvc),	// @[core.scala:99:32]
    .io_enq_uops_0_is_br            (_rename_stage_io_ren2_uops_0_is_br),	// @[core.scala:99:32]
    .io_enq_uops_0_is_jalr          (_rename_stage_io_ren2_uops_0_is_jalr),	// @[core.scala:99:32]
    .io_enq_uops_0_is_jal           (_rename_stage_io_ren2_uops_0_is_jal),	// @[core.scala:99:32]
    .io_enq_uops_0_br_mask          (_rename_stage_io_ren2_uops_0_br_mask),	// @[core.scala:99:32]
    .io_enq_uops_0_ftq_idx          (_rename_stage_io_ren2_uops_0_ftq_idx),	// @[core.scala:99:32]
    .io_enq_uops_0_edge_inst        (_rename_stage_io_ren2_uops_0_edge_inst),	// @[core.scala:99:32]
    .io_enq_uops_0_pc_lob           (_rename_stage_io_ren2_uops_0_pc_lob),	// @[core.scala:99:32]
    .io_enq_uops_0_rob_idx          (dis_uops_0_rob_idx),	// @[core.scala:742:27]
    .io_enq_uops_0_pdst             (dis_uops_0_pdst),	// @[core.scala:652:28]
    .io_enq_uops_0_stale_pdst       (dis_uops_0_stale_pdst),	// @[core.scala:655:34]
    .io_enq_uops_0_exception        (_rename_stage_io_ren2_uops_0_exception),	// @[core.scala:99:32]
    .io_enq_uops_0_exc_cause        (_rename_stage_io_ren2_uops_0_exc_cause),	// @[core.scala:99:32]
    .io_enq_uops_0_is_fence         (_rename_stage_io_ren2_uops_0_is_fence),	// @[core.scala:99:32]
    .io_enq_uops_0_is_fencei        (_rename_stage_io_ren2_uops_0_is_fencei),	// @[core.scala:99:32]
    .io_enq_uops_0_uses_ldq         (_rename_stage_io_ren2_uops_0_uses_ldq),	// @[core.scala:99:32]
    .io_enq_uops_0_uses_stq         (_rename_stage_io_ren2_uops_0_uses_stq),	// @[core.scala:99:32]
    .io_enq_uops_0_is_sys_pc2epc    (_rename_stage_io_ren2_uops_0_is_sys_pc2epc),	// @[core.scala:99:32]
    .io_enq_uops_0_is_unique        (_rename_stage_io_ren2_uops_0_is_unique),	// @[core.scala:99:32]
    .io_enq_uops_0_flush_on_commit  (_rename_stage_io_ren2_uops_0_flush_on_commit),	// @[core.scala:99:32]
    .io_enq_uops_0_ldst             (_rename_stage_io_ren2_uops_0_ldst),	// @[core.scala:99:32]
    .io_enq_uops_0_ldst_val         (_rename_stage_io_ren2_uops_0_ldst_val),	// @[core.scala:99:32]
    .io_enq_uops_0_dst_rtype        (_rename_stage_io_ren2_uops_0_dst_rtype),	// @[core.scala:99:32]
    .io_enq_uops_0_fp_val           (_rename_stage_io_ren2_uops_0_fp_val),	// @[core.scala:99:32]
    .io_enq_uops_0_debug_fsrc       (_rename_stage_io_ren2_uops_0_debug_fsrc),	// @[core.scala:99:32]
    .io_enq_uops_1_uopc             (_rename_stage_io_ren2_uops_1_uopc),	// @[core.scala:99:32]
    .io_enq_uops_1_debug_inst       (_rename_stage_io_ren2_uops_1_debug_inst),	// @[core.scala:99:32]
    .io_enq_uops_1_is_rvc           (_rename_stage_io_ren2_uops_1_is_rvc),	// @[core.scala:99:32]
    .io_enq_uops_1_is_br            (_rename_stage_io_ren2_uops_1_is_br),	// @[core.scala:99:32]
    .io_enq_uops_1_is_jalr          (_rename_stage_io_ren2_uops_1_is_jalr),	// @[core.scala:99:32]
    .io_enq_uops_1_is_jal           (_rename_stage_io_ren2_uops_1_is_jal),	// @[core.scala:99:32]
    .io_enq_uops_1_br_mask          (_rename_stage_io_ren2_uops_1_br_mask),	// @[core.scala:99:32]
    .io_enq_uops_1_ftq_idx          (_rename_stage_io_ren2_uops_1_ftq_idx),	// @[core.scala:99:32]
    .io_enq_uops_1_edge_inst        (_rename_stage_io_ren2_uops_1_edge_inst),	// @[core.scala:99:32]
    .io_enq_uops_1_pc_lob           (_rename_stage_io_ren2_uops_1_pc_lob),	// @[core.scala:99:32]
    .io_enq_uops_1_rob_idx          (dis_uops_1_rob_idx),	// @[core.scala:742:27]
    .io_enq_uops_1_pdst             (dis_uops_1_pdst),	// @[core.scala:652:28]
    .io_enq_uops_1_stale_pdst       (dis_uops_1_stale_pdst),	// @[core.scala:655:34]
    .io_enq_uops_1_exception        (_rename_stage_io_ren2_uops_1_exception),	// @[core.scala:99:32]
    .io_enq_uops_1_exc_cause        (_rename_stage_io_ren2_uops_1_exc_cause),	// @[core.scala:99:32]
    .io_enq_uops_1_is_fence         (_rename_stage_io_ren2_uops_1_is_fence),	// @[core.scala:99:32]
    .io_enq_uops_1_is_fencei        (_rename_stage_io_ren2_uops_1_is_fencei),	// @[core.scala:99:32]
    .io_enq_uops_1_uses_ldq         (_rename_stage_io_ren2_uops_1_uses_ldq),	// @[core.scala:99:32]
    .io_enq_uops_1_uses_stq         (_rename_stage_io_ren2_uops_1_uses_stq),	// @[core.scala:99:32]
    .io_enq_uops_1_is_sys_pc2epc    (_rename_stage_io_ren2_uops_1_is_sys_pc2epc),	// @[core.scala:99:32]
    .io_enq_uops_1_is_unique        (_rename_stage_io_ren2_uops_1_is_unique),	// @[core.scala:99:32]
    .io_enq_uops_1_flush_on_commit  (_rename_stage_io_ren2_uops_1_flush_on_commit),	// @[core.scala:99:32]
    .io_enq_uops_1_ldst             (_rename_stage_io_ren2_uops_1_ldst),	// @[core.scala:99:32]
    .io_enq_uops_1_ldst_val         (_rename_stage_io_ren2_uops_1_ldst_val),	// @[core.scala:99:32]
    .io_enq_uops_1_dst_rtype        (_rename_stage_io_ren2_uops_1_dst_rtype),	// @[core.scala:99:32]
    .io_enq_uops_1_fp_val           (_rename_stage_io_ren2_uops_1_fp_val),	// @[core.scala:99:32]
    .io_enq_uops_1_debug_fsrc       (_rename_stage_io_ren2_uops_1_debug_fsrc),	// @[core.scala:99:32]
    .io_enq_partial_stall           (dis_stalls_1),	// @[core.scala:706:62]
    .io_xcpt_fetch_pc               (io_ifu_get_pc_0_pc),
    .io_brupdate_b1_resolve_mask    (b1_resolve_mask),	// @[core.scala:195:72]
    .io_brupdate_b1_mispredict_mask (b1_mispredict_mask),	// @[core.scala:196:93]
    .io_brupdate_b2_uop_rob_idx     (b2_uop_rob_idx),	// @[core.scala:186:18]
    .io_brupdate_b2_mispredict      (b2_mispredict),	// @[core.scala:186:18]
    .io_wb_resps_0_valid            (_ll_wbarb_io_out_valid & ~(_ll_wbarb_io_out_bits_uop_uses_stq & ~_ll_wbarb_io_out_bits_uop_is_amo)),	// @[core.scala:128:32, :1205:{54,57,75,78}]
    .io_wb_resps_0_bits_uop_rob_idx (_ll_wbarb_io_out_bits_uop_rob_idx),	// @[core.scala:128:32]
    .io_wb_resps_0_bits_uop_pdst    (_ll_wbarb_io_out_bits_uop_pdst),	// @[core.scala:128:32]
    .io_wb_resps_0_bits_predicated  (_ll_wbarb_io_out_bits_predicated),	// @[core.scala:128:32]
    .io_wb_resps_1_valid            (_jmp_unit_io_iresp_valid & ~(_jmp_unit_io_iresp_bits_uop_uses_stq & ~_jmp_unit_io_iresp_bits_uop_is_amo)),	// @[core.scala:1226:{48,51,69,72}, execution-units.scala:119:32]
    .io_wb_resps_1_bits_uop_rob_idx (_jmp_unit_io_iresp_bits_uop_rob_idx),	// @[execution-units.scala:119:32]
    .io_wb_resps_1_bits_uop_pdst    (_jmp_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_wb_resps_2_valid            (_csr_exe_unit_io_iresp_valid & ~(_csr_exe_unit_io_iresp_bits_uop_uses_stq & ~_csr_exe_unit_io_iresp_bits_uop_is_amo)),	// @[core.scala:1226:{48,51,69,72}, execution-units.scala:119:32]
    .io_wb_resps_2_bits_uop_rob_idx (_csr_exe_unit_io_iresp_bits_uop_rob_idx),	// @[execution-units.scala:119:32]
    .io_wb_resps_2_bits_uop_pdst    (_csr_exe_unit_io_iresp_bits_uop_pdst),	// @[execution-units.scala:119:32]
    .io_wb_resps_3_valid            (_fp_pipeline_io_wakeups_0_valid),	// @[core.scala:76:37]
    .io_wb_resps_3_bits_uop_rob_idx (_fp_pipeline_io_wakeups_0_bits_uop_rob_idx),	// @[core.scala:76:37]
    .io_wb_resps_3_bits_uop_pdst    (_fp_pipeline_io_wakeups_0_bits_uop_pdst),	// @[core.scala:76:37]
    .io_wb_resps_3_bits_predicated  (_fp_pipeline_io_wakeups_0_bits_predicated),	// @[core.scala:76:37]
    .io_wb_resps_4_valid            (_fp_pipeline_io_wakeups_1_valid),	// @[core.scala:76:37]
    .io_wb_resps_4_bits_uop_rob_idx (_fp_pipeline_io_wakeups_1_bits_uop_rob_idx),	// @[core.scala:76:37]
    .io_wb_resps_4_bits_uop_pdst    (_fp_pipeline_io_wakeups_1_bits_uop_pdst),	// @[core.scala:76:37]
    .io_lsu_clr_bsy_0_valid         (io_lsu_clr_bsy_0_valid),
    .io_lsu_clr_bsy_0_bits          (io_lsu_clr_bsy_0_bits),
    .io_lsu_clr_bsy_1_valid         (io_lsu_clr_bsy_1_valid),
    .io_lsu_clr_bsy_1_bits          (io_lsu_clr_bsy_1_bits),
    .io_debug_wb_valids_0           (_ll_wbarb_io_out_valid & _ll_wbarb_io_out_bits_uop_dst_rtype != 2'h2),	// @[core.scala:128:32, :1207:{54,74}]
    .io_debug_wb_valids_1           (_jmp_unit_io_iresp_valid & _rob_io_debug_wb_valids_1_T & _rob_io_debug_wb_valids_1_T_2),	// @[core.scala:828:57, :1228:66, execution-units.scala:119:32, micro-op.scala:149:36]
    .io_debug_wb_valids_2           (_csr_exe_unit_io_iresp_valid & _rob_io_debug_wb_valids_2_T & _rob_io_debug_wb_valids_2_T_2),	// @[core.scala:828:57, :1228:66, execution-units.scala:119:32, micro-op.scala:149:36]
    .io_debug_wb_valids_3           (_fp_pipeline_io_wakeups_0_valid),	// @[core.scala:76:37]
    .io_debug_wb_valids_4           (_fp_pipeline_io_wakeups_1_valid),	// @[core.scala:76:37]
    .io_debug_wb_wdata_0            (_ll_wbarb_io_out_bits_data),	// @[core.scala:128:32]
    .io_debug_wb_wdata_1            (_jmp_unit_io_iresp_bits_data[63:0]),	// @[core.scala:1157:50, execution-units.scala:119:32]
    .io_debug_wb_wdata_2            (_GEN_2),	// @[core.scala:1155:56]
    .io_debug_wb_wdata_3            (_fp_pipeline_io_debug_wb_wdata_0[63:0]),	// @[core.scala:76:37, :1250:34]
    .io_debug_wb_wdata_4            (_fp_pipeline_io_debug_wb_wdata_1[63:0]),	// @[core.scala:76:37, :1250:34]
    .io_fflags_0_valid              (_fp_pipeline_io_wakeups_0_bits_fflags_valid),	// @[core.scala:76:37]
    .io_fflags_0_bits_uop_rob_idx   (_fp_pipeline_io_wakeups_0_bits_fflags_bits_uop_rob_idx),	// @[core.scala:76:37]
    .io_fflags_0_bits_flags         (_fp_pipeline_io_wakeups_0_bits_fflags_bits_flags),	// @[core.scala:76:37]
    .io_fflags_1_valid              (_fp_pipeline_io_wakeups_1_bits_fflags_valid),	// @[core.scala:76:37]
    .io_fflags_1_bits_uop_rob_idx   (_fp_pipeline_io_wakeups_1_bits_fflags_bits_uop_rob_idx),	// @[core.scala:76:37]
    .io_fflags_1_bits_flags         (_fp_pipeline_io_wakeups_1_bits_fflags_bits_flags),	// @[core.scala:76:37]
    .io_lxcpt_valid                 (io_lsu_lxcpt_valid),
    .io_lxcpt_bits_uop_br_mask      (io_lsu_lxcpt_bits_uop_br_mask),
    .io_lxcpt_bits_uop_rob_idx      (io_lsu_lxcpt_bits_uop_rob_idx),
    .io_lxcpt_bits_cause            (io_lsu_lxcpt_bits_cause),
    .io_lxcpt_bits_badvaddr         (io_lsu_lxcpt_bits_badvaddr),
    .io_csr_stall                   (_csr_io_csr_stall),	// @[core.scala:267:19]
    .io_rob_tail_idx                (_rob_io_rob_tail_idx),
    .io_rob_head_idx                (_rob_io_rob_head_idx),
    .io_commit_valids_0             (_rob_io_commit_valids_0),
    .io_commit_valids_1             (_rob_io_commit_valids_1),
    .io_commit_arch_valids_0        (_rob_io_commit_arch_valids_0),
    .io_commit_arch_valids_1        (_rob_io_commit_arch_valids_1),
    .io_commit_uops_0_is_rvc        (_rob_io_commit_uops_0_is_rvc),
    .io_commit_uops_0_is_br         (_rob_io_commit_uops_0_is_br),
    .io_commit_uops_0_is_jalr       (_rob_io_commit_uops_0_is_jalr),
    .io_commit_uops_0_is_jal        (_rob_io_commit_uops_0_is_jal),
    .io_commit_uops_0_ftq_idx       (_rob_io_commit_uops_0_ftq_idx),
    .io_commit_uops_0_edge_inst     (_rob_io_commit_uops_0_edge_inst),
    .io_commit_uops_0_pc_lob        (_rob_io_commit_uops_0_pc_lob),
    .io_commit_uops_0_pdst          (_rob_io_commit_uops_0_pdst),
    .io_commit_uops_0_stale_pdst    (_rob_io_commit_uops_0_stale_pdst),
    .io_commit_uops_0_is_fencei     (_rob_io_commit_uops_0_is_fencei),
    .io_commit_uops_0_uses_ldq      (io_lsu_commit_uops_0_uses_ldq),
    .io_commit_uops_0_uses_stq      (io_lsu_commit_uops_0_uses_stq),
    .io_commit_uops_0_ldst          (_rob_io_commit_uops_0_ldst),
    .io_commit_uops_0_ldst_val      (_rob_io_commit_uops_0_ldst_val),
    .io_commit_uops_0_dst_rtype     (_rob_io_commit_uops_0_dst_rtype),
    .io_commit_uops_0_debug_fsrc    (_rob_io_commit_uops_0_debug_fsrc),
    .io_commit_uops_1_is_rvc        (_rob_io_commit_uops_1_is_rvc),
    .io_commit_uops_1_is_br         (_rob_io_commit_uops_1_is_br),
    .io_commit_uops_1_is_jalr       (_rob_io_commit_uops_1_is_jalr),
    .io_commit_uops_1_is_jal        (_rob_io_commit_uops_1_is_jal),
    .io_commit_uops_1_ftq_idx       (_rob_io_commit_uops_1_ftq_idx),
    .io_commit_uops_1_edge_inst     (_rob_io_commit_uops_1_edge_inst),
    .io_commit_uops_1_pc_lob        (_rob_io_commit_uops_1_pc_lob),
    .io_commit_uops_1_pdst          (_rob_io_commit_uops_1_pdst),
    .io_commit_uops_1_stale_pdst    (_rob_io_commit_uops_1_stale_pdst),
    .io_commit_uops_1_is_fencei     (_rob_io_commit_uops_1_is_fencei),
    .io_commit_uops_1_uses_ldq      (io_lsu_commit_uops_1_uses_ldq),
    .io_commit_uops_1_uses_stq      (io_lsu_commit_uops_1_uses_stq),
    .io_commit_uops_1_ldst          (_rob_io_commit_uops_1_ldst),
    .io_commit_uops_1_ldst_val      (_rob_io_commit_uops_1_ldst_val),
    .io_commit_uops_1_dst_rtype     (_rob_io_commit_uops_1_dst_rtype),
    .io_commit_uops_1_debug_fsrc    (_rob_io_commit_uops_1_debug_fsrc),
    .io_commit_fflags_valid         (_rob_io_commit_fflags_valid),
    .io_commit_fflags_bits          (_rob_io_commit_fflags_bits),
    .io_commit_debug_insts_0        (_rob_io_commit_debug_insts_0),
    .io_commit_debug_insts_1        (_rob_io_commit_debug_insts_1),
    .io_commit_rbk_valids_0         (_rob_io_commit_rbk_valids_0),
    .io_commit_rbk_valids_1         (_rob_io_commit_rbk_valids_1),
    .io_commit_rollback             (_rob_io_commit_rollback),
    .io_commit_debug_wdata_0        (_rob_io_commit_debug_wdata_0),
    .io_commit_debug_wdata_1        (_rob_io_commit_debug_wdata_1),
    .io_com_load_is_at_rob_head     (io_lsu_commit_load_at_rob_head),
    .io_com_xcpt_valid              (_rob_io_com_xcpt_valid),
    .io_com_xcpt_bits_ftq_idx       (_rob_io_com_xcpt_bits_ftq_idx),
    .io_com_xcpt_bits_edge_inst     (_rob_io_com_xcpt_bits_edge_inst),
    .io_com_xcpt_bits_pc_lob        (_rob_io_com_xcpt_bits_pc_lob),
    .io_com_xcpt_bits_cause         (_rob_io_com_xcpt_bits_cause),
    .io_com_xcpt_bits_badvaddr      (_rob_io_com_xcpt_bits_badvaddr),
    .io_flush_valid                 (_rob_io_flush_valid),
    .io_flush_bits_ftq_idx          (_rob_io_flush_bits_ftq_idx),
    .io_flush_bits_edge_inst        (_rob_io_flush_bits_edge_inst),
    .io_flush_bits_is_rvc           (_rob_io_flush_bits_is_rvc),
    .io_flush_bits_pc_lob           (_rob_io_flush_bits_pc_lob),
    .io_flush_bits_flush_typ        (_rob_io_flush_bits_flush_typ),
    .io_empty                       (_rob_io_empty),
    .io_ready                       (_rob_io_ready),
    .io_flush_frontend              (_rob_io_flush_frontend)
  );
  CSRFile_boom csr (	// @[core.scala:267:19]
    .clock                      (clock),
    .reset                      (reset),
    .io_ungated_clock           (clock),
    .io_interrupts_debug        (io_interrupts_debug),
    .io_interrupts_mtip         (io_interrupts_mtip),
    .io_interrupts_msip         (io_interrupts_msip),
    .io_interrupts_meip         (io_interrupts_meip),
    .io_interrupts_seip         (io_interrupts_seip),
    .io_hartid                  (io_hartid),
    .io_rw_addr                 (_csr_exe_unit_io_iresp_bits_uop_csr_addr),	// @[execution-units.scala:119:32]
    .io_rw_cmd                  (_csr_exe_unit_io_iresp_bits_uop_ctrl_csr_cmd & {_csr_exe_unit_io_iresp_valid, 2'h3}),	// @[CSR.scala:168:{9,15}, execution-units.scala:119:32, package.scala:33:86]
    .io_rw_wdata                (_csr_exe_unit_io_iresp_bits_data[63:0]),	// @[core.scala:999:25, execution-units.scala:119:32]
    .io_decode_0_inst           (_decode_units_0_io_csr_decode_inst),	// @[core.scala:97:79]
    .io_decode_1_inst           (_decode_units_1_io_csr_decode_inst),	// @[core.scala:97:79]
    .io_exception               (csr_io_exception_REG),	// @[core.scala:1004:30]
    .io_retire                  (csr_io_retire_REG),	// @[core.scala:1003:30]
    .io_cause                   (csr_io_cause_REG),	// @[core.scala:1011:30]
    .io_pc                      (~(~io_ifu_get_pc_0_com_pc | 40'h3F) + {34'h0, csr_io_pc_REG} - {38'h0, csr_io_pc_REG_1, 1'h0}),	// @[core.scala:411:36, :419:33, :1008:{22,31}, :1009:{22,35}, util.scala:237:{5,7,11}]
    .io_tval                    (tval_valid ? csr_io_tval_REG : 40'h0),	// @[core.scala:1014:37, :1027:21, :1028:12]
    .io_fcsr_flags_valid        (_rob_io_commit_fflags_valid),	// @[core.scala:139:32]
    .io_fcsr_flags_bits         (_rob_io_commit_fflags_bits),	// @[core.scala:139:32]
    .io_set_fs_dirty            (_rob_io_commit_fflags_valid),	// @[core.scala:139:32]
    .io_counters_0_inc          ({1'h0, csr_io_counters_0_inc_REG}),	// @[core.scala:276:{40,50}]
    .io_counters_1_inc          ({1'h0, csr_io_counters_1_inc_REG}),	// @[core.scala:276:{40,50}]
    .io_counters_2_inc          ({1'h0, csr_io_counters_2_inc_REG}),	// @[core.scala:276:{40,50}]
    .io_counters_3_inc          ({1'h0, csr_io_counters_3_inc_REG}),	// @[core.scala:276:{40,50}]
    .io_counters_4_inc          ({1'h0, csr_io_counters_4_inc_REG}),	// @[core.scala:276:{40,50}]
    .io_counters_5_inc          ({1'h0, csr_io_counters_5_inc_REG}),	// @[core.scala:276:{40,50}]
    .io_rw_rdata                (_csr_io_rw_rdata),
    .io_decode_0_fp_illegal     (_csr_io_decode_0_fp_illegal),
    .io_decode_0_read_illegal   (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal  (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush    (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal (_csr_io_decode_0_system_illegal),
    .io_decode_1_fp_illegal     (_csr_io_decode_1_fp_illegal),
    .io_decode_1_read_illegal   (_csr_io_decode_1_read_illegal),
    .io_decode_1_write_illegal  (_csr_io_decode_1_write_illegal),
    .io_decode_1_write_flush    (_csr_io_decode_1_write_flush),
    .io_decode_1_system_illegal (_csr_io_decode_1_system_illegal),
    .io_csr_stall               (_csr_io_csr_stall),
    .io_singleStep              (_csr_io_singleStep),
    .io_status_debug            (_csr_io_status_debug),
    .io_status_dprv             (io_ptw_status_dprv),
    .io_status_prv              (_csr_io_status_prv),
    .io_status_mxr              (io_ptw_status_mxr),
    .io_status_sum              (io_ptw_status_sum),
    .io_ptbr_mode               (io_ptw_ptbr_mode),
    .io_ptbr_ppn                (io_ptw_ptbr_ppn),
    .io_evec                    (_csr_io_evec),
    .io_time                    (io_trace_time),
    .io_fcsr_rm                 (_csr_io_fcsr_rm),
    .io_interrupt               (_csr_io_interrupt),
    .io_interrupt_cause         (_csr_io_interrupt_cause),
    .io_pmp_0_cfg_l             (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a             (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x             (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w             (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r             (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr              (io_ptw_pmp_0_addr),
    .io_pmp_0_mask              (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l             (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a             (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x             (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w             (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r             (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr              (io_ptw_pmp_1_addr),
    .io_pmp_1_mask              (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l             (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a             (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x             (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w             (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r             (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr              (io_ptw_pmp_2_addr),
    .io_pmp_2_mask              (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l             (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a             (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x             (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w             (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r             (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr              (io_ptw_pmp_3_addr),
    .io_pmp_3_mask              (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l             (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a             (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x             (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w             (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r             (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr              (io_ptw_pmp_4_addr),
    .io_pmp_4_mask              (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l             (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a             (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x             (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w             (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r             (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr              (io_ptw_pmp_5_addr),
    .io_pmp_5_mask              (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l             (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a             (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x             (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w             (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r             (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr              (io_ptw_pmp_6_addr),
    .io_pmp_6_mask              (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l             (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a             (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x             (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w             (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r             (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr              (io_ptw_pmp_7_addr),
    .io_pmp_7_mask              (io_ptw_pmp_7_mask),
    .io_counters_0_eventSel     (_csr_io_counters_0_eventSel),
    .io_counters_1_eventSel     (_csr_io_counters_1_eventSel),
    .io_counters_2_eventSel     (_csr_io_counters_2_eventSel),
    .io_counters_3_eventSel     (_csr_io_counters_3_eventSel),
    .io_counters_4_eventSel     (_csr_io_counters_4_eventSel),
    .io_counters_5_eventSel     (_csr_io_counters_5_eventSel),
    .io_customCSRs_0_value      (_csr_io_customCSRs_0_value)
  );
  Arbiter_19_boom ftq_arb (	// @[core.scala:519:23]
    .io_in_0_valid (_rob_io_flush_valid),	// @[core.scala:139:32]
    .io_in_0_bits  (_rob_io_flush_bits_ftq_idx),	// @[core.scala:139:32]
    .io_in_1_valid (jmp_pc_req_valid_REG),	// @[core.scala:532:30]
    .io_in_1_bits  (jmp_pc_req_bits_REG),	// @[core.scala:533:30]
    .io_in_2_bits  (dec_xcpts_0 ? _decode_units_0_io_deq_uop_ftq_idx : _decode_units_1_io_deq_uop_ftq_idx),	// @[core.scala:97:79, :545:24, :559:71]
    .io_in_2_ready (_ftq_arb_io_in_2_ready),
    .io_out_bits   (io_ifu_get_pc_0_ftq_idx)
  );
  assign io_ifu_fetchpacket_ready = dec_ready;	// @[core.scala:575:58]
  assign io_ifu_get_pc_1_ftq_idx = use_this_mispredict_1 ? brinfos_1_uop_ftq_idx : brinfos_0_uop_ftq_idx;	// @[core.scala:178:20, :202:47, :206:28]
  assign io_ifu_debug_ftq_idx_0 = _rob_io_commit_uops_0_ftq_idx;	// @[core.scala:139:32]
  assign io_ifu_debug_ftq_idx_1 = _rob_io_commit_uops_1_ftq_idx;	// @[core.scala:139:32]
  assign io_ifu_sfence_valid = io_ifu_sfence_REG_valid;	// @[core.scala:469:31]
  assign io_ifu_sfence_bits_rs1 = io_ifu_sfence_REG_bits_rs1;	// @[core.scala:469:31]
  assign io_ifu_sfence_bits_rs2 = io_ifu_sfence_REG_bits_rs2;	// @[core.scala:469:31]
  assign io_ifu_sfence_bits_addr = io_ifu_sfence_REG_bits_addr;	// @[core.scala:469:31]
  assign io_ifu_brupdate_b2_uop_ftq_idx = b2_uop_ftq_idx;	// @[core.scala:186:18]
  assign io_ifu_brupdate_b2_uop_pc_lob = b2_uop_pc_lob;	// @[core.scala:186:18]
  assign io_ifu_brupdate_b2_mispredict = b2_mispredict;	// @[core.scala:186:18]
  assign io_ifu_brupdate_b2_taken = b2_taken;	// @[core.scala:186:18]
  assign io_ifu_redirect_flush = _io_ifu_redirect_flush_output;	// @[core.scala:394:38, :396:27, :417:72, :428:29, :453:78]
  assign io_ifu_redirect_val = REG | _T_13;	// @[core.scala:394:{16,38}, :395:27, :417:{39,72}]
  assign io_ifu_redirect_pc = REG ? (flush_typ[0] ? (flush_typ == 3'h3 ? io_ifu_redirect_pc_REG_1 : _csr_io_evec) : flush_typ == 3'h2 ? flush_pc : flush_pc + {37'h0, flush_pc_next_REG ? 3'h2 : 3'h4}) : b2_pc_sel == 2'h0 ? npc : b2_cfi_type == 3'h3 ? b2_jalr_target : uop_maybe_pc + {{19{b2_target_offset[20]}}, b2_target_offset} + {{39{b2_uop_edge_inst}}, 1'h0};	// @[core.scala:186:18, :267:19, :394:{16,38}, :397:28, :403:45, :404:{27,33,44}, :405:41, :410:23, :411:{36,41,49}, :412:{26,32}, :417:72, :419:33, :420:28, :422:{43,71}, :424:{22,44}, :425:{32,52}, rob.scala:165:40, :166:40]
  assign io_ifu_redirect_ftq_idx = REG ? io_ifu_redirect_ftq_idx_REG : b2_uop_ftq_idx;	// @[core.scala:186:18, :394:{16,38}, :416:{29,39}, :417:72]
  assign io_ifu_redirect_ghist_old_history = REG ? 64'h0 : use_same_ghist ? io_ifu_get_pc_1_ghist_old_history : _next_ghist_new_history_old_history_T_1 ? {io_ifu_get_pc_1_ghist_old_history[62:0], 1'h1} : (|(io_ifu_get_pc_1_entry_br_mask & (next_ghist_cfi_idx_oh | {1'h0, &(b2_uop_pc_lob[2:1]), _GEN_1[1], _GEN_1[0] | (&(b2_uop_pc_lob[2:1]))}) & ~(_next_ghist_new_history_old_history_T_1 ? next_ghist_cfi_idx_oh : 4'h0))) | io_ifu_get_pc_1_ghist_current_saw_branch_not_taken ? {io_ifu_get_pc_1_ghist_old_history[62:0], 1'h0} : io_ifu_get_pc_1_ghist_old_history;	// @[OneHot.scala:57:35, core.scala:186:18, :394:{16,38}, :402:27, :417:72, :431:46, :448:35, frontend.scala:90:39, :91:{69,73,84}, :98:{53,61}, :99:{37,91}, :100:37, package.scala:33:86, util.scala:373:{29,45}]
  assign io_ifu_redirect_ghist_current_saw_branch_not_taken = REG | use_same_ghist;	// @[core.scala:394:{16,38}, :402:27, :417:72, :431:46]
  assign io_ifu_redirect_ghist_new_saw_branch_not_taken = ~REG & use_same_ghist & io_ifu_get_pc_1_ghist_new_saw_branch_not_taken;	// @[core.scala:394:{16,38}, :402:27, :417:72, :431:46]
  assign io_ifu_redirect_ghist_new_saw_branch_taken = ~REG & use_same_ghist & io_ifu_get_pc_1_ghist_new_saw_branch_taken;	// @[core.scala:394:{16,38}, :402:27, :417:72, :431:46]
  assign io_ifu_redirect_ghist_ras_idx = REG ? io_ifu_get_pc_0_entry_ras_idx : use_same_ghist ? io_ifu_get_pc_1_ghist_ras_idx : io_ifu_get_pc_1_entry_cfi_is_call & _next_ghist_T_3 ? io_ifu_get_pc_1_ghist_ras_idx + 5'h1 : io_ifu_get_pc_1_entry_cfi_is_ret & _next_ghist_T_3 ? io_ifu_get_pc_1_ghist_ras_idx - 5'h1 : io_ifu_get_pc_1_ghist_ras_idx;	// @[core.scala:394:{16,38}, :402:27, :417:72, :431:46, :444:{29,55}, :445:29, :448:35, frontend.scala:124:31, :125:31, util.scala:203:14, :220:14]
  assign io_ifu_commit_valid = REG_3 | _T_16 | _rob_io_com_xcpt_valid;	// @[core.scala:139:32, :459:{23,55}, :731:{16,94}, :732:25]
  assign io_ifu_commit_bits = {27'h0, REG_3 ? io_ifu_commit_bits_REG : _rob_io_com_xcpt_valid ? _rob_io_com_xcpt_bits_ftq_idx : 1'h1 - ~_rob_io_commit_valids_1 ? _rob_io_commit_uops_1_ftq_idx : _rob_io_commit_uops_0_ftq_idx};	// @[Mux.scala:47:70, core.scala:139:32, :458:42, :460:{23,29}, :731:{16,94}, :733:{25,35}]
  assign io_ifu_flush_icache = _rob_io_commit_arch_valids_0 & _rob_io_commit_uops_0_is_fencei | io_ifu_flush_icache_REG | _rob_io_commit_arch_valids_1 & _rob_io_commit_uops_1_is_fencei | io_ifu_flush_icache_REG_1;	// @[core.scala:139:32, :381:35, :382:13, :383:13]
  assign io_ptw_sfence_valid = io_ifu_sfence_REG_valid;	// @[core.scala:469:31]
  assign io_ptw_sfence_bits_rs1 = io_ifu_sfence_REG_bits_rs1;	// @[core.scala:469:31]
  assign io_ptw_sfence_bits_rs2 = io_ifu_sfence_REG_bits_rs2;	// @[core.scala:469:31]
  assign io_ptw_sfence_bits_addr = io_ifu_sfence_REG_bits_addr;	// @[core.scala:469:31]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[core.scala:267:19]
  assign io_ptw_status_prv = _csr_io_status_prv;	// @[core.scala:267:19]
  assign io_lsu_exe_0_req_bits_sfence_valid = _mem_units_0_io_lsu_io_req_bits_sfence_valid;	// @[execution-units.scala:108:30]
  assign io_lsu_exe_0_req_bits_sfence_bits_rs1 = _mem_units_0_io_lsu_io_req_bits_sfence_bits_rs1;	// @[execution-units.scala:108:30]
  assign io_lsu_exe_0_req_bits_sfence_bits_rs2 = _mem_units_0_io_lsu_io_req_bits_sfence_bits_rs2;	// @[execution-units.scala:108:30]
  assign io_lsu_exe_0_req_bits_sfence_bits_addr = _mem_units_0_io_lsu_io_req_bits_sfence_bits_addr;	// @[execution-units.scala:108:30]
  assign io_lsu_dis_uops_0_valid = dis_fire_0;	// @[core.scala:707:62]
  assign io_lsu_dis_uops_0_bits_uopc = _rename_stage_io_ren2_uops_0_uopc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_inst = _rename_stage_io_ren2_uops_0_inst;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_debug_inst = _rename_stage_io_ren2_uops_0_debug_inst;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_rvc = _rename_stage_io_ren2_uops_0_is_rvc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_debug_pc = _rename_stage_io_ren2_uops_0_debug_pc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_iq_type = _rename_stage_io_ren2_uops_0_iq_type;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_fu_code = _rename_stage_io_ren2_uops_0_fu_code;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_br = _rename_stage_io_ren2_uops_0_is_br;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_jalr = _rename_stage_io_ren2_uops_0_is_jalr;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_jal = _rename_stage_io_ren2_uops_0_is_jal;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_sfb = _rename_stage_io_ren2_uops_0_is_sfb;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_br_mask = _rename_stage_io_ren2_uops_0_br_mask;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_br_tag = _rename_stage_io_ren2_uops_0_br_tag;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_ftq_idx = _rename_stage_io_ren2_uops_0_ftq_idx;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_edge_inst = _rename_stage_io_ren2_uops_0_edge_inst;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_pc_lob = _rename_stage_io_ren2_uops_0_pc_lob;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_taken = _rename_stage_io_ren2_uops_0_taken;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_imm_packed = _rename_stage_io_ren2_uops_0_imm_packed;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_csr_addr = _rename_stage_io_ren2_uops_0_csr_addr;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_rob_idx = dis_uops_0_rob_idx;	// @[core.scala:742:27]
  assign io_lsu_dis_uops_0_bits_ldq_idx = io_lsu_dis_ldq_idx_0;
  assign io_lsu_dis_uops_0_bits_stq_idx = io_lsu_dis_stq_idx_0;
  assign io_lsu_dis_uops_0_bits_rxq_idx = _rename_stage_io_ren2_uops_0_rxq_idx;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_pdst = dis_uops_0_pdst;	// @[core.scala:652:28]
  assign io_lsu_dis_uops_0_bits_prs1 = dis_uops_0_prs1;	// @[core.scala:647:28]
  assign io_lsu_dis_uops_0_bits_prs2 = dis_uops_0_prs2;	// @[core.scala:649:28]
  assign io_lsu_dis_uops_0_bits_prs3 = _fp_rename_stage_io_ren2_uops_0_prs3;	// @[core.scala:100:46]
  assign io_lsu_dis_uops_0_bits_prs1_busy = dis_uops_0_prs1_busy;	// @[core.scala:657:85]
  assign io_lsu_dis_uops_0_bits_prs2_busy = dis_uops_0_prs2_busy;	// @[core.scala:659:85]
  assign io_lsu_dis_uops_0_bits_prs3_busy = dis_uops_0_prs3_busy;	// @[core.scala:661:46]
  assign io_lsu_dis_uops_0_bits_stale_pdst = dis_uops_0_stale_pdst;	// @[core.scala:655:34]
  assign io_lsu_dis_uops_0_bits_exception = _rename_stage_io_ren2_uops_0_exception;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_exc_cause = _rename_stage_io_ren2_uops_0_exc_cause;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_bypassable = _rename_stage_io_ren2_uops_0_bypassable;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_mem_cmd = _rename_stage_io_ren2_uops_0_mem_cmd;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_mem_size = _rename_stage_io_ren2_uops_0_mem_size;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_mem_signed = _rename_stage_io_ren2_uops_0_mem_signed;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_fence = _rename_stage_io_ren2_uops_0_is_fence;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_fencei = _rename_stage_io_ren2_uops_0_is_fencei;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_amo = _rename_stage_io_ren2_uops_0_is_amo;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_uses_ldq = _rename_stage_io_ren2_uops_0_uses_ldq;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_uses_stq = _rename_stage_io_ren2_uops_0_uses_stq;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_sys_pc2epc = _rename_stage_io_ren2_uops_0_is_sys_pc2epc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_is_unique = _rename_stage_io_ren2_uops_0_is_unique;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_flush_on_commit = _rename_stage_io_ren2_uops_0_flush_on_commit;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_ldst_is_rs1 = _rename_stage_io_ren2_uops_0_ldst_is_rs1;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_ldst = _rename_stage_io_ren2_uops_0_ldst;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_lrs1 = _rename_stage_io_ren2_uops_0_lrs1;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_lrs2 = _rename_stage_io_ren2_uops_0_lrs2;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_lrs3 = _rename_stage_io_ren2_uops_0_lrs3;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_ldst_val = _rename_stage_io_ren2_uops_0_ldst_val;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_dst_rtype = _rename_stage_io_ren2_uops_0_dst_rtype;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_lrs1_rtype = _rename_stage_io_ren2_uops_0_lrs1_rtype;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_lrs2_rtype = _rename_stage_io_ren2_uops_0_lrs2_rtype;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_frs3_en = _rename_stage_io_ren2_uops_0_frs3_en;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_fp_val = _rename_stage_io_ren2_uops_0_fp_val;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_fp_single = _rename_stage_io_ren2_uops_0_fp_single;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_xcpt_pf_if = _rename_stage_io_ren2_uops_0_xcpt_pf_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_xcpt_ae_if = _rename_stage_io_ren2_uops_0_xcpt_ae_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_xcpt_ma_if = _rename_stage_io_ren2_uops_0_xcpt_ma_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_bp_debug_if = _rename_stage_io_ren2_uops_0_bp_debug_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_bp_xcpt_if = _rename_stage_io_ren2_uops_0_bp_xcpt_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_debug_fsrc = _rename_stage_io_ren2_uops_0_debug_fsrc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_0_bits_debug_tsrc = _rename_stage_io_ren2_uops_0_debug_tsrc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_valid = dis_fire_1;	// @[core.scala:707:62]
  assign io_lsu_dis_uops_1_bits_uopc = _rename_stage_io_ren2_uops_1_uopc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_inst = _rename_stage_io_ren2_uops_1_inst;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_debug_inst = _rename_stage_io_ren2_uops_1_debug_inst;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_rvc = _rename_stage_io_ren2_uops_1_is_rvc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_debug_pc = _rename_stage_io_ren2_uops_1_debug_pc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_iq_type = _rename_stage_io_ren2_uops_1_iq_type;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_fu_code = _rename_stage_io_ren2_uops_1_fu_code;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_br = _rename_stage_io_ren2_uops_1_is_br;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_jalr = _rename_stage_io_ren2_uops_1_is_jalr;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_jal = _rename_stage_io_ren2_uops_1_is_jal;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_sfb = _rename_stage_io_ren2_uops_1_is_sfb;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_br_mask = _rename_stage_io_ren2_uops_1_br_mask;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_br_tag = _rename_stage_io_ren2_uops_1_br_tag;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_ftq_idx = _rename_stage_io_ren2_uops_1_ftq_idx;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_edge_inst = _rename_stage_io_ren2_uops_1_edge_inst;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_pc_lob = _rename_stage_io_ren2_uops_1_pc_lob;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_taken = _rename_stage_io_ren2_uops_1_taken;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_imm_packed = _rename_stage_io_ren2_uops_1_imm_packed;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_csr_addr = _rename_stage_io_ren2_uops_1_csr_addr;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_rob_idx = dis_uops_1_rob_idx;	// @[core.scala:742:27]
  assign io_lsu_dis_uops_1_bits_ldq_idx = io_lsu_dis_ldq_idx_1;
  assign io_lsu_dis_uops_1_bits_stq_idx = io_lsu_dis_stq_idx_1;
  assign io_lsu_dis_uops_1_bits_rxq_idx = _rename_stage_io_ren2_uops_1_rxq_idx;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_pdst = dis_uops_1_pdst;	// @[core.scala:652:28]
  assign io_lsu_dis_uops_1_bits_prs1 = dis_uops_1_prs1;	// @[core.scala:647:28]
  assign io_lsu_dis_uops_1_bits_prs2 = dis_uops_1_prs2;	// @[core.scala:649:28]
  assign io_lsu_dis_uops_1_bits_prs3 = _fp_rename_stage_io_ren2_uops_1_prs3;	// @[core.scala:100:46]
  assign io_lsu_dis_uops_1_bits_prs1_busy = dis_uops_1_prs1_busy;	// @[core.scala:657:85]
  assign io_lsu_dis_uops_1_bits_prs2_busy = dis_uops_1_prs2_busy;	// @[core.scala:659:85]
  assign io_lsu_dis_uops_1_bits_prs3_busy = dis_uops_1_prs3_busy;	// @[core.scala:661:46]
  assign io_lsu_dis_uops_1_bits_stale_pdst = dis_uops_1_stale_pdst;	// @[core.scala:655:34]
  assign io_lsu_dis_uops_1_bits_exception = _rename_stage_io_ren2_uops_1_exception;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_exc_cause = _rename_stage_io_ren2_uops_1_exc_cause;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_bypassable = _rename_stage_io_ren2_uops_1_bypassable;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_mem_cmd = _rename_stage_io_ren2_uops_1_mem_cmd;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_mem_size = _rename_stage_io_ren2_uops_1_mem_size;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_mem_signed = _rename_stage_io_ren2_uops_1_mem_signed;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_fence = _rename_stage_io_ren2_uops_1_is_fence;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_fencei = _rename_stage_io_ren2_uops_1_is_fencei;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_amo = _rename_stage_io_ren2_uops_1_is_amo;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_uses_ldq = _rename_stage_io_ren2_uops_1_uses_ldq;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_uses_stq = _rename_stage_io_ren2_uops_1_uses_stq;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_sys_pc2epc = _rename_stage_io_ren2_uops_1_is_sys_pc2epc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_is_unique = _rename_stage_io_ren2_uops_1_is_unique;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_flush_on_commit = _rename_stage_io_ren2_uops_1_flush_on_commit;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_ldst_is_rs1 = _rename_stage_io_ren2_uops_1_ldst_is_rs1;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_ldst = _rename_stage_io_ren2_uops_1_ldst;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_lrs1 = _rename_stage_io_ren2_uops_1_lrs1;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_lrs2 = _rename_stage_io_ren2_uops_1_lrs2;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_lrs3 = _rename_stage_io_ren2_uops_1_lrs3;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_ldst_val = _rename_stage_io_ren2_uops_1_ldst_val;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_dst_rtype = _rename_stage_io_ren2_uops_1_dst_rtype;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_lrs1_rtype = _rename_stage_io_ren2_uops_1_lrs1_rtype;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_lrs2_rtype = _rename_stage_io_ren2_uops_1_lrs2_rtype;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_frs3_en = _rename_stage_io_ren2_uops_1_frs3_en;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_fp_val = _rename_stage_io_ren2_uops_1_fp_val;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_fp_single = _rename_stage_io_ren2_uops_1_fp_single;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_xcpt_pf_if = _rename_stage_io_ren2_uops_1_xcpt_pf_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_xcpt_ae_if = _rename_stage_io_ren2_uops_1_xcpt_ae_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_xcpt_ma_if = _rename_stage_io_ren2_uops_1_xcpt_ma_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_bp_debug_if = _rename_stage_io_ren2_uops_1_bp_debug_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_bp_xcpt_if = _rename_stage_io_ren2_uops_1_bp_xcpt_if;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_debug_fsrc = _rename_stage_io_ren2_uops_1_debug_fsrc;	// @[core.scala:99:32]
  assign io_lsu_dis_uops_1_bits_debug_tsrc = _rename_stage_io_ren2_uops_1_debug_tsrc;	// @[core.scala:99:32]
  assign io_lsu_commit_valids_0 = _rob_io_commit_valids_0;	// @[core.scala:139:32]
  assign io_lsu_commit_valids_1 = _rob_io_commit_valids_1;	// @[core.scala:139:32]
  assign io_lsu_fence_dmem = _rename_stage_io_ren2_mask_0 & wait_for_empty_pipeline_0 | _rename_stage_io_ren2_mask_1 & wait_for_empty_pipeline_1;	// @[core.scala:99:32, :678:112, :704:{86,101}]
  assign io_lsu_brupdate_b1_resolve_mask = b1_resolve_mask;	// @[core.scala:195:72]
  assign io_lsu_brupdate_b1_mispredict_mask = b1_mispredict_mask;	// @[core.scala:196:93]
  assign io_lsu_brupdate_b2_uop_ldq_idx = b2_uop_ldq_idx;	// @[core.scala:186:18]
  assign io_lsu_brupdate_b2_uop_stq_idx = b2_uop_stq_idx;	// @[core.scala:186:18]
  assign io_lsu_brupdate_b2_mispredict = b2_mispredict;	// @[core.scala:186:18]
  assign io_lsu_rob_head_idx = _rob_io_rob_head_idx;	// @[core.scala:139:32]
  assign io_lsu_exception = io_lsu_exception_REG;	// @[core.scala:1112:30]
  assign io_trace_insns_0_valid = io_trace_insns_0_valid_REG;	// @[core.scala:1438:46]
  assign io_trace_insns_0_iaddr = {iaddr[38], iaddr};	// @[core.scala:1444:{20,78}, :1445:36, util.scala:261:46]
  assign io_trace_insns_0_insn = io_trace_insns_0_insn_REG_is_rvc ? {16'h0, _rob_io_commit_debug_insts_0[15:0]} : _rob_io_commit_debug_insts_0;	// @[Cat.scala:33:92, core.scala:139:32, :1448:{12,44}, :1457:54]
  assign io_trace_insns_0_priv = io_trace_insns_0_priv_REG_1;	// @[core.scala:1472:46]
  assign io_trace_insns_0_exception = io_trace_insns_0_exception_REG;	// @[core.scala:1474:46]
  assign io_trace_insns_0_interrupt = io_trace_insns_0_interrupt_REG;	// @[core.scala:1475:46]
  assign io_trace_insns_0_cause = io_trace_insns_0_cause_REG;	// @[core.scala:1476:46]
  assign io_trace_insns_0_tval = io_trace_insns_0_tval_REG;	// @[core.scala:1477:46]
  assign io_trace_insns_0_wdata = io_trace_insns_0_wdata_REG;	// @[core.scala:1458:49]
  assign io_trace_insns_1_valid = io_trace_insns_1_valid_REG;	// @[core.scala:1438:46]
  assign io_trace_insns_1_iaddr = {iaddr_1[38], iaddr_1};	// @[core.scala:1444:{20,78}, :1445:36, util.scala:261:46]
  assign io_trace_insns_1_insn = io_trace_insns_1_insn_REG_is_rvc ? {16'h0, _rob_io_commit_debug_insts_1[15:0]} : _rob_io_commit_debug_insts_1;	// @[Cat.scala:33:92, core.scala:139:32, :1448:{12,44}, :1457:54]
  assign io_trace_insns_1_priv = io_trace_insns_1_priv_REG_1;	// @[core.scala:1472:46]
  assign io_trace_insns_1_exception = 1'h0;
  assign io_trace_insns_1_interrupt = 1'h0;
  assign io_trace_insns_1_cause = io_trace_insns_1_cause_REG;	// @[core.scala:1476:46]
  assign io_trace_insns_1_tval = io_trace_insns_1_tval_REG;	// @[core.scala:1477:46]
  assign io_trace_insns_1_wdata = io_trace_insns_1_wdata_REG;	// @[core.scala:1458:49]
  assign io_trace_custom_rob_empty = _rob_io_empty;	// @[core.scala:139:32]
endmodule

