=====
SETUP
1.226
17.063
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.063
=====
SETUP
1.226
17.063
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
17.063
=====
SETUP
1.257
17.032
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.032
=====
SETUP
1.257
17.032
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
17.032
=====
SETUP
1.289
17.000
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
17.000
=====
SETUP
1.441
16.848
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
16.848
=====
SETUP
1.441
16.848
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
16.848
=====
SETUP
1.473
16.816
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
16.816
=====
SETUP
1.520
16.769
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
16.769
=====
SETUP
1.657
16.632
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
16.632
=====
SETUP
1.657
16.632
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.830
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.243
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.706
15.255
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.257
15.719
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.721
16.270
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
16.632
=====
SETUP
2.122
16.167
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1005_s6
12.757
13.274
u_v9958/u_v9958_core/ff_vram_access_address_13_s2
14.068
14.521
u_v9958/u_v9958_core/ff_vram_access_address_16_s2
15.043
15.592
u_v9958/u_v9958_core/ff_vram_access_address_14_s0
16.167
=====
SETUP
2.154
16.135
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1005_s6
12.757
13.274
u_v9958/u_v9958_core/ff_vram_access_address_13_s2
14.068
14.521
u_v9958/u_v9958_core/ff_vram_access_address_16_s2
15.043
15.592
u_v9958/u_v9958_core/ff_vram_access_address_15_s0
16.135
=====
SETUP
2.183
16.107
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1005_s6
12.757
13.274
u_v9958/u_v9958_core/ff_vram_access_address_13_s2
14.068
14.521
u_v9958/u_v9958_core/ff_vram_access_address_16_s2
15.043
15.592
u_v9958/u_v9958_core/ff_vram_access_address_16_s0
16.107
=====
SETUP
2.209
16.080
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1005_s6
12.757
13.274
u_v9958/u_v9958_core/n1008_s2
14.831
15.284
u_v9958/u_v9958_core/n1008_s1
15.531
16.080
u_v9958/u_v9958_core/ff_vram_access_address_10_s0
16.080
=====
SETUP
2.655
15.635
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.281
8.798
u_v9958/u_v9958_core/u_vdp_command/n190_s5
9.220
9.737
u_v9958/u_v9958_core/u_vdp_command/n190_s0
10.673
11.190
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.608
12.125
u_v9958/u_v9958_core/u_vdp_command/n965_s
12.813
13.184
u_v9958/u_v9958_core/u_vdp_command/n964_s
13.184
13.220
u_v9958/u_v9958_core/u_vdp_command/n963_s
13.220
13.255
u_v9958/u_v9958_core/u_vdp_command/n962_s
13.255
13.290
u_v9958/u_v9958_core/u_vdp_command/n961_s
13.290
13.325
u_v9958/u_v9958_core/u_vdp_command/n960_s
13.325
13.795
u_v9958/u_v9958_core/u_vdp_command/n1577_s22
14.451
15.000
u_v9958/u_v9958_core/u_vdp_command/n1577_s21
15.173
15.635
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_6_s0
15.635
=====
SETUP
2.706
15.583
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.281
8.798
u_v9958/u_v9958_core/u_vdp_command/n190_s5
9.220
9.737
u_v9958/u_v9958_core/u_vdp_command/n190_s0
10.673
11.190
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.608
12.125
u_v9958/u_v9958_core/u_vdp_command/n965_s
12.813
13.184
u_v9958/u_v9958_core/u_vdp_command/n964_s
13.184
13.220
u_v9958/u_v9958_core/u_vdp_command/n963_s
13.220
13.255
u_v9958/u_v9958_core/u_vdp_command/n962_s
13.255
13.290
u_v9958/u_v9958_core/u_vdp_command/n961_s
13.290
13.325
u_v9958/u_v9958_core/u_vdp_command/n960_s
13.325
13.360
u_v9958/u_v9958_core/u_vdp_command/n959_s
13.360
13.396
u_v9958/u_v9958_core/u_vdp_command/n958_s
13.396
13.866
u_v9958/u_v9958_core/u_vdp_command/n1575_s22
14.550
15.120
u_v9958/u_v9958_core/u_vdp_command/n1575_s21
15.121
15.583
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_8_s0
15.583
=====
SETUP
2.743
15.546
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.281
8.798
u_v9958/u_v9958_core/u_vdp_command/n190_s5
9.220
9.737
u_v9958/u_v9958_core/u_vdp_command/n190_s0
10.673
11.190
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.608
12.125
u_v9958/u_v9958_core/u_vdp_command/n724_s
12.785
13.156
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.156
13.192
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.192
13.227
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.227
13.262
u_v9958/u_v9958_core/u_vdp_command/n720_s
13.262
13.297
u_v9958/u_v9958_core/u_vdp_command/n719_s
13.297
13.332
u_v9958/u_v9958_core/u_vdp_command/n718_s
13.332
13.368
u_v9958/u_v9958_core/u_vdp_command/n717_s
13.368
13.838
u_v9958/u_v9958_core/u_vdp_command/n1555_s28
14.008
14.563
u_v9958/u_v9958_core/u_vdp_command/n1555_s26
14.976
15.546
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
15.546
=====
SETUP
2.761
15.528
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1005_s6
12.757
13.274
u_v9958/u_v9958_core/n1010_s2
14.583
14.954
u_v9958/u_v9958_core/n1010_s1
14.958
15.528
u_v9958/u_v9958_core/ff_vram_access_address_8_s0
15.528
=====
SETUP
2.762
15.527
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.281
8.798
u_v9958/u_v9958_core/u_vdp_command/n190_s5
9.220
9.737
u_v9958/u_v9958_core/u_vdp_command/n190_s0
10.673
11.190
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.608
12.125
u_v9958/u_v9958_core/u_vdp_command/n965_s
12.813
13.184
u_v9958/u_v9958_core/u_vdp_command/n964_s
13.184
13.220
u_v9958/u_v9958_core/u_vdp_command/n963_s
13.220
13.255
u_v9958/u_v9958_core/u_vdp_command/n962_s
13.255
13.290
u_v9958/u_v9958_core/u_vdp_command/n961_s
13.290
13.325
u_v9958/u_v9958_core/u_vdp_command/n960_s
13.325
13.360
u_v9958/u_v9958_core/u_vdp_command/n959_s
13.360
13.830
u_v9958/u_v9958_core/u_vdp_command/n1576_s22
14.515
14.977
u_v9958/u_v9958_core/u_vdp_command/n1576_s21
14.978
15.527
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_7_s0
15.527
=====
SETUP
2.796
15.493
18.289
u_v9958/u_v9958_core/u_vdp_command/vdp_command_processor.ff_read_x_low_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n306_s7
7.849
8.404
u_v9958/u_v9958_core/u_vdp_command/n306_s5
8.404
8.507
u_v9958/u_v9958_core/u_vdp_command/n314_s1
9.411
9.873
u_v9958/u_v9958_core/u_vdp_command/n314_s0
9.874
10.429
u_v9958/u_v9958_core/u_vdp_command/n702_s0
11.402
11.951
u_v9958/u_v9958_core/u_vdp_command/n703_s0
11.951
11.986
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.986
12.022
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.022
12.057
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.057
12.092
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.092
12.127
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.127
12.162
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.162
12.198
u_v9958/u_v9958_core/u_vdp_command/n1790_s21
13.275
13.845
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
14.017
14.479
u_v9958/u_v9958_core/u_vdp_command/n1790_s9
14.481
15.030
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
15.031
15.493
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
15.493
=====
SETUP
2.845
15.444
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1005_s6
12.757
13.274
u_v9958/u_v9958_core/n1006_s5
14.068
14.585
u_v9958/u_v9958_core/n1006_s1
14.982
15.444
u_v9958/u_v9958_core/ff_vram_access_address_12_s0
15.444
=====
SETUP
2.876
15.413
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1008_s6
12.290
12.845
u_v9958/u_v9958_core/n1049_s5
14.121
14.670
u_v9958/u_v9958_core/n1049_s2
14.843
15.413
u_v9958/u_v9958_core/ff_vram_address_0_s0
15.413
=====
SETUP
2.927
15.362
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1008_s6
12.290
12.845
u_v9958/u_v9958_core/n1034_s5
14.029
14.400
u_v9958/u_v9958_core/n1034_s2
14.813
15.362
u_v9958/u_v9958_core/ff_vram_address_15_s0
15.362
=====
SETUP
2.940
15.349
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.578
9.095
u_v9958/u_v9958_core/n524_s8
10.140
10.695
u_v9958/u_v9958_core/n524_s5
11.622
12.075
u_v9958/u_v9958_core/n1008_s6
12.290
12.845
u_v9958/u_v9958_core/n1005_s5
14.036
14.606
u_v9958/u_v9958_core/n1005_s3
14.779
15.349
u_v9958/u_v9958_core/ff_vram_access_address_13_s0
15.349
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_r_in_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_block_ram_ff_block_ram_0_1_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_r_in_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_block_ram_ff_block_ram_0_1_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_b_in_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_block_ram_ff_block_ram_0_1_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_b_in_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_block_ram_ff_block_ram_0_1_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_b_in_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_g_in_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_register/ff_palette_data_g_in_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_ram/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_color_3_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_color_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.491
=====
HOLD
0.344
6.630
6.286
u_debugger/ff_rom_address_4_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.630
=====
HOLD
0.353
6.639
6.286
u_debugger/ff_rom_address_8_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.639
=====
HOLD
0.355
6.641
6.286
u_debugger/ff_rom_address_9_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.641
=====
HOLD
0.355
6.641
6.286
u_debugger/ff_rom_address_9_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.641
=====
HOLD
0.355
6.641
6.286
u_debugger/ff_rom_address_7_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.641
=====
HOLD
0.357
6.643
6.286
u_debugger/ff_rom_address_7_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.643
=====
HOLD
0.366
6.652
6.286
u_debugger/ff_rom_address_7_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_7_s
6.652
=====
HOLD
0.366
6.652
6.286
u_debugger/ff_rom_address_7_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_1_s
6.652
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/n1010_s0
6.373
6.605
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/n1031_s0
6.373
6.605
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_sprite/ff_draw_x_8_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/n1726_s0
6.373
6.605
u_v9958/u_v9958_core/u_sprite/ff_draw_x_8_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/n1918_s3
6.373
6.605
u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_read_address_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_graphic4567/n452_s7
6.373
6.605
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_read_address_2_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_read_address_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_graphic4567/n450_s7
6.373
6.605
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_read_address_4_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_read_address_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_graphic4567/n449_s7
6.373
6.605
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_read_address_5_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_graphic4567/n366_s3
6.373
6.605
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_6_s0
6.605
