verilog xil_defaultlib --include "../../../../project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ipshared/d0f7" --include "../../../../project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ipshared/ec67/hdl" \
"../../../bd/I2C_Master_Controler/ip/I2C_Master_Controler_lmb_bram_0/sim/I2C_Master_Controler_lmb_bram_0.v" \
"../../../bd/I2C_Master_Controler/ip/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/I2C_Master_Controler/ip/I2C_Master_Controler_clk_wiz_1_0/I2C_Master_Controler_clk_wiz_1_0.v" \
"../../../bd/I2C_Master_Controler/ip/I2C_Master_Controler_xbar_0/sim/I2C_Master_Controler_xbar_0.v" \
"../../../bd/I2C_Master_Controler/ipshared/b63c/hdl/I2C_Master_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ipshared/d0f7" --include "../../../../project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ipshared/ec67/hdl" \
"../../../bd/I2C_Master_Controler/ipshared/b63c/src/I2C_Master.sv" \

verilog xil_defaultlib --include "../../../../project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ipshared/d0f7" --include "../../../../project_i2C_microblaze.gen/sources_1/bd/I2C_Master_Controler/ipshared/ec67/hdl" \
"../../../bd/I2C_Master_Controler/ipshared/b63c/hdl/I2C_Master_v1_0.v" \
"../../../bd/I2C_Master_Controler/ip/I2C_Master_Controler_I2C_Master_0_6/sim/I2C_Master_Controler_I2C_Master_0_6.v" \
"../../../bd/I2C_Master_Controler/sim/I2C_Master_Controler.v" \

verilog xil_defaultlib "glbl.v"

nosort
