// Seed: 217163944
module module_0 #(
    parameter id_3 = 32'd84
) (
    id_1,
    id_2
);
  output tri0 id_2;
  output wor id_1;
  assign id_1 = -1;
  wire [1 'b0 : -1] _id_3;
  assign id_2 = -1;
  wire [id_3 : -1] id_4;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd6,
    parameter id_4 = 32'd51
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout reg id_6;
  input wire id_5;
  input wire _id_4;
  module_0 modCall_1 (
      id_7,
      id_8
  );
  input logic [7:0] id_3;
  inout wire _id_2;
  input wire id_1;
  always_comb id_6 <= id_3[1];
  wire id_9;
  parameter id_10[id_2 : id_4] = 1;
endmodule
