# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../6th_exercise.srcs/sources_1/new/misc_definitions.vhd" \
"../../../../6th_exercise.srcs/sources_1/new/calc_color.vhd" \
"../../../../6th_exercise.srcs/sources_1/new/dff_matrix.vhd" \
"../../../../6th_exercise.srcs/sources_1/new/calc_part.vhd" \
"../../../../6th_exercise.srcs/sources_1/new/fsm.vhd" \
"../../../../6th_exercise.ip_user_files/bd/debayering/ip/debayering_calc_part_0_0/sim/debayering_calc_part_0_0.vhd" \
"../../../../6th_exercise.ip_user_files/bd/debayering/ip/debayering_fsm_0_0/sim/debayering_fsm_0_0.vhd" \
"../../../../6th_exercise.ip_user_files/bd/debayering/sim/debayering.vhd" \
"../../../../6th_exercise.srcs/sources_1/bd/debayering/hdl/debayering_wrapper.vhd" \
"../../../../6th_exercise.srcs/sim_1/new/sim_debayering.vhd" \

# Do not sort compile order
nosort
