@N: MF248 |Running in 64-bit mode.
@N: MO225 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\controller.v":7:4:7:9|No possible illegal states for state machine state_h.state[3:0],safe FSM implementation is disabled
@N: MO225 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\controller.v":7:4:7:9|No possible illegal states for state machine state_h.state[3:0],safe FSM implementation is disabled
@N: BN362 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\random_gen.v":11:4:11:9|Removing sequential instance randomNumGenetate_1.odd of view:LUCENT.FD1S3AX(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: BN362 :"d:\myducuments\_junior_1\electricsystemdesign\isp_lab3\random_gen.v":11:4:11:9|Removing sequential instance randomNumGenetate_2.odd of view:LUCENT.FD1S3AX(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
