==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:07; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Norm1/src/norm1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.88 seconds. CPU system time: 3.09 seconds. Elapsed time: 9.23 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 186,983 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,224 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,211 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,450 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,642 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,404 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,319 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,319 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,319 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,328 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,270 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,886 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,886 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,886 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,904 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,958 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/norm1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'L17' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:126:6)
INFO: [HLS 214-291] Loop 'L14' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:113:6)
INFO: [HLS 214-291] Loop 'L11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:98:6)
INFO: [HLS 214-291] Loop 'L7' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:80:7)
INFO: [HLS 214-291] Loop 'L4' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:65:7)
INFO: [HLS 214-186] Unrolling loop 'L17' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:126:6) in function 'norm1' completely with a factor of 3 (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L17' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:126:6) in function 'norm1' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L14' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:113:6) in function 'norm1' completely with a factor of 4 (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L14' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:113:6) in function 'norm1' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L11' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:98:6) in function 'norm1' completely with a factor of 5 (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L11' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:98:6) in function 'norm1' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L7' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:80:7) in function 'norm1' completely with a factor of 4 (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L7' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:80:7) in function 'norm1' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'L4' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:65:7) in function 'norm1' completely with a factor of 3 (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'L4' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:65:7) in function 'norm1' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.62.72.82.115)' into 'fp_struct<float>::to_float() const (.59.69.79.112)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.59.69.79.112)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'powf' into 'norm1(float*, float*)' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'inp_image': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:42:11)
INFO: [HLS 214-115] Multiple burst reads of length 69984 and bit width 32 in loop 'L1'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5)
INFO: [HLS 214-115] Multiple burst writes of length 729 and bit width 32 in loop 'L2'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7)
INFO: [HLS 214-115] Multiple burst writes of length 729 and bit width 32 in loop 'L5'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7)
INFO: [HLS 214-115] Multiple burst writes of length 67068 and bit width 32 in loop 'L8'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89:5)
INFO: [HLS 214-115] Multiple burst writes of length 729 and bit width 32 in loop 'L12'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6)
INFO: [HLS 214-115] Multiple burst writes of length 729 and bit width 32 in loop 'L15'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.63 seconds. CPU system time: 3.01 seconds. Elapsed time: 12.29 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:383) automatically.
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.878 GB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:383) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:293:9) to (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:661:3) in function 'pow_reduce::pow_generic<float>'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:291)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_50_1'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50:20) and 'VITIS_LOOP_51_2'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:51:21) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L1'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5) and 'VITIS_LOOP_50_1'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50:20) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L2'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7) and 'L3'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:62:7) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L5'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7) and 'L6'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:77:7) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L9'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92:5) and 'L10'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:95:6) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L12'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6) and 'L13'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:110:6) in function 'norm1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L15'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6) and 'L16'(AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:123:6) in function 'norm1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:50:20) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:49:5) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L2' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:59:7) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L5' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:74:7) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L9' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:92:5) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L8' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:89:5) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L12' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:107:6) in function 'norm1'.
INFO: [XFORM 203-541] Flattening a loop nest 'L15' (AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:120:6) in function 'norm1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'norm1' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.82 seconds; current allocated memory: 4.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L2_L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 65, loop 'L2_L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 4.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln82) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L5_L6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 69, loop 'L5_L6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 4.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L8_L9_L10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln100) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L8_L9_L10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'L8_L9_L10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L12_L13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln115) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L12_L13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 69, loop 'L12_L13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1_Pipeline_L15_L16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L15_L16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 65, loop 'L15_L16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_23ns_32s_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_18ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_23ns_45_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_6ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_4ns_43_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_6ns_47_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43s_25s_67_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_44ns_6ns_50_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_45ns_52_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_8_32_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L2_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L2_L3' pipeline 'L2_L3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L2_L3/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L2_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L5_L6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L5_L6' pipeline 'L5_L6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L5_L6/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L5_L6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L8_L9_L10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L8_L9_L10' pipeline 'L8_L9_L10' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L8_L9_L10/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'norm1_Pipeline_L8_L9_L10' is 47094 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_185_7_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L8_L9_L10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L12_L13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L12_L13' pipeline 'L12_L13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L12_L13/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L12_L13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1_Pipeline_L15_L16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'norm1_Pipeline_L15_L16' pipeline 'L15_L16' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'norm1_Pipeline_L15_L16/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_5ns_5ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1_Pipeline_L15_L16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'norm1/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'norm1/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'norm1/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'norm1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'norm1' is 7206 from HDL expression: ((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm1'.
INFO: [RTMG 210-278] Implementing memory 'norm1_inp_image_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.01 seconds; current allocated memory: 4.878 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.05 seconds; current allocated memory: 4.878 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for norm1.
INFO: [VLOG 209-307] Generating Verilog RTL for norm1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:38; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Alex_Net/norm1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:47; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Norm1/src/norm1.cpp AlexNet-FPGA-implementation/Norm1/src/norm1.h 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Norm1/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Norm2/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: set_top norm2 
INFO: [HLS 200-1510] Running: open_solution -reset norm2 
