--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
64 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[0].Ring/c<1>                 SLICE_X34Y85.D    SLICE_X32Y86.A6  !
 ! Ring[1].Ring/c<1>                 SLICE_X34Y85.A    SLICE_X32Y86.B6  !
 ! Ring[2].Ring/c<1>                 SLICE_X33Y86.A    SLICE_X32Y86.C1  !
 ! Ring[3].Ring/c<1>                 SLICE_X34Y87.B    SLICE_X32Y86.D3  !
 ! Ring[4].Ring/c<1>                 SLICE_X33Y88.C    SLICE_X32Y88.A3  !
 ! Ring[5].Ring/c<1>                 SLICE_X34Y88.A    SLICE_X32Y88.B6  !
 ! Ring[6].Ring/c<1>                 SLICE_X34Y89.B    SLICE_X32Y88.C3  !
 ! Ring[7].Ring/c<1>                 SLICE_X33Y89.B    SLICE_X32Y88.D5  !
 ! Ring[8].Ring/c<1>                 SLICE_X41Y68.D    SLICE_X40Y69.A6  !
 ! Ring[9].Ring/c<1>                 SLICE_X40Y68.C    SLICE_X40Y69.B3  !
 ! Ring[10].Ring/c<1>                SLICE_X40Y70.C    SLICE_X40Y69.C3  !
 ! Ring[11].Ring/c<1>                SLICE_X40Y71.A    SLICE_X40Y69.D4  !
 ! Ring[12].Ring/c<1>                SLICE_X41Y71.C    SLICE_X41Y70.A1  !
 ! Ring[13].Ring/c<1>                SLICE_X39Y70.B    SLICE_X41Y70.B4  !
 ! Ring[14].Ring/c<1>                SLICE_X39Y70.A    SLICE_X41Y70.C5  !
 ! Ring[15].Ring/c<1>                SLICE_X39Y70.C    SLICE_X41Y70.D5  !
 ! Ring[0].Ring/c<1>                 SLICE_X44Y114.B   SLICE_X42Y115.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X43Y115.C   SLICE_X42Y115.B6 !
 ! Ring[2].Ring/c<1>                 SLICE_X43Y114.A   SLICE_X42Y115.C2 !
 ! Ring[3].Ring/c<1>                 SLICE_X45Y116.B   SLICE_X42Y115.D3 !
 ! Ring[4].Ring/c<1>                 SLICE_X45Y118.A   SLICE_X44Y116.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X45Y117.D   SLICE_X44Y116.B1 !
 ! Ring[6].Ring/c<1>                 SLICE_X44Y118.A   SLICE_X44Y116.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X44Y117.B   SLICE_X44Y116.D5 !
 ! Ring[8].Ring/c<1>                 SLICE_X47Y109.D   SLICE_X46Y110.A6 !
 ! Ring[9].Ring/c<1>                 SLICE_X47Y110.C   SLICE_X46Y110.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X46Y111.D   SLICE_X46Y110.C4 !
 ! Ring[11].Ring/c<1>                SLICE_X47Y111.A   SLICE_X46Y110.D2 !
 ! Ring[12].Ring/c<1>                SLICE_X46Y113.D   SLICE_X46Y112.A2 !
 ! Ring[13].Ring/c<1>                SLICE_X47Y111.C   SLICE_X46Y112.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X47Y113.A   SLICE_X46Y112.C2 !
 ! Ring[15].Ring/c<1>                SLICE_X46Y113.C   SLICE_X46Y112.D5 !
 ! Ring[0].Ring/c<1>                 SLICE_X14Y118.A   SLICE_X16Y118.A1 !
 ! Ring[1].Ring/c<1>                 SLICE_X16Y119.B   SLICE_X16Y118.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X14Y119.C   SLICE_X16Y118.C3 !
 ! Ring[3].Ring/c<1>                 SLICE_X14Y119.B   SLICE_X16Y118.D5 !
 ! Ring[4].Ring/c<1>                 SLICE_X18Y118.A   SLICE_X20Y119.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X20Y120.C   SLICE_X20Y119.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X18Y120.C   SLICE_X20Y119.C5 !
 ! Ring[7].Ring/c<1>                 SLICE_X18Y119.D   SLICE_X20Y119.D6 !
 ! Ring[8].Ring/c<1>                 SLICE_X43Y129.B   SLICE_X42Y129.A1 !
 ! Ring[9].Ring/c<1>                 SLICE_X45Y129.A   SLICE_X42Y129.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X46Y131.A   SLICE_X42Y129.C3 !
 ! Ring[11].Ring/c<1>                SLICE_X45Y129.B   SLICE_X42Y129.D2 !
 ! Ring[12].Ring/c<1>                SLICE_X46Y131.B   SLICE_X44Y130.A5 !
 ! Ring[13].Ring/c<1>                SLICE_X45Y130.A   SLICE_X44Y130.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X46Y130.B   SLICE_X44Y130.C2 !
 ! Ring[15].Ring/c<1>                SLICE_X47Y130.A   SLICE_X44Y130.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X0Y84.D     SLICE_X0Y85.A1   !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y85.B     SLICE_X0Y85.B5   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y84.A     SLICE_X0Y85.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y84.D     SLICE_X0Y85.D1   !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y92.D     SLICE_X0Y93.A6   !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y93.D     SLICE_X0Y93.B1   !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y92.C     SLICE_X0Y93.C5   !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y93.C     SLICE_X0Y93.D1   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y85.A     SLICE_X1Y86.A4   !
 ! Ring[13].Ring/c<1>                SLICE_X0Y87.A     SLICE_X1Y86.B2   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y87.B     SLICE_X1Y86.C1   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y86.C     SLICE_X1Y86.D1   !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y96.C     SLICE_X1Y95.A1   !
 ! Ring[5].Ring/c<1>                 SLICE_X0Y92.B     SLICE_X1Y95.B4   !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y96.B     SLICE_X1Y95.C5   !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y95.D     SLICE_X1Y95.D6   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.840ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_0 (SLICE_X92Y70.B1), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.704ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (1.286 - 1.340)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_header_buffer_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y99.DQ      Tcko                  0.450   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_1
    SLICE_X78Y86.D1      net (fanout=144)      2.578   E2M/EC/rx_state<1>
    SLICE_X78Y86.D       Tilo                  0.094   E2M/EC/N1961
                                                       E2M/EC/tx_packet_payload_66_mux00002111
    SLICE_X83Y85.C1      net (fanout=5)        1.024   E2M/EC/N1961
    SLICE_X83Y85.C       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_packet_payload_65_mux0000332
    SLICE_X83Y85.D3      net (fanout=4)        0.590   E2M/EC/N273
    SLICE_X83Y85.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X90Y72.B6      net (fanout=3)        1.055   E2M/EC/N148
    SLICE_X90Y72.B       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X92Y70.B1      net (fanout=48)       1.628   E2M/EC/N1621
    SLICE_X92Y70.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>35
                                                       E2M/EC/tx_header_buffer_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (0.829ns logic, 6.875ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.292ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (1.286 - 1.374)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_4 to E2M/EC/tx_header_buffer_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y100.AQ     Tcko                  0.450   E2M/EC/rx_state<4>
                                                       E2M/EC/rx_state_4
    SLICE_X78Y86.D3      net (fanout=124)      2.166   E2M/EC/rx_state<4>
    SLICE_X78Y86.D       Tilo                  0.094   E2M/EC/N1961
                                                       E2M/EC/tx_packet_payload_66_mux00002111
    SLICE_X83Y85.C1      net (fanout=5)        1.024   E2M/EC/N1961
    SLICE_X83Y85.C       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_packet_payload_65_mux0000332
    SLICE_X83Y85.D3      net (fanout=4)        0.590   E2M/EC/N273
    SLICE_X83Y85.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X90Y72.B6      net (fanout=3)        1.055   E2M/EC/N148
    SLICE_X90Y72.B       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X92Y70.B1      net (fanout=48)       1.628   E2M/EC/N1621
    SLICE_X92Y70.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>35
                                                       E2M/EC/tx_header_buffer_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (0.829ns logic, 6.463ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.243ns (Levels of Logic = 5)
  Clock Path Skew:      -0.115ns (1.286 - 1.401)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y100.DQ     Tcko                  0.450   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X74Y96.B5      net (fanout=132)      1.059   E2M/EC/rx_state<2>
    SLICE_X74Y96.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0038
                                                       E2M/EC/rx_state_cmp_eq00381
    SLICE_X82Y87.B1      net (fanout=33)       1.788   E2M/EC/rx_state_cmp_eq0038
    SLICE_X82Y87.B       Tilo                  0.094   E2M/EC/N186
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X83Y85.D1      net (fanout=8)        0.884   E2M/EC/N186
    SLICE_X83Y85.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X90Y72.B6      net (fanout=3)        1.055   E2M/EC/N148
    SLICE_X90Y72.B       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X92Y70.B1      net (fanout=48)       1.628   E2M/EC/N1621
    SLICE_X92Y70.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>35
                                                       E2M/EC/tx_header_buffer_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (0.829ns logic, 6.414ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_22 (SLICE_X92Y69.B1), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_22 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (1.286 - 1.340)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_header_buffer_dest_add_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y99.DQ      Tcko                  0.450   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_1
    SLICE_X78Y86.D1      net (fanout=144)      2.578   E2M/EC/rx_state<1>
    SLICE_X78Y86.D       Tilo                  0.094   E2M/EC/N1961
                                                       E2M/EC/tx_packet_payload_66_mux00002111
    SLICE_X83Y85.C1      net (fanout=5)        1.024   E2M/EC/N1961
    SLICE_X83Y85.C       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_packet_payload_65_mux0000332
    SLICE_X83Y85.D3      net (fanout=4)        0.590   E2M/EC/N273
    SLICE_X83Y85.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X90Y72.B6      net (fanout=3)        1.055   E2M/EC/N148
    SLICE_X90Y72.B       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X92Y69.B1      net (fanout=48)       1.622   E2M/EC/N1621
    SLICE_X92Y69.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<22>35
                                                       E2M/EC/tx_header_buffer_dest_add_22
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (0.829ns logic, 6.869ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_22 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.286ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (1.286 - 1.374)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_4 to E2M/EC/tx_header_buffer_dest_add_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y100.AQ     Tcko                  0.450   E2M/EC/rx_state<4>
                                                       E2M/EC/rx_state_4
    SLICE_X78Y86.D3      net (fanout=124)      2.166   E2M/EC/rx_state<4>
    SLICE_X78Y86.D       Tilo                  0.094   E2M/EC/N1961
                                                       E2M/EC/tx_packet_payload_66_mux00002111
    SLICE_X83Y85.C1      net (fanout=5)        1.024   E2M/EC/N1961
    SLICE_X83Y85.C       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_packet_payload_65_mux0000332
    SLICE_X83Y85.D3      net (fanout=4)        0.590   E2M/EC/N273
    SLICE_X83Y85.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X90Y72.B6      net (fanout=3)        1.055   E2M/EC/N148
    SLICE_X90Y72.B       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X92Y69.B1      net (fanout=48)       1.622   E2M/EC/N1621
    SLICE_X92Y69.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<22>35
                                                       E2M/EC/tx_header_buffer_dest_add_22
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (0.829ns logic, 6.457ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_22 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.237ns (Levels of Logic = 5)
  Clock Path Skew:      -0.115ns (1.286 - 1.401)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_dest_add_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y100.DQ     Tcko                  0.450   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X74Y96.B5      net (fanout=132)      1.059   E2M/EC/rx_state<2>
    SLICE_X74Y96.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0038
                                                       E2M/EC/rx_state_cmp_eq00381
    SLICE_X82Y87.B1      net (fanout=33)       1.788   E2M/EC/rx_state_cmp_eq0038
    SLICE_X82Y87.B       Tilo                  0.094   E2M/EC/N186
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X83Y85.D1      net (fanout=8)        0.884   E2M/EC/N186
    SLICE_X83Y85.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X90Y72.B6      net (fanout=3)        1.055   E2M/EC/N148
    SLICE_X90Y72.B       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X92Y69.B1      net (fanout=48)       1.622   E2M/EC/N1621
    SLICE_X92Y69.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<22>35
                                                       E2M/EC/tx_header_buffer_dest_add_22
    -------------------------------------------------  ---------------------------
    Total                                      7.237ns (0.829ns logic, 6.408ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_27 (SLICE_X96Y78.A1), 258 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.741ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (1.319 - 1.308)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_2 to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y98.BQ      Tcko                  0.471   E2M/EC/rx_command_counter<2>
                                                       E2M/EC/rx_command_counter_2
    SLICE_X70Y91.B4      net (fanout=17)       1.754   E2M/EC/rx_command_counter<2>
    SLICE_X70Y91.B       Tilo                  0.094   N1141
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X76Y96.A5      net (fanout=17)       1.120   E2M/EC/N143
    SLICE_X76Y96.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000034
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X89Y84.A1      net (fanout=9)        1.473   E2M/EC/N217
    SLICE_X89Y84.A       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X89Y84.B6      net (fanout=1)        0.135   N728
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X96Y78.A1      net (fanout=24)       1.071   E2M/EC/N1631
    SLICE_X96Y78.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (0.948ns logic, 6.793ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.540ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (1.319 - 1.374)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_4 to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y100.AQ     Tcko                  0.450   E2M/EC/rx_state<4>
                                                       E2M/EC/rx_state_4
    SLICE_X76Y96.B1      net (fanout=124)      1.611   E2M/EC/rx_state<4>
    SLICE_X76Y96.B       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000034
                                                       E2M/EC/rx_state_cmp_eq00301
    SLICE_X76Y96.A1      net (fanout=37)       1.083   E2M/EC/rx_state_cmp_eq0030
    SLICE_X76Y96.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000034
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X89Y84.A1      net (fanout=9)        1.473   E2M/EC/N217
    SLICE_X89Y84.A       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X89Y84.B6      net (fanout=1)        0.135   N728
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X96Y78.A1      net (fanout=24)       1.071   E2M/EC/N1631
    SLICE_X96Y78.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (0.927ns logic, 6.613ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.565ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (1.319 - 1.338)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_0 to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y98.AQ      Tcko                  0.450   E2M/EC/rx_command_counter<1>
                                                       E2M/EC/rx_command_counter_0
    SLICE_X70Y91.B6      net (fanout=21)       1.599   E2M/EC/rx_command_counter<0>
    SLICE_X70Y91.B       Tilo                  0.094   N1141
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X76Y96.A5      net (fanout=17)       1.120   E2M/EC/N143
    SLICE_X76Y96.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000034
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X89Y84.A1      net (fanout=9)        1.473   E2M/EC/N217
    SLICE_X89Y84.A       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X89Y84.B6      net (fanout=1)        0.135   N728
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X96Y78.A1      net (fanout=24)       1.071   E2M/EC/N1631
    SLICE_X96Y78.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (0.927ns logic, 6.638ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y20.DIADIU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_13 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.175ns (0.666 - 0.491)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_13 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y104.CQ        Tcko                  0.414   E2M/EC/rx_reg_value<14>
                                                          E2M/EC/rx_reg_value_13
    RAMB36_X2Y20.DIADIU6    net (fanout=3)        0.312   E2M/EC/rx_reg_value<13>
    RAMB36_X2Y20.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.440ns (0.128ns logic, 0.312ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y20.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_address_2 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.670 - 0.494)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_address_2 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y103.CQ        Tcko                  0.414   E2M/EC/rx_reg_address<3>
                                                          E2M/EC/rx_reg_address_2
    RAMB36_X2Y20.ADDRAL7    net (fanout=5)        0.326   E2M/EC/rx_reg_address<2>
    RAMB36_X2Y20.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.446ns (0.120ns logic, 0.326ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X2Y20.ADDRAU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_address_2 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.666 - 0.494)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_address_2 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X71Y103.CQ        Tcko                  0.414   E2M/EC/rx_reg_address<3>
                                                          E2M/EC/rx_reg_address_2
    RAMB36_X2Y20.ADDRAU7    net (fanout=5)        0.326   E2M/EC/rx_reg_address<2>
    RAMB36_X2Y20.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.446ns (0.120ns logic, 0.326ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X1Y19.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.471   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X56Y68.BX      net (fanout=1)        0.313   E2M/delayCtrl0Reset<0>
    SLICE_X56Y68.CLK     Tdick                -0.018   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.453ns logic, 0.313ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.AQ      Tcko                  0.433   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X56Y68.BX      net (fanout=1)        0.288   E2M/delayCtrl0Reset<0>
    SLICE_X56Y68.CLK     Tckdi       (-Th)     0.242   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.191ns logic, 0.288ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<11>/SR
  Logical resource: E2M/delayCtrl0Reset_8/SR
  Location pin: SLICE_X63Y69.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<11>/SR
  Logical resource: E2M/delayCtrl0Reset_8/SR
  Location pin: SLICE_X63Y69.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<11>/SR
  Logical resource: E2M/delayCtrl0Reset_9/SR
  Location pin: SLICE_X63Y69.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7270 paths analyzed, 2114 endpoints analyzed, 85 failing endpoints
 85 timing errors detected. (85 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 441.797ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_3 (SLICE_X12Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -145.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_3 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.268ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -145.759ns (1.878 - 147.637)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X12Y19.D6      net (fanout=2)        0.449   sh/responseReg<3>
    SLICE_X12Y19.CLK     Tas                   0.010   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<3>1
                                                       sh/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.554ns logic, 0.714ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_0 (SLICE_X12Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_0 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.569ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.793ns (1.878 - 146.671)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X12Y19.A6      net (fanout=2)        0.750   sh/responseReg<0>
    SLICE_X12Y19.CLK     Tas                   0.007   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<0>1
                                                       sh/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.551ns logic, 1.018ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_5 (SLICE_X20Y19.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_5 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.214ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.921ns (1.859 - 146.780)
  Source Clock:         sh/testPUF/puf_map/picn/puf6/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf6/FDC1 to sh/outputMemoryWriteData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    SLICE_X25Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf6/puf_out
    SLICE_X25Y19.D       Tilo                  0.094   sh/responseReg<5>
                                                       sh/testPUF/puf_map/picn/puf6/LUT1_inst_2
    SLICE_X20Y19.B5      net (fanout=2)        0.402   sh/responseReg<5>
    SLICE_X20Y19.CLK     Tas                   0.003   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<5>1
                                                       sh/outputMemoryWriteData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.547ns logic, 0.667ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/op_mode_25 (SLICE_X45Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_25 (FF)
  Destination:          sh/op_mode_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.531 - 0.499)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_25 to sh/op_mode_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y102.BQ     Tcko                  0.414   sh/pc_challenge<27>
                                                       sh/pc_challenge_25
    SLICE_X45Y102.BX     net (fanout=2)        0.289   sh/pc_challenge<25>
    SLICE_X45Y102.CLK    Tckdi       (-Th)     0.231   sh/op_mode<27>
                                                       sh/op_mode_25
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.183ns logic, 0.289ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/op_mode_2 (SLICE_X46Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_2 (FF)
  Destination:          sh/op_mode_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.191 - 0.151)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_2 to sh/op_mode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y101.CQ     Tcko                  0.414   sh/pc_challenge<3>
                                                       sh/pc_challenge_2
    SLICE_X46Y100.CX     net (fanout=2)        0.289   sh/pc_challenge<2>
    SLICE_X46Y100.CLK    Tckdi       (-Th)     0.218   sh/op_mode<3>
                                                       sh/op_mode_2
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.196ns logic, 0.289ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/op_mode_0 (SLICE_X46Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_0 (FF)
  Destination:          sh/op_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.191 - 0.151)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_0 to sh/op_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y101.AQ     Tcko                  0.414   sh/pc_challenge<3>
                                                       sh/pc_challenge_0
    SLICE_X46Y100.AX     net (fanout=2)        0.306   sh/pc_challenge<0>
    SLICE_X46Y100.CLK    Tckdi       (-Th)     0.229   sh/op_mode<3>
                                                       sh/op_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.185ns logic, 0.306ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X1Y19.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y19.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.699 - 0.660)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X92Y96.DQ             Tcko                  0.471   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.ENARDENL       net (fanout=2)        0.712   E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.661ns (0.949ns logic, 0.712ns route)
                                                              (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.717 - 0.660)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y96.DQ         Tcko                  0.471   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.ENARDENL   net (fanout=2)        0.712   E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.661ns (0.949ns logic, 0.712ns route)
                                                          (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.581ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.700 - 0.665)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y96.BQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y18.DIBDIL1    net (fanout=3)        0.789   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.581ns (0.792ns logic, 0.789ns route)
                                                          (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.700 - 0.660)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y96.CQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y18.DIBDIL6    net (fanout=3)        0.788   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.580ns (0.792ns logic, 0.788ns route)
                                                          (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.752 - 0.595)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y92.AQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.484   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.503ns (0.019ns logic, 0.484ns route)
                                                          (3.8% logic, 96.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y19.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.771 - 0.614)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y96.DQ         Tcko                  0.433   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.ENARDENL   net (fanout=2)        0.655   E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.693ns (0.038ns logic, 0.655ns route)
                                                          (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.137ns (0.751 - 0.614)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X92Y96.DQ             Tcko                  0.433   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.ENARDENL       net (fanout=2)        0.655   E2M/EC/fifoToSysACERead
    RAMB36_X3Y19.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.693ns (0.038ns logic, 0.655ns route)
                                                              (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_5 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.752 - 0.614)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_5 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y96.BQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_5
    RAMB36_X3Y18.DIBDIL5    net (fanout=3)        0.678   E2M/EC/sysACE_MPADD<5>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.806ns (0.128ns logic, 0.678ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACEToFifoWrite/CLK
  Logical resource: E2M/EC/sysACEToFifoWrite/CK
  Location pin: SLICE_X90Y92.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.829ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.611ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y89.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.445   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (2.384ns logic, 1.445ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.521ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.521ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y89.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.330   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (2.191ns logic, 1.330ns route)
                                                       (62.2% logic, 37.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.912ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.528ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.912ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y93.AQ      Tcko                  0.471   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.488   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (2.424ns logic, 1.488ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.595ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.595ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y93.AQ      Tcko                  0.433   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.369   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (2.226ns logic, 1.369ns route)
                                                       (61.9% logic, 38.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.506ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.654ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y18.DIADIL10   net (fanout=1)        1.252   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.506ns (1.254ns logic, 1.252ns route)
                                                          (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL13), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.740ns (requirement - data path)
  Source:               sysACE_MPDATA<13> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.420ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<13> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    T6.I                    Tiopi                 0.888   sysACE_MPDATA<13>
                                                          sysACE_MPDATA<13>
                                                          E2M/EC/sysACEIO/IOBUF_B13/IBUF
    RAMB36_X3Y18.DIADIL13   net (fanout=1)        1.190   E2M/EC/sysACE_MPDATA_Out<13>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.420ns (1.230ns logic, 1.190ns route)
                                                          (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X91Y92.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X91Y92.A4      net (fanout=2)        0.540   E2M/EC/fromSysACEFifoFull
    SLICE_X91Y92.CLK     Tah         (-Th)     0.197   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.751ns logic, 0.540ns route)
                                                       (58.2% logic, 41.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X90Y92.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.307ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X90Y92.A4      net (fanout=2)        0.556   E2M/EC/fromSysACEFifoFull
    SLICE_X90Y92.CLK     Tah         (-Th)     0.197   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.751ns logic, 0.556ns route)
                                                       (57.5% logic, 42.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.370ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.650   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.417ns (0.767ns logic, 6.650ns route)
                                                           (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.758ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        5.991   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.758ns (0.767ns logic, 5.991ns route)
                                                           (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X4Y24.ADDRAL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.865 - 0.693)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X102Y123.CQ       Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_2
    RAMB36_X4Y24.ADDRAL6    net (fanout=5)        0.458   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<2>
    RAMB36_X4Y24.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.578ns (0.120ns logic, 0.458ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X4Y24.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.865 - 0.693)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X102Y123.DQ       Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3
    RAMB36_X4Y24.ADDRAL7    net (fanout=5)        0.458   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
    RAMB36_X4Y24.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.578ns (0.120ns logic, 0.458ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X4Y24.ADDRAL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.865 - 0.691)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X102Y124.CQ       Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6
    RAMB36_X4Y24.ADDRAL10   net (fanout=5)        0.502   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<6>
    RAMB36_X4Y24.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.622ns (0.120ns logic, 0.502ns route)
                                                          (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X4Y25.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X4Y25.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X4Y24.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.986ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X93Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.986ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y50.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X93Y50.AX      net (fanout=1)        0.544   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X93Y50.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.442ns logic, 0.544ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X94Y43.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y44.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X94Y43.AX      net (fanout=2)        0.524   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X94Y43.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.442ns logic, 0.524ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X94Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y45.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X94Y45.AX      net (fanout=2)        0.505   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X94Y45.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.442ns logic, 0.505ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X95Y45.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y45.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X95Y45.D4      net (fanout=2)        0.335   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X95Y45.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.219ns logic, 0.335ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X99Y53.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y53.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X99Y53.D4      net (fanout=2)        0.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X99Y53.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X94Y44.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y44.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X94Y44.C4      net (fanout=2)        0.353   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X94Y44.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.219ns logic, 0.353ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.151ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X78Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y48.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y58.A3      net (fanout=3)        1.291   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y58.AMUX    Tilo                  0.374   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X78Y59.SR      net (fanout=1)        0.468   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X78Y59.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.392ns logic, 1.759ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X80Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y48.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y57.B3      net (fanout=3)        1.291   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y57.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X80Y57.A5      net (fanout=1)        0.244   N20
    SLICE_X80Y57.CLK     Tas                   0.007   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.572ns logic, 1.535ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y48.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y48.DX      net (fanout=3)        0.475   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y48.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.473ns logic, 0.475ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.651ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y48.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y48.DX      net (fanout=3)        0.437   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y48.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.214ns logic, 0.437ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X80Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.712ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y48.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y57.B3      net (fanout=3)        1.187   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y57.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X80Y57.A5      net (fanout=1)        0.224   N20
    SLICE_X80Y57.CLK     Tah         (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.301ns logic, 1.411ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X78Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y48.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y58.A3      net (fanout=3)        1.188   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X81Y58.AMUX    Tilo                  0.344   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X78Y59.SR      net (fanout=1)        0.430   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X78Y59.CLK     Tcksr       (-Th)    -0.208   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.985ns logic, 1.618ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.869ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X104Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y48.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y48.B4     net (fanout=2)        0.362   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y48.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y40.A2     net (fanout=2)        1.313   N4
    SLICE_X104Y40.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X107Y42.A6     net (fanout=13)       0.613   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X107Y42.A      Tilo                  0.094   N85
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y40.CE     net (fanout=4)        0.623   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y40.CLK    Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.958ns logic, 2.911ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X104Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y48.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y48.B4     net (fanout=2)        0.362   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y48.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y40.A2     net (fanout=2)        1.313   N4
    SLICE_X104Y40.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X107Y42.A6     net (fanout=13)       0.613   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X107Y42.A      Tilo                  0.094   N85
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y40.CE     net (fanout=4)        0.623   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y40.CLK    Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.958ns logic, 2.911ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X104Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y48.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y48.B4     net (fanout=2)        0.362   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y48.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y40.A2     net (fanout=2)        1.313   N4
    SLICE_X104Y40.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X107Y42.A6     net (fanout=13)       0.613   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X107Y42.A      Tilo                  0.094   N85
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y40.CE     net (fanout=4)        0.623   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y40.CLK    Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.958ns logic, 2.911ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X92Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y45.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X92Y45.AX      net (fanout=1)        0.281   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X92Y45.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.178ns logic, 0.281ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X94Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y43.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X94Y43.BX      net (fanout=1)        0.303   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X94Y43.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X95Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y53.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X95Y50.CX      net (fanout=1)        0.411   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X95Y50.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.196ns logic, 0.411ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.198ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X96Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.053ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.626 - 0.689)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y41.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8
    SLICE_X96Y41.AX      net (fanout=1)        0.615   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X96Y41.CLK     Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.053ns (0.438ns logic, 0.615ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X96Y41.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.626 - 0.689)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y41.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X96Y41.CX      net (fanout=1)        0.476   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X96Y41.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.445ns logic, 0.476ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X96Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.902ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.145 - 0.155)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y41.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X96Y40.BX      net (fanout=1)        0.470   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X96Y40.CLK     Tdick                -0.018   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.902ns (0.432ns logic, 0.470ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X96Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.673 - 0.642)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y41.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X96Y41.BX      net (fanout=1)        0.279   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X96Y41.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.172ns logic, 0.279ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X96Y41.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.673 - 0.642)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y41.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X96Y41.DX      net (fanout=1)        0.280   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X96Y41.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.184ns logic, 0.280ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X96Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.012ns (0.156 - 0.144)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y41.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X96Y40.AX      net (fanout=1)        0.271   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X96Y40.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.178ns logic, 0.271ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.004ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X93Y115.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y116.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X93Y115.DX     net (fanout=2)        0.552   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X93Y115.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.452ns logic, 0.552ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X93Y115.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y116.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X93Y115.DX     net (fanout=2)        0.508   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X93Y115.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.195ns logic, 0.508ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.374ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X101Y128.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.647 - 0.646)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y128.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X101Y128.DX    net (fanout=1)        0.888   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X101Y128.CLK   Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.452ns logic, 0.888ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X101Y128.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.647 - 0.646)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y128.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X101Y128.CX    net (fanout=1)        0.739   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X101Y128.CLK   Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.454ns logic, 0.739ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X101Y128.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.647 - 0.646)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y128.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X101Y128.BX    net (fanout=1)        0.745   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X101Y128.CLK   Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.439ns logic, 0.745ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X95Y125.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.015ns (0.142 - 0.157)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y125.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X95Y125.BX     net (fanout=1)        0.283   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X95Y125.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.183ns logic, 0.283ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X95Y125.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.015ns (0.142 - 0.157)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y125.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X95Y125.AX     net (fanout=1)        0.283   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X95Y125.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.185ns logic, 0.283ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X99Y127.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.023ns (0.134 - 0.157)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X99Y127.AX     net (fanout=1)        0.290   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X99Y127.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.185ns logic, 0.290ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.801ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_13 (SLICE_X94Y68.D1), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y77.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X62Y75.D1      net (fanout=6)        1.435   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X62Y75.D       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X70Y75.A3      net (fanout=1)        0.946   E2M/EC/tx_state_cmp_eq002734
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X83Y74.D6      net (fanout=22)       0.765   E2M/EC/tx_state_cmp_eq0027
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X93Y68.D1      net (fanout=91)       2.111   E2M/EC/N305
    SLICE_X93Y68.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
    SLICE_X94Y68.C4      net (fanout=2)        0.534   E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
    SLICE_X94Y68.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW0
    SLICE_X94Y68.D1      net (fanout=1)        1.062   N874
    SLICE_X94Y68.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (0.948ns logic, 6.853ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.568ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X62Y78.A1      net (fanout=6)        1.487   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X62Y78.A       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002770
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X70Y75.A6      net (fanout=1)        0.640   E2M/EC/tx_state_cmp_eq002770
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X83Y74.D6      net (fanout=22)       0.765   E2M/EC/tx_state_cmp_eq0027
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X93Y68.D1      net (fanout=91)       2.111   E2M/EC/N305
    SLICE_X93Y68.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
    SLICE_X94Y68.C4      net (fanout=2)        0.534   E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
    SLICE_X94Y68.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW0
    SLICE_X94Y68.D1      net (fanout=1)        1.062   N874
    SLICE_X94Y68.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.568ns (0.969ns logic, 6.599ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.536ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_10 to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y75.DQ      Tcko                  0.450   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_10
    SLICE_X60Y75.A1      net (fanout=3)        0.906   E2M/EC/tx_read_len<10>
    SLICE_X60Y75.A       Tilo                  0.094   N893
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X61Y75.C1      net (fanout=1)        0.696   N893
    SLICE_X61Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X83Y74.D4      net (fanout=35)       1.279   E2M/EC/tx_state_and0001
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X93Y68.D1      net (fanout=91)       2.111   E2M/EC/N305
    SLICE_X93Y68.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
    SLICE_X94Y68.C4      net (fanout=2)        0.534   E2M/EC/tx_header_buffer_dest_add_mux0000<13>4
    SLICE_X94Y68.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW0
    SLICE_X94Y68.D1      net (fanout=1)        1.062   N874
    SLICE_X94Y68.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.536ns (0.948ns logic, 6.588ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_16 (SLICE_X89Y71.B1), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_header_buffer_dest_add_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y77.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X62Y75.D1      net (fanout=6)        1.435   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X62Y75.D       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X70Y75.A3      net (fanout=1)        0.946   E2M/EC/tx_state_cmp_eq002734
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X83Y74.D6      net (fanout=22)       0.765   E2M/EC/tx_state_cmp_eq0027
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X93Y69.C1      net (fanout=91)       1.968   E2M/EC/N305
    SLICE_X93Y69.C       Tilo                  0.094   E2M/EC/N384
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
    SLICE_X90Y72.C5      net (fanout=2)        0.672   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
    SLICE_X90Y72.C       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>30_SW1
    SLICE_X89Y71.B1      net (fanout=1)        1.013   N866
    SLICE_X89Y71.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<17>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>35
                                                       E2M/EC/tx_header_buffer_dest_add_16
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (0.947ns logic, 6.799ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_header_buffer_dest_add_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X62Y78.A1      net (fanout=6)        1.487   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X62Y78.A       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002770
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X70Y75.A6      net (fanout=1)        0.640   E2M/EC/tx_state_cmp_eq002770
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X83Y74.D6      net (fanout=22)       0.765   E2M/EC/tx_state_cmp_eq0027
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X93Y69.C1      net (fanout=91)       1.968   E2M/EC/N305
    SLICE_X93Y69.C       Tilo                  0.094   E2M/EC/N384
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
    SLICE_X90Y72.C5      net (fanout=2)        0.672   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
    SLICE_X90Y72.C       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>30_SW1
    SLICE_X89Y71.B1      net (fanout=1)        1.013   N866
    SLICE_X89Y71.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<17>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>35
                                                       E2M/EC/tx_header_buffer_dest_add_16
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (0.968ns logic, 6.545ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_10 to E2M/EC/tx_header_buffer_dest_add_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y75.DQ      Tcko                  0.450   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_10
    SLICE_X60Y75.A1      net (fanout=3)        0.906   E2M/EC/tx_read_len<10>
    SLICE_X60Y75.A       Tilo                  0.094   N893
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X61Y75.C1      net (fanout=1)        0.696   N893
    SLICE_X61Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X83Y74.D4      net (fanout=35)       1.279   E2M/EC/tx_state_and0001
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X93Y69.C1      net (fanout=91)       1.968   E2M/EC/N305
    SLICE_X93Y69.C       Tilo                  0.094   E2M/EC/N384
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
    SLICE_X90Y72.C5      net (fanout=2)        0.672   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
    SLICE_X90Y72.C       Tilo                  0.094   N794
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>30_SW1
    SLICE_X89Y71.B1      net (fanout=1)        1.013   N866
    SLICE_X89Y71.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<17>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<16>35
                                                       E2M/EC/tx_header_buffer_dest_add_16
    -------------------------------------------------  ---------------------------
    Total                                      7.481ns (0.947ns logic, 6.534ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_2 (SLICE_X90Y70.B1), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_header_buffer_dest_add_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y77.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X62Y75.D1      net (fanout=6)        1.435   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X62Y75.D       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X70Y75.A3      net (fanout=1)        0.946   E2M/EC/tx_state_cmp_eq002734
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X83Y74.D6      net (fanout=22)       0.765   E2M/EC/tx_state_cmp_eq0027
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X94Y70.D2      net (fanout=91)       1.911   E2M/EC/N305
    SLICE_X94Y70.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
    SLICE_X90Y69.D4      net (fanout=2)        0.810   E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
    SLICE_X90Y69.D       Tilo                  0.094   N821
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>30_SW1
    SLICE_X90Y70.B1      net (fanout=1)        0.877   N821
    SLICE_X90Y70.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>35
                                                       E2M/EC/tx_header_buffer_dest_add_2
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (0.947ns logic, 6.744ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.458ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_header_buffer_dest_add_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X62Y78.A1      net (fanout=6)        1.487   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X62Y78.A       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002770
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X70Y75.A6      net (fanout=1)        0.640   E2M/EC/tx_state_cmp_eq002770
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X83Y74.D6      net (fanout=22)       0.765   E2M/EC/tx_state_cmp_eq0027
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X94Y70.D2      net (fanout=91)       1.911   E2M/EC/N305
    SLICE_X94Y70.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
    SLICE_X90Y69.D4      net (fanout=2)        0.810   E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
    SLICE_X90Y69.D       Tilo                  0.094   N821
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>30_SW1
    SLICE_X90Y70.B1      net (fanout=1)        0.877   N821
    SLICE_X90Y70.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>35
                                                       E2M/EC/tx_header_buffer_dest_add_2
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (0.968ns logic, 6.490ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_10 to E2M/EC/tx_header_buffer_dest_add_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y75.DQ      Tcko                  0.450   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_10
    SLICE_X60Y75.A1      net (fanout=3)        0.906   E2M/EC/tx_read_len<10>
    SLICE_X60Y75.A       Tilo                  0.094   N893
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X61Y75.C1      net (fanout=1)        0.696   N893
    SLICE_X61Y75.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X83Y74.D4      net (fanout=35)       1.279   E2M/EC/tx_state_and0001
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X94Y70.D2      net (fanout=91)       1.911   E2M/EC/N305
    SLICE_X94Y70.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
    SLICE_X90Y69.D4      net (fanout=2)        0.810   E2M/EC/tx_header_buffer_dest_add_mux0000<2>4
    SLICE_X90Y69.D       Tilo                  0.094   N821
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>30_SW1
    SLICE_X90Y70.B1      net (fanout=1)        0.877   N821
    SLICE_X90Y70.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<3>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<2>35
                                                       E2M/EC/tx_header_buffer_dest_add_2
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (0.947ns logic, 6.479ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_14 (SLICE_X69Y79.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_14 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_14 to E2M/EC/tx_header_buffer_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y79.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_14
    SLICE_X69Y79.C6      net (fanout=2)        0.269   E2M/EC/tx_header_buffer_len<14>
    SLICE_X69Y79.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_len_14
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.219ns logic, 0.269ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_12 (SLICE_X54Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_12 to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y81.AQ      Tcko                  0.414   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12
    SLICE_X54Y81.A6      net (fanout=2)        0.277   E2M/EC/tx_packet_payload<12>
    SLICE_X54Y81.CLK     Tah         (-Th)     0.197   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12_mux0000
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.217ns logic, 0.277ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_curr_bytes_left_1 (SLICE_X54Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_curr_bytes_left_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_curr_bytes_left_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.AQ      Tcko                  0.414   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X54Y75.A6      net (fanout=6)        0.287   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X54Y75.CLK     Tah         (-Th)     0.197   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_mux0000<1>
                                                       E2M/EC/tx_curr_bytes_left_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.217ns logic, 0.287ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.875ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X38Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X47Y71.A3      net (fanout=3)        0.587   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X47Y71.A       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X38Y71.CE      net (fanout=1)        0.515   E2M/EC/userLogicReset_not0001
    SLICE_X38Y71.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.773ns logic, 1.102ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X46Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X46Y71.D5      net (fanout=3)        0.398   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X46Y71.D       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X46Y69.CE      net (fanout=1)        0.640   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X46Y69.CLK     Tceck                 0.229   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.773ns logic, 1.038ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X46Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.502ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X46Y71.D5      net (fanout=3)        0.366   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X46Y71.D       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X46Y69.CE      net (fanout=1)        0.589   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X46Y69.CLK     Tckce       (-Th)    -0.046   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (0.547ns logic, 0.955ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X38Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X47Y71.A3      net (fanout=3)        0.540   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X47Y71.A       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X38Y71.CE      net (fanout=1)        0.474   E2M/EC/userLogicReset_not0001
    SLICE_X38Y71.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.547ns logic, 1.014ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12319 paths analyzed, 3238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.807ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_27 (SLICE_X96Y78.A1), 17 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y91.B3      net (fanout=112)      1.820   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y91.B       Tilo                  0.094   N1141
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X76Y96.A5      net (fanout=17)       1.120   E2M/EC/N143
    SLICE_X76Y96.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000034
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X89Y84.A1      net (fanout=9)        1.473   E2M/EC/N217
    SLICE_X89Y84.A       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X89Y84.B6      net (fanout=1)        0.135   N728
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X96Y78.A1      net (fanout=24)       1.071   E2M/EC/N1631
    SLICE_X96Y78.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (0.948ns logic, 6.859ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.318ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y86.B3      net (fanout=112)      1.982   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y86.B       Tilo                  0.094   E2M/EC/tx_curr_mem_address<31>
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X71Y86.C6      net (fanout=1)        0.274   N1021
    SLICE_X71Y86.C       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X71Y86.D5      net (fanout=23)       0.269   E2M/EC/N259
    SLICE_X71Y86.D       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_packet_payload_68_mux000033
    SLICE_X89Y84.B1      net (fanout=5)        1.534   E2M/EC/N137
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X96Y78.A1      net (fanout=24)       1.071   E2M/EC/N1631
    SLICE_X96Y78.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      7.318ns (0.948ns logic, 6.370ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.500ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y58.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X80Y74.D3      net (fanout=23)       1.986   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X80Y74.D       Tilo                  0.094   N410
                                                       E2M/EC/N305_SW0
    SLICE_X83Y74.D2      net (fanout=1)        0.750   N410
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X90Y79.CX      net (fanout=91)       0.912   E2M/EC/N305
    SLICE_X90Y79.CMUX    Taxc                  0.330   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X92Y78.A5      net (fanout=1)        0.712   N732
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X96Y78.A1      net (fanout=24)       1.071   E2M/EC/N1631
    SLICE_X96Y78.CLK     Tas                   0.007   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<27>1
                                                       E2M/EC/tx_header_buffer_src_add_27
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (1.069ns logic, 5.431ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_35 (SLICE_X97Y78.A1), 17 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.786ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y91.B3      net (fanout=112)      1.820   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y91.B       Tilo                  0.094   N1141
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X76Y96.A5      net (fanout=17)       1.120   E2M/EC/N143
    SLICE_X76Y96.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000034
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X89Y84.A1      net (fanout=9)        1.473   E2M/EC/N217
    SLICE_X89Y84.A       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X89Y84.B6      net (fanout=1)        0.135   N728
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X97Y78.A1      net (fanout=24)       1.031   E2M/EC/N1631
    SLICE_X97Y78.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<35>1
                                                       E2M/EC/tx_header_buffer_src_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.786ns (0.967ns logic, 6.819ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.297ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y86.B3      net (fanout=112)      1.982   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y86.B       Tilo                  0.094   E2M/EC/tx_curr_mem_address<31>
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X71Y86.C6      net (fanout=1)        0.274   N1021
    SLICE_X71Y86.C       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X71Y86.D5      net (fanout=23)       0.269   E2M/EC/N259
    SLICE_X71Y86.D       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_packet_payload_68_mux000033
    SLICE_X89Y84.B1      net (fanout=5)        1.534   E2M/EC/N137
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X97Y78.A1      net (fanout=24)       1.031   E2M/EC/N1631
    SLICE_X97Y78.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<35>1
                                                       E2M/EC/tx_header_buffer_src_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.297ns (0.967ns logic, 6.330ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y58.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X80Y74.D3      net (fanout=23)       1.986   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X80Y74.D       Tilo                  0.094   N410
                                                       E2M/EC/N305_SW0
    SLICE_X83Y74.D2      net (fanout=1)        0.750   N410
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X90Y79.CX      net (fanout=91)       0.912   E2M/EC/N305
    SLICE_X90Y79.CMUX    Taxc                  0.330   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X92Y78.A5      net (fanout=1)        0.712   N732
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X97Y78.A1      net (fanout=24)       1.031   E2M/EC/N1631
    SLICE_X97Y78.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<35>1
                                                       E2M/EC/tx_header_buffer_src_add_35
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (1.088ns logic, 5.391ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_43 (SLICE_X94Y77.A1), 17 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y91.B3      net (fanout=112)      1.820   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y91.B       Tilo                  0.094   N1141
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X76Y96.A5      net (fanout=17)       1.120   E2M/EC/N143
    SLICE_X76Y96.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux000034
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>211
    SLICE_X89Y84.A1      net (fanout=9)        1.473   E2M/EC/N217
    SLICE_X89Y84.A       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X89Y84.B6      net (fanout=1)        0.135   N728
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X94Y77.A1      net (fanout=24)       0.980   E2M/EC/N1631
    SLICE_X94Y77.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (0.967ns logic, 6.768ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y100.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y86.B3      net (fanout=112)      1.982   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X70Y86.B       Tilo                  0.094   E2M/EC/tx_curr_mem_address<31>
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X71Y86.C6      net (fanout=1)        0.274   N1021
    SLICE_X71Y86.C       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X71Y86.D5      net (fanout=23)       0.269   E2M/EC/N259
    SLICE_X71Y86.D       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_packet_payload_68_mux000033
    SLICE_X89Y84.B1      net (fanout=5)        1.534   E2M/EC/N137
    SLICE_X89Y84.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X92Y78.A2      net (fanout=3)        1.240   E2M/EC/N389
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X94Y77.A1      net (fanout=24)       0.980   E2M/EC/N1631
    SLICE_X94Y77.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (0.967ns logic, 6.279ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.428ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y58.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X80Y74.D3      net (fanout=23)       1.986   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X80Y74.D       Tilo                  0.094   N410
                                                       E2M/EC/N305_SW0
    SLICE_X83Y74.D2      net (fanout=1)        0.750   N410
    SLICE_X83Y74.D       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X90Y79.CX      net (fanout=91)       0.912   E2M/EC/N305
    SLICE_X90Y79.CMUX    Taxc                  0.330   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X92Y78.A5      net (fanout=1)        0.712   N732
    SLICE_X92Y78.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X94Y77.A1      net (fanout=24)       0.980   E2M/EC/N1631
    SLICE_X94Y77.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (1.088ns logic, 5.340ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_reset_0_i (SLICE_X99Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/tx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_5 to E2M/emac_ll/tx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y46.BQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    SLICE_X99Y45.AX      net (fanout=1)        0.273   E2M/emac_ll/tx_pre_reset_0_i<5>
    SLICE_X99Y45.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/tx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.185ns logic, 0.273ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_1 (SLICE_X99Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_0 to E2M/emac_ll/tx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y46.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_0
    SLICE_X99Y46.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<0>
    SLICE_X99Y46.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_9 (SLICE_X63Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_8 (FF)
  Destination:          E2M/delayCtrl0Reset_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_8 to E2M/delayCtrl0Reset_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<11>
                                                       E2M/delayCtrl0Reset_8
    SLICE_X63Y69.BX      net (fanout=1)        0.285   E2M/delayCtrl0Reset<8>
    SLICE_X63Y69.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<11>
                                                       E2M/delayCtrl0Reset_9
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18898 paths analyzed, 1629 endpoints analyzed, 16 failing endpoints
 22 timing errors detected. (16 setup errors, 6 hold errors, 0 component switching limit errors)
 Minimum period is 399.781ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/sum_resp_0 (SLICE_X18Y20.C3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.081ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -142.232ns (1.833 - 144.065)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/testPUF/sum_resp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X19Y19.A5      net (fanout=2)        0.524   sh/responseReg<3>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.C3      net (fanout=10)       0.625   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.029   sh/testPUF/sum_resp<1>
                                                       sh/testPUF/sum_resp_mux0000<7>1
                                                       sh/testPUF/sum_resp_0
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.667ns logic, 1.414ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.571ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.438ns (1.833 - 143.271)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/sum_resp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X19Y19.A1      net (fanout=2)        1.011   sh/responseReg<2>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.C3      net (fanout=10)       0.625   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.029   sh/testPUF/sum_resp<1>
                                                       sh/testPUF/sum_resp_mux0000<7>1
                                                       sh/testPUF/sum_resp_0
    -------------------------------------------------  ---------------------------
    Total                                      2.571ns (0.667ns logic, 1.904ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.614ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.266ns (1.833 - 143.099)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/sum_resp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X19Y19.A6      net (fanout=2)        1.054   sh/responseReg<0>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.C3      net (fanout=10)       0.625   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.029   sh/testPUF/sum_resp<1>
                                                       sh/testPUF/sum_resp_mux0000<7>1
                                                       sh/testPUF/sum_resp_0
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.667ns logic, 1.947ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/sum_resp_1 (SLICE_X18Y20.D6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      1.926ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -142.232ns (1.833 - 144.065)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/testPUF/sum_resp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X19Y19.A5      net (fanout=2)        0.524   sh/responseReg<3>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.D6      net (fanout=10)       0.471   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.028   sh/testPUF/sum_resp<1>
                                                       sh/testPUF/sum_resp_mux0000<6>1
                                                       sh/testPUF/sum_resp_1
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.666ns logic, 1.260ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.416ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.438ns (1.833 - 143.271)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/sum_resp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X19Y19.A1      net (fanout=2)        1.011   sh/responseReg<2>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.D6      net (fanout=10)       0.471   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.028   sh/testPUF/sum_resp<1>
                                                       sh/testPUF/sum_resp_mux0000<6>1
                                                       sh/testPUF/sum_resp_1
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.666ns logic, 1.750ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/sum_resp_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.459ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.266ns (1.833 - 143.099)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/sum_resp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X19Y19.A6      net (fanout=2)        1.054   sh/responseReg<0>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y20.D6      net (fanout=10)       0.471   sh/testPUF/xor_response
    SLICE_X18Y20.CLK     Tas                   0.028   sh/testPUF/sum_resp<1>
                                                       sh/testPUF/sum_resp_mux0000<6>1
                                                       sh/testPUF/sum_resp_1
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (0.666ns logic, 1.793ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test_bit (SLICE_X18Y18.C6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -81.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      1.955ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -142.172ns (1.893 - 144.065)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X19Y19.A5      net (fanout=2)        0.524   sh/responseReg<3>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y18.C6      net (fanout=10)       0.499   sh/testPUF/xor_response
    SLICE_X18Y18.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.667ns logic, 1.288ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -81.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.445ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.378ns (1.893 - 143.271)
  Source Clock:         sh/testPUF/puf_map/picn/puf3/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf3/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    SLICE_X13Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf3/puf_out
    SLICE_X13Y19.D       Tilo                  0.094   sh/responseReg<2>
                                                       sh/testPUF/puf_map/picn/puf3/LUT1_inst_2
    SLICE_X19Y19.A1      net (fanout=2)        1.011   sh/responseReg<2>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y18.C6      net (fanout=10)       0.499   sh/testPUF/xor_response
    SLICE_X18Y18.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.667ns logic, 1.778ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/testPUF/test_bit (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.488ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.206ns (1.893 - 143.099)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/testPUF/test_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X19Y19.A6      net (fanout=2)        1.054   sh/responseReg<0>
    SLICE_X19Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X18Y18.C6      net (fanout=10)       0.499   sh/testPUF/xor_response
    SLICE_X18Y18.CLK     Tas                   0.029   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit_mux0000
                                                       sh/testPUF/test_bit
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (0.667ns logic, 1.821ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf4/FDC1 (SLICE_X17Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.237ns (Levels of Logic = 1)
  Clock Path Skew:      145.894ns (147.637 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D5      net (fanout=60)       1.670   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.282ns logic, 1.955ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.322ns (Levels of Logic = 1)
  Clock Path Skew:      145.894ns (147.637 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D6      net (fanout=60)       1.755   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.282ns logic, 2.040ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.527ns (Levels of Logic = 1)
  Clock Path Skew:      145.894ns (147.637 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D4      net (fanout=60)       1.960   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (0.282ns logic, 2.245ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf6/FDC1 (SLICE_X25Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Clock Path Skew:      145.037ns (146.780 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D6      net (fanout=60)       1.178   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.282ns logic, 1.463ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.817ns (Levels of Logic = 1)
  Clock Path Skew:      145.037ns (146.780 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D4      net (fanout=60)       1.250   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.282ns logic, 1.535ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.853ns (Levels of Logic = 1)
  Clock Path Skew:      145.037ns (146.780 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D5      net (fanout=60)       1.286   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.282ns logic, 1.571ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf1/FDC1 (SLICE_X5Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -138.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Clock Path Skew:      144.928ns (146.671 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D5       net (fanout=60)       1.742   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.282ns logic, 2.027ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -138.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.394ns (Levels of Logic = 1)
  Clock Path Skew:      144.928ns (146.671 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D6       net (fanout=60)       1.827   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.282ns logic, 2.112ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -138.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.599ns (Levels of Logic = 1)
  Clock Path Skew:      144.928ns (146.671 - 1.743)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y45.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D4       net (fanout=60)       2.032   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.282ns logic, 2.317ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.805ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: sh/testPUF/SystemMonitor1/SysMon1/SYSMON_INST/DCLK
  Logical resource: sh/testPUF/SystemMonitor1/SysMon1/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: sh/clk_1
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y18.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y19.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51244 paths analyzed, 1895 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.782ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_0 (SLICE_X77Y29.DX), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.284ns (Levels of Logic = 2)
  Clock Path Skew:      0.663ns (2.699 - 2.036)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X79Y29.B3      net (fanout=36)       3.324   sh/testPUF/test_bit
    SLICE_X79Y29.B       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X79Y29.C3      net (fanout=1)        0.432   N79
    SLICE_X79Y29.C       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X77Y29.DX      net (fanout=1)        0.310   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X77Y29.CLK     Tsrck                 0.580   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (1.218ns logic, 4.066ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.510 - 0.604)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X79Y29.B5      net (fanout=5)        0.729   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X79Y29.B       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X79Y29.C3      net (fanout=1)        0.432   N79
    SLICE_X79Y29.C       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X77Y29.DX      net (fanout=1)        0.310   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X77Y29.CLK     Tsrck                 0.580   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (1.218ns logic, 1.471ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.651ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.510 - 0.604)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X79Y29.B4      net (fanout=5)        0.691   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X79Y29.B       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X79Y29.C3      net (fanout=1)        0.432   N79
    SLICE_X79Y29.C       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X77Y29.DX      net (fanout=1)        0.310   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X77Y29.CLK     Tsrck                 0.580   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (1.218ns logic, 1.433ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_2 (SLICE_X71Y30.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.153ns (Levels of Logic = 2)
  Clock Path Skew:      0.611ns (2.647 - 2.036)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X76Y29.B5      net (fanout=36)       2.986   sh/testPUF/test_bit
    SLICE_X76Y29.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X76Y29.A5      net (fanout=2)        0.257   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X76Y29.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.SR      net (fanout=1)        0.725   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (1.185ns logic, 3.968ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.909ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (0.458 - 0.604)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X79Y29.D2      net (fanout=5)        0.939   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X79Y29.D       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X76Y29.A1      net (fanout=1)        1.060   N81
    SLICE_X76Y29.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.SR      net (fanout=1)        0.725   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.185ns logic, 2.724ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_6 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (0.458 - 0.604)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_6 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.CQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_6
    SLICE_X79Y29.D1      net (fanout=5)        0.885   sh/testPUF/NIST/test4/count_bits0<6>
    SLICE_X79Y29.D       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X76Y29.A1      net (fanout=1)        1.060   N81
    SLICE_X76Y29.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.SR      net (fanout=1)        0.725   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.CLK     Tsrck                 0.547   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.185ns logic, 2.670ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_1 (SLICE_X71Y30.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      5.151ns (Levels of Logic = 2)
  Clock Path Skew:      0.611ns (2.647 - 2.036)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.CQ      Tcko                  0.450   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X76Y29.B5      net (fanout=36)       2.986   sh/testPUF/test_bit
    SLICE_X76Y29.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X76Y29.A5      net (fanout=2)        0.257   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X76Y29.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.SR      net (fanout=1)        0.725   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (1.183ns logic, 3.968ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (0.458 - 0.604)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X79Y29.D2      net (fanout=5)        0.939   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X79Y29.D       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X76Y29.A1      net (fanout=1)        1.060   N81
    SLICE_X76Y29.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.SR      net (fanout=1)        0.725   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (1.183ns logic, 2.724ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_6 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.853ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (0.458 - 0.604)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_6 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.CQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_6
    SLICE_X79Y29.D1      net (fanout=5)        0.885   sh/testPUF/NIST/test4/count_bits0<6>
    SLICE_X79Y29.D       Tilo                  0.094   N81
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X76Y29.A1      net (fanout=1)        1.060   N81
    SLICE_X76Y29.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.SR      net (fanout=1)        0.725   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X71Y30.CLK     Tsrck                 0.545   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (1.183ns logic, 2.670ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_15 (SLICE_X22Y14.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.466ns (Levels of Logic = 1)
  Clock Path Skew:      1.213ns (3.106 - 1.893)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X22Y14.D2      net (fanout=36)       1.119   sh/testPUF/test_bit
    SLICE_X22Y14.CLK     Tah         (-Th)     0.067   sh/testPUF/NIST/test13/cum_sum<15>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<15>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_xor<15>
                                                       sh/testPUF/NIST/test13/cum_sum_15
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.347ns logic, 1.119ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_14 (SLICE_X22Y14.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Clock Path Skew:      1.213ns (3.106 - 1.893)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X22Y14.C2      net (fanout=36)       1.109   sh/testPUF/test_bit
    SLICE_X22Y14.CLK     Tah         (-Th)     0.033   sh/testPUF/NIST/test13/cum_sum<15>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<14>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_xor<15>
                                                       sh/testPUF/NIST/test13/cum_sum_14
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.381ns logic, 1.109ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_4 (SLICE_X22Y12.CIN), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.506ns (Levels of Logic = 2)
  Clock Path Skew:      1.204ns (3.097 - 1.893)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X22Y11.D5      net (fanout=36)       0.905   sh/testPUF/test_bit
    SLICE_X22Y11.COUT    Topcyd                0.361   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<3>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y12.CIN     net (fanout=1)        0.000   sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y12.CLK     Tckcin      (-Th)     0.174   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_4
    -------------------------------------------------  ---------------------------
    Total                                      1.506ns (0.601ns logic, 0.905ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.894ns (Levels of Logic = 2)
  Clock Path Skew:      1.204ns (3.097 - 1.893)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X22Y11.B1      net (fanout=36)       1.193   sh/testPUF/test_bit
    SLICE_X22Y11.COUT    Topcyb                0.461   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<1>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y12.CIN     net (fanout=1)        0.000   sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y12.CLK     Tckcin      (-Th)     0.174   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_4
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.701ns logic, 1.193ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_bit (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 2)
  Clock Path Skew:      1.204ns (3.097 - 1.893)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_bit to sh/testPUF/NIST/test13/cum_sum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.CQ      Tcko                  0.414   sh/testPUF/test_bit
                                                       sh/testPUF/test_bit
    SLICE_X22Y11.A1      net (fanout=36)       1.199   sh/testPUF/test_bit
    SLICE_X22Y11.COUT    Topcya                0.468   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y12.CIN     net (fanout=1)        0.000   sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X22Y12.CLK     Tckcin      (-Th)     0.174   sh/testPUF/NIST/test13/cum_sum<7>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<7>
                                                       sh/testPUF/NIST/test13/cum_sum_4
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.708ns logic, 1.199ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y18.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y19.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 96 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.213ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (SLICE_X0Y95.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.136 - 0.139)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y86.BQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample
    SLICE_X0Y86.B1       net (fanout=1)        0.895   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<13>
    SLICE_X0Y86.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y86.A5       net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y86.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y95.A2       net (fanout=1)        1.348   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y95.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.645ns logic, 2.487ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.136 - 0.139)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y86.CQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample
    SLICE_X0Y86.B2       net (fanout=1)        0.626   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<14>
    SLICE_X0Y86.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y86.A5       net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y86.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y95.A2       net (fanout=1)        1.348   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y95.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.645ns logic, 2.218ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.136 - 0.139)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y86.DQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample
    SLICE_X0Y86.B3       net (fanout=1)        0.597   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
    SLICE_X0Y86.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y86.A5       net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y86.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y95.A2       net (fanout=1)        1.348   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y95.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (0.645ns logic, 2.189ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (SLICE_X33Y88.A6), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (1.205 - 1.254)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.AQ      Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample
    SLICE_X41Y69.D2      net (fanout=1)        0.744   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<12>
    SLICE_X41Y69.D       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X41Y69.C6      net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
    SLICE_X41Y69.C       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X33Y88.A6      net (fanout=1)        1.437   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X33Y88.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.664ns logic, 2.320ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (1.205 - 1.254)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.DQ      Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[15].Ring/Sample
    SLICE_X41Y69.D4      net (fanout=1)        0.508   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
    SLICE_X41Y69.D       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X41Y69.C6      net (fanout=1)        0.139   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
    SLICE_X41Y69.C       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X33Y88.A6      net (fanout=1)        1.437   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X33Y88.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.664ns logic, 2.084ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[9].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (1.205 - 1.254)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[9].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y69.BQ      Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[9].Ring/Sample
    SLICE_X41Y69.C2      net (fanout=1)        0.600   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<9>
    SLICE_X41Y69.C       Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X33Y88.A6      net (fanout=1)        1.437   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X33Y88.CLK     Tas                   0.026   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.591ns logic, 2.037ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (SLICE_X20Y118.A6), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (1.397 - 1.416)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y130.CQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample
    SLICE_X42Y130.B3     net (fanout=1)        0.595   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<14>
    SLICE_X42Y130.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X42Y130.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X42Y130.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X20Y118.A6     net (fanout=1)        1.444   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X20Y118.CLK    Tas                   0.007   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.666ns logic, 2.284ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[11].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.891ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (1.397 - 1.448)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[11].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y129.DQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[11].Ring/Sample
    SLICE_X42Y130.A1     net (fanout=1)        0.896   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<11>
    SLICE_X42Y130.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X20Y118.A6     net (fanout=1)        1.444   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X20Y118.CLK    Tas                   0.007   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.551ns logic, 2.340ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (1.397 - 1.416)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y130.AQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample
    SLICE_X42Y130.B4     net (fanout=1)        0.525   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<12>
    SLICE_X42Y130.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X42Y130.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
    SLICE_X42Y130.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X20Y118.A6     net (fanout=1)        1.444   sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X<1><1>
    SLICE_X20Y118.CLK    Tas                   0.007   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (0.666ns logic, 2.214ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (SLICE_X44Y115.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[1].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.525 - 0.516)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[1].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y115.BQ     Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[1].Ring/Sample
    SLICE_X44Y115.B6     net (fanout=1)        0.280   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<1>
    SLICE_X44Y115.CLK    Tah         (-Th)     0.222   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.192ns logic, 0.280ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_9 (SLICE_X26Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_13 (FF)
  Destination:          sh/testPUF/challenge_gen/C_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.177 - 0.167)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_13 to sh/testPUF/challenge_gen/C_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y98.BQ      Tcko                  0.414   sh/testPUF/challenge_gen/C<15>
                                                       sh/testPUF/challenge_gen/C_13
    SLICE_X26Y97.BX      net (fanout=3)        0.302   sh/testPUF/challenge_gen/C<13>
    SLICE_X26Y97.CLK     Tckdi       (-Th)     0.231   sh/testPUF/challenge_gen/C<11>
                                                       sh/testPUF/challenge_gen/C_9
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_25 (SLICE_X22Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_29 (FF)
  Destination:          sh/testPUF/challenge_gen/C_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.155 - 0.150)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_29 to sh/testPUF/challenge_gen/C_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.BQ     Tcko                  0.414   sh/testPUF/challenge_gen/C<31>
                                                       sh/testPUF/challenge_gen/C_29
    SLICE_X22Y108.BX     net (fanout=3)        0.304   sh/testPUF/challenge_gen/C<29>
    SLICE_X22Y108.CLK    Tckdi       (-Th)     0.231   sh/testPUF/challenge_gen/C<27>
                                                       sh/testPUF/challenge_gen/C_25
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.183ns logic, 0.304ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.184ns (period - min period limit)
  Period: 7.850ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: sh/CLOCK_TRNG1/CLKOUT2_BUFG_INST/I0
  Logical resource: sh/CLOCK_TRNG1/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: sh/CLOCK_TRNG1/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 7.032ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/R<3>/CLK
  Logical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[0].Ring/Sample/CK
  Location pin: SLICE_X32Y86.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 7.032ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/R<3>/CLK
  Logical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[0].Ring/Sample/CK
  Location pin: SLICE_X32Y86.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|    441.797ns|     37.479ns|           85|           22|         7270|        70238|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|    399.781ns|          N/A|           22|            0|        18898|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|      9.782ns|          N/A|            0|            0|        51244|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      3.213ns|          N/A|            0|            0|           96|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.159(R)|    3.900(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.191(R)|    3.931(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.057(R)|    3.810(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.222(R)|    3.962(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.145(R)|    3.888(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.083(R)|    3.832(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.152(R)|    3.894(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.079(R)|    3.827(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.132(R)|    3.875(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.068(R)|    3.819(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.974(R)|    3.734(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.071(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.070(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.060(R)|    3.811(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.095(R)|    3.843(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.244(R)|    3.983(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.283(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.215(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |  147.291|         |    4.519|         |
GMII_RX_CLK_0  |    1.004|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    0.945|         |         |         |
GMII_RX_CLK_0  |    7.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.061|         |         |         |
sysACE_CLK     |    4.252|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 107  Score: 2810013  (Setup/Max: 1975662, Hold: 834351)

Constraints cover 268995 paths, 0 nets, and 30651 connections

Design statistics:
   Minimum period: 441.797ns{1}   (Maximum frequency:   2.263MHz)
   Maximum path delay from/to any node:   7.807ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 18 08:41:42 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 571 MB



