module top_module (
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    wire p1_1;
    wire p1_2;
    wire p2_1;
    wire p2_2;

    assign p2_1 = p2a & p2b;
    assign p1_1 = p1a & p1c & p1b;
    assign p2_2 = p2c & p2d;
    assign p1_2 = p1d & p1e & p1f;

    assign p1y = p1_1 | p1_2;
    assign p2y = p2_1 | p2_2;

endmodule
