============================================================
  Generated by:           Genus Synthesis Solution GENUS15.12 - 15.10-s019_1
  Generated on:           Dec 04 2023  09:47:56 pm
  Module:                 MC_MIPS_Programmed_TL
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin            Type      Fanout Load Slew Delay  Arrival   
                                       (fF) (ps)  (ps)   (ps)     
------------------------------------------------------------------
(clock clk1)         launch                                   0 R 
(mips.sdc_line_46)   ext delay                   +2000     2000 R 
reset                in port        24 50.7    0    +0     2000 R 
control/reset 
  g1185/B                                           +0     2000   
  g1185/Y            OR2X1           2  4.1   32   +55     2055 R 
  g1180/A                                           +0     2055   
  g1180/Y            OR2X1           3  8.3   49   +58     2112 R 
  g1170/A                                           +0     2112   
  g1170/Y            OR2X1           2  5.0   32   +48     2160 R 
  g1155/A                                           +0     2160   
  g1155/Y            OR2X1           1  2.3   21   +39     2199 R 
  g1154/A                                           +0     2199   
  g1154/Y            AND2X1          1  3.0   34   +33     2232 R 
  g1134/C                                           +0     2232   
  g1134/Y            NAND3X1         1  1.5   15   +14     2246 F 
  drc_bufs1234/A                                    +0     2246   
  drc_bufs1234/Y     BUFX2           1  1.3    1   +33     2279 F 
  state_reg[2]/D     DFFNEGX1                       +0     2279   
  state_reg[2]/CLK   setup                     0  +353     2632 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk1)         capture                            5000000 F 
------------------------------------------------------------------
Cost Group   : 'clk1' (path_group 'clk1')
Timing slack : 4997368ps 
Start-point  : reset
End-point    : control/state_reg[2]/D
