Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 22 13:58:28 2019
| Host         : ComputerDiRoland running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|      8 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             186 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+----------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+----------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | o_we_i_1_n_0                    |                            |                1 |              2 |
|  i_clk_IBUF_BUFG | o_done_i_1_n_0                  |                            |                1 |              2 |
|  i_clk_IBUF_BUFG | o_address[4]_i_1_n_0            |                            |                1 |              6 |
|  i_clk_IBUF_BUFG | FSM_sequential_state[3]_i_1_n_0 |                            |                3 |              8 |
|  i_clk_IBUF_BUFG | o_data[7]_i_1_n_0               |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | mask                            |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | xAddress                        |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | xPoint                          |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | yPoint                          |                            |                1 |             16 |
|  i_clk_IBUF_BUFG | yAddress                        |                            |                2 |             16 |
|  i_clk_IBUF_BUFG | bestDistance                    |                            |                3 |             18 |
|  i_clk_IBUF_BUFG | tempDistance                    |                            |                3 |             18 |
|  i_clk_IBUF_BUFG | currentAddress[15]_i_2_n_0      | currentAddress[15]_i_1_n_0 |                4 |             26 |
|  i_clk_IBUF_BUFG | o_address[4]_i_1_n_0            | o_address[15]_i_1_n_0      |                4 |             26 |
|  i_clk_IBUF_BUFG |                                 |                            |                9 |             34 |
|  i_clk_IBUF_BUFG | temp1                           |                            |                5 |             36 |
+------------------+---------------------------------+----------------------------+------------------+----------------+


