

================================================================
== Vivado HLS Report for 'Array2D2Mat'
================================================================
* Date:           Wed Dec  5 18:35:50 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.258|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4193|  4193|  4193|  4193|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  4192|  4192|       131|          -|          -|    32|    no    |
        | + Loop 1.1  |   128|   128|         2|          1|          1|   128|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      85|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     105|
|Register         |        -|      -|      35|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      35|     190|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_133_p2                       |     +    |      0|  0|  15|           6|           1|
    |j_fu_157_p2                       |     +    |      0|  0|  15|           8|           1|
    |tmp_413_fu_167_p2                 |     +    |      0|  0|  21|          14|          14|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_127_p2               |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_151_p2                |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  85|          48|          38|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_i_reg_105              |   9|          2|    6|         12|
    |j_i_reg_116              |   9|          2|    8|         16|
    |mat_cols_V_blk_n         |   9|          2|    1|          2|
    |mat_data_stream_V_blk_n  |   9|          2|    1|          2|
    |mat_rows_V_blk_n         |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   21|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  4|   0|    4|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |exitcond_reg_191         |  1|   0|    1|          0|
    |i_i_reg_105              |  6|   0|    6|          0|
    |i_reg_181                |  6|   0|    6|          0|
    |j_i_reg_116              |  8|   0|    8|          0|
    |start_once_reg           |  1|   0|    1|          0|
    |tmp_412_cast_reg_186     |  6|   0|   14|          8|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 35|   0|   43|          8|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|start_out                 | out |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|start_write               | out |    1| ap_ctrl_hs |    Array2D2Mat    | return value |
|arr_val_address0          | out |   12|  ap_memory |      arr_val      |     array    |
|arr_val_ce0               | out |    1|  ap_memory |      arr_val      |     array    |
|arr_val_q0                |  in |    8|  ap_memory |      arr_val      |     array    |
|mat_data_stream_V_din     | out |    8|   ap_fifo  | mat_data_stream_V |    pointer   |
|mat_data_stream_V_full_n  |  in |    1|   ap_fifo  | mat_data_stream_V |    pointer   |
|mat_data_stream_V_write   | out |    1|   ap_fifo  | mat_data_stream_V |    pointer   |
|mat_rows_V_din            | out |    7|   ap_fifo  |     mat_rows_V    |    pointer   |
|mat_rows_V_full_n         |  in |    1|   ap_fifo  |     mat_rows_V    |    pointer   |
|mat_rows_V_write          | out |    1|   ap_fifo  |     mat_rows_V    |    pointer   |
|mat_cols_V_din            | out |    9|   ap_fifo  |     mat_cols_V    |    pointer   |
|mat_cols_V_full_n         |  in |    1|   ap_fifo  |     mat_cols_V    |    pointer   |
|mat_cols_V_write          | out |    1|   ap_fifo  |     mat_cols_V    |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

