v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
T 15900 1600 5 10 1 1 0 0 1
file=adsb_cape_pg1.sch
}
T 15900 1300 9 10 1 0 0 0 1
1
T 17400 1300 9 10 1 0 0 0 1
4
T 19800 1600 9 10 1 0 0 0 1
-
T 16000 2000 9 10 1 0 0 0 1
ADSB-Cape: Beaglebone Interface
C 5700 4100 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 5900 4100 5900 4300 1 0 0
{
T 5950 4150 5 6 0 1 0 0 1
pinnumber=1
T 5950 4150 5 6 0 0 0 0 1
pinseq=1
T 5950 4150 5 6 0 1 0 0 1
pinlabel=1
T 5950 4150 5 6 0 1 0 0 1
pintype=pwr
}
L 5750 4300 6050 4300 3 0 0 0 -1 -1
T 5775 4350 9 8 1 0 0 0 1
+3.3V
T 6000 4100 8 8 0 0 0 0 1
net=+3.3V:1
]
C 2300 6400 1 0 0 EMBEDDED5V-plus-1.sym
[
P 2500 6400 2500 6600 1 0 0
{
T 2550 6450 5 6 0 1 0 0 1
pinnumber=1
T 2550 6450 5 6 0 0 0 0 1
pinseq=1
T 2550 6450 5 6 0 1 0 0 1
pinlabel=1
T 2550 6450 5 6 0 1 0 0 1
pintype=pwr
}
L 2350 6600 2650 6600 3 0 0 0 -1 -1
T 2375 6650 9 8 1 0 0 0 1
+5V
T 2600 6400 8 8 0 0 0 0 1
net=+5V:1
]
C 2400 1700 1 0 0 EMBEDDEDgnd-1.sym
[
P 2500 1800 2500 2000 1 0 1
{
T 2558 1861 5 4 0 1 0 0 1
pinnumber=1
T 2558 1861 5 4 0 0 0 0 1
pinseq=1
T 2558 1861 5 4 0 1 0 0 1
pinlabel=1
T 2558 1861 5 4 0 1 0 0 1
pintype=pwr
}
L 2400 1800 2600 1800 3 0 0 0 -1 -1
L 2455 1750 2545 1750 3 0 0 0 -1 -1
L 2480 1710 2520 1710 3 0 0 0 -1 -1
T 2700 1750 8 10 0 0 0 0 1
net=GND:1
]
N 2500 2900 2500 6400 4
N 2500 2000 5900 2000 4
N 3800 3700 2500 3700 4
N 5900 2900 5900 4100 4
N 4600 2000 4600 3100 4
N 5400 3700 5900 3700 4
N 3800 5900 2500 5900 4
N 2500 5900 2500 3700 4
C 4500 4700 1 0 0 EMBEDDEDgnd-1.sym
[
P 4600 4800 4600 5000 1 0 1
{
T 4658 4861 5 4 0 1 0 0 1
pinnumber=1
T 4658 4861 5 4 0 0 0 0 1
pinseq=1
T 4658 4861 5 4 0 1 0 0 1
pinlabel=1
T 4658 4861 5 4 0 1 0 0 1
pintype=pwr
}
L 4500 4800 4700 4800 3 0 0 0 -1 -1
L 4555 4750 4645 4750 3 0 0 0 -1 -1
L 4580 4710 4620 4710 3 0 0 0 -1 -1
T 4800 4750 8 10 0 0 0 0 1
net=GND:1
]
N 4600 5300 4600 5000 4
N 5900 5000 4600 5000 4
C 7700 5800 1 0 1 EMBEDDEDinput-1.sym
[
P 7100 5900 6900 5900 1 0 1
{
T 7250 5850 5 6 0 1 0 6 1
pinnumber=1
T 7250 5850 5 6 0 0 0 6 1
pinseq=1
}
L 7700 6000 7700 5800 3 0 0 0 -1 -1
L 7700 6000 7200 6000 3 0 0 0 -1 -1
L 7200 6000 7100 5900 3 0 0 0 -1 -1
L 7100 5900 7200 5800 3 0 0 0 -1 -1
L 7200 5800 7700 5800 3 0 0 0 -1 -1
T 7700 6100 5 10 0 0 0 6 1
device=INPUT
]
{
T 7700 6100 5 10 0 0 0 6 1
device=INPUT
T 7200 6200 5 10 1 1 180 6 1
value=VCCINT
T 7700 5800 5 10 0 0 90 2 1
net=VCCINT:1
}
N 5400 5900 6900 5900 4
C 3800 5300 1 0 0 EMBEDDEDlm1117-1.sym
[
B 4100 5600 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4100 5900 3800 5900 1 0 1
{
T 3900 5950 5 8 1 1 0 0 1
pinnumber=3
T 3900 5950 5 8 0 0 0 0 1
pinseq=3
T 4100 5900 5 10 1 1 0 0 1
value=IN
}
P 4600 5300 4600 5600 1 0 0
{
T 4500 5400 5 8 1 1 0 0 1
pinnumber=1
T 4500 5400 5 8 0 0 0 0 1
pinseq=1
T 4400 5700 5 10 1 1 0 0 1
value=GND
}
P 5100 5900 5400 5900 1 0 1
{
T 5230 5950 5 8 1 1 0 0 1
pinnumber=2
T 5230 5950 5 8 0 0 0 0 1
pinseq=2
T 4700 5900 5 10 1 1 0 0 1
value=OUT
}
T 5400 6600 5 10 0 0 0 0 1
device=1117
T 5200 6300 8 10 0 1 0 6 1
refdes=U?
T 5400 6400 5 10 0 0 0 0 1
pins=3
T 3795 5295 8 10 0 1 0 0 1
footprint=TO220
]
{
T 4700 6300 5 10 1 1 0 0 1
device=ZLDO1117
T 4500 6300 5 10 1 1 0 6 1
refdes=U103
T 3795 5295 5 10 0 1 0 0 1
footprint=SOT223
T 5600 6300 5 10 1 1 0 0 1
value=1.2V
}
C 3800 3100 1 0 0 EMBEDDEDlm1117-1.sym
[
B 4100 3400 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4100 3700 3800 3700 1 0 1
{
T 3900 3750 5 8 1 1 0 0 1
pinnumber=3
T 3900 3750 5 8 0 0 0 0 1
pinseq=3
T 4100 3700 5 10 1 1 0 0 1
value=IN
}
P 4600 3100 4600 3400 1 0 0
{
T 4500 3200 5 8 1 1 0 0 1
pinnumber=1
T 4500 3200 5 8 0 0 0 0 1
pinseq=1
T 4400 3500 5 10 1 1 0 0 1
value=GND
}
P 5100 3700 5400 3700 1 0 1
{
T 5230 3750 5 8 1 1 0 0 1
pinnumber=2
T 5230 3750 5 8 0 0 0 0 1
pinseq=2
T 4700 3700 5 10 1 1 0 0 1
value=OUT
}
T 5400 4400 5 10 0 0 0 0 1
device=1117
T 5200 4100 8 10 0 1 0 6 1
refdes=U?
T 5400 4200 5 10 0 0 0 0 1
pins=3
T 3795 3095 8 10 0 1 0 0 1
footprint=TO220
]
{
T 4600 4100 5 10 1 1 0 0 1
device=TLV1117
T 4500 4100 5 10 1 1 0 6 1
refdes=U101
T 3795 3095 5 10 0 1 0 0 1
footprint=SOT223
T 5300 4100 5 10 1 1 0 0 1
value=3.3V
}
T 6000 6000 9 10 1 0 0 0 1
+1.2V
T 4600 17000 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P8
C 14700 15400 1 0 0 EMBEDDED5V-plus-1.sym
[
T 15000 15400 8 8 0 0 0 0 1
net=+5V:1
T 14775 15650 9 8 1 0 0 0 1
+5V
L 14750 15600 15050 15600 3 0 0 0 -1 -1
P 14900 15400 14900 15600 1 0 0
{
T 14950 15450 5 6 0 1 0 0 1
pinnumber=1
T 14950 15450 5 6 0 0 0 0 1
pinseq=1
T 14950 15450 5 6 0 1 0 0 1
pinlabel=1
T 14950 15450 5 6 0 1 0 0 1
pintype=pwr
}
]
N 12800 3500 15800 3500 4
{
T 14000 3500 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 13300 3500 13300 4200 4
N 12800 3300 15800 3300 4
{
T 14000 3300 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 13800 3300 13800 4200 4
N 8700 5100 13800 5100 4
C 10400 2800 1 0 0 EMBEDDEDgnd-1.sym
[
L 10480 2810 10520 2810 3 0 0 0 -1 -1
L 10455 2850 10545 2850 3 0 0 0 -1 -1
L 10400 2900 10600 2900 3 0 0 0 -1 -1
P 10500 2900 10500 3100 1 0 1
{
T 10558 2961 5 4 0 1 0 0 1
pinnumber=1
T 10558 2961 5 4 0 0 0 0 1
pinseq=1
T 10558 2961 5 4 0 1 0 0 1
pinlabel=1
T 10558 2961 5 4 0 1 0 0 1
pintype=pwr
}
T 10700 2850 8 10 0 0 0 0 1
net=GND:1
]
N 10500 3100 10500 4200 4
C 10700 4200 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 10500 4600 10500 4400 3 0 0 0 -1 -1
L 10500 4900 10500 4700 3 0 0 0 -1 -1
L 10300 4700 10700 4700 3 0 0 0 -1 -1
L 10300 4600 10700 4600 3 0 0 0 -1 -1
P 10500 5100 10500 4900 1 0 0
{
T 10500 4900 5 8 0 1 90 8 1
pintype=pas
T 10500 4900 9 8 0 1 90 6 1
pinlabel=2
T 10550 4950 5 8 0 1 90 2 1
pinseq=2
T 10450 4950 5 8 0 1 90 0 1
pinnumber=2
}
P 10500 4200 10500 4400 1 0 0
{
T 10500 4400 5 8 0 1 90 2 1
pintype=pas
T 10500 4400 9 8 0 1 90 0 1
pinlabel=1
T 10550 4350 5 8 0 1 90 8 1
pinseq=1
T 10450 4350 5 8 0 1 90 6 1
pinnumber=1
}
T 9800 4400 5 10 0 0 90 0 1
symversion=0.1
T 9600 4400 5 10 0 0 90 0 1
numslots=0
T 9400 4400 5 10 0 0 90 0 1
description=capacitor
T 10200 4400 8 10 0 1 90 0 1
refdes=C?
T 10000 4400 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 10000 4400 5 10 0 0 90 0 1
device=CAPACITOR
T 10300 4800 5 10 1 1 180 0 1
refdes=C104
T 9800 4400 5 10 1 1 0 0 1
value=0.1uf
T 10700 4200 5 10 0 0 0 0 1
footprint=my_0603
}
N 12800 3900 12800 5100 4
C 10800 3200 1 0 0 EMBEDDED24AA256.sym
[
T 11795 4200 8 10 0 1 0 0 1
device=24AA256
T 11095 4200 8 10 0 1 0 0 1
refdes=U?
T 10795 3200 8 10 0 1 0 0 1
footprint=TSSOP-65P-640L1-8N
P 12800 3300 12500 3300 1 0 0
{
T 12900 3300 5 10 0 0 0 6 1
pintype=pas
T 12445 3295 5 10 1 1 0 6 1
pinlabel=SDA
T 12595 3345 5 10 1 1 0 0 1
pinnumber=5
T 12900 3300 5 10 0 0 0 6 1
pinseq=5
}
P 10800 3300 11100 3300 1 0 0
{
T 10700 3300 5 10 0 0 0 0 1
pintype=pas
T 11155 3295 5 10 1 1 0 0 1
pinlabel=VSS
T 11005 3345 5 10 1 1 0 6 1
pinnumber=4
T 10700 3300 5 10 0 0 0 0 1
pinseq=4
}
P 10800 3500 11100 3500 1 0 0
{
T 10700 3500 5 10 0 0 0 0 1
pintype=pas
T 11155 3495 5 10 1 1 0 0 1
pinlabel=A2
T 11005 3545 5 10 1 1 0 6 1
pinnumber=3
T 10700 3500 5 10 0 0 0 0 1
pinseq=3
}
P 10800 3700 11100 3700 1 0 0
{
T 10700 3700 5 10 0 0 0 0 1
pintype=pas
T 11155 3695 5 10 1 1 0 0 1
pinlabel=A1
T 11005 3745 5 10 1 1 0 6 1
pinnumber=2
T 10700 3700 5 10 0 0 0 0 1
pinseq=2
}
P 10800 3900 11100 3900 1 0 0
{
T 10700 3900 5 10 0 0 0 0 1
pintype=pas
T 11155 3895 5 10 1 1 0 0 1
pinlabel=A0
T 11005 3945 5 10 1 1 0 6 1
pinnumber=1
T 10700 3900 5 10 0 0 0 0 1
pinseq=1
}
P 12500 3500 12800 3500 1 0 1
{
T 12650 3550 5 10 1 1 0 0 1
pinnumber=6
T 12650 3550 5 10 0 0 0 0 1
pinseq=6
T 12450 3450 5 10 1 1 0 6 1
pinlabel=SCL
T 12650 3550 5 10 0 1 0 0 1
pintype=pas
}
P 12500 3700 12800 3700 1 0 1
{
T 12650 3750 5 10 1 1 0 0 1
pinnumber=7
T 12650 3750 5 10 0 0 0 0 1
pinseq=7
T 12450 3650 5 10 1 1 0 6 1
pinlabel=WP
T 12650 3750 5 10 0 1 0 0 1
pintype=pas
}
B 11100 3200 1400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 12500 3900 12800 3900 1 0 1
{
T 12650 3950 5 10 1 1 0 0 1
pinnumber=8
T 12650 3950 5 10 0 0 0 0 1
pinseq=8
T 12450 3850 5 10 1 1 0 6 1
pinlabel=VDD
T 12650 3950 5 10 0 1 0 0 1
pintype=pas
}
]
{
T 10795 3200 5 10 0 1 0 0 1
footprint=SO8
T 11095 4200 5 10 1 1 0 0 1
refdes=U104
T 11795 4200 5 10 1 1 0 0 1
device=24C256W
}
T 11100 2800 9 10 1 0 0 0 2
I2C Address 0x50-0x53

C 15800 3400 1 0 0 EMBEDDEDoutput-1.sym
[
P 15800 3500 16000 3500 1 0 0
{
T 16050 3450 5 6 0 1 0 0 1
pinnumber=1
T 16050 3450 5 6 0 0 0 0 1
pinseq=1
}
L 16000 3600 16000 3400 3 0 0 0 -1 -1
L 16000 3600 16500 3600 3 0 0 0 -1 -1
L 16500 3600 16600 3500 3 0 0 0 -1 -1
L 16600 3500 16500 3400 3 0 0 0 -1 -1
L 16500 3400 16000 3400 3 0 0 0 -1 -1
T 15900 3700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 15900 3700 5 10 0 0 0 0 1
device=OUTPUT
T 16700 3400 5 10 1 1 0 0 1
value=I2C2_SCL
T 15800 3400 5 10 0 1 180 0 1
net=I2C2_SCL:1
}
C 15800 3200 1 0 0 EMBEDDEDoutput-1.sym
[
P 15800 3300 16000 3300 1 0 0
{
T 16050 3250 5 6 0 1 0 0 1
pinnumber=1
T 16050 3250 5 6 0 0 0 0 1
pinseq=1
}
L 16000 3400 16000 3200 3 0 0 0 -1 -1
L 16000 3400 16500 3400 3 0 0 0 -1 -1
L 16500 3400 16600 3300 3 0 0 0 -1 -1
L 16600 3300 16500 3200 3 0 0 0 -1 -1
L 16500 3200 16000 3200 3 0 0 0 -1 -1
T 15900 3500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 15900 3500 5 10 0 0 0 0 1
device=OUTPUT
T 16700 3200 5 10 1 1 0 0 1
value=I2C2_SDA
T 15800 3200 5 10 0 1 180 0 1
net=I2C2_SDA:1
}
C 6200 16800 1 180 0 EMBEDDEDheader46-1.sym
[
T 4600 12200 8 10 0 0 180 0 1
device=HEADER46
T 4600 12000 8 10 0 0 180 0 1
class=IO
T 4600 11800 8 10 0 0 180 0 1
pins=34
P 5100 16600 4800 16600 1 0 1
{
T 4950 16550 5 8 1 1 180 0 1
pinnumber=1
T 4950 16550 5 8 0 0 180 0 1
pinseq=1
T 4950 16550 5 8 0 1 180 0 1
pinlabel=1
T 4950 16550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 16600 5900 16600 1 0 0
{
T 6000 16550 5 8 1 1 180 6 1
pinnumber=2
T 6000 16550 5 8 0 0 180 6 1
pinseq=2
T 6000 16550 5 8 0 1 180 6 1
pinlabel=2
T 6000 16550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 16200 4800 16200 1 0 1
{
T 4950 16150 5 8 1 1 180 0 1
pinnumber=3
T 4950 16150 5 8 0 0 180 0 1
pinseq=3
T 4950 16150 5 8 0 1 180 0 1
pinlabel=3
T 4950 16150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 16200 5900 16200 1 0 0
{
T 6000 16150 5 8 1 1 180 6 1
pinnumber=4
T 6000 16150 5 8 0 0 180 6 1
pinseq=4
T 6000 16150 5 8 0 1 180 6 1
pinlabel=4
T 6000 16150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15800 4800 15800 1 0 1
{
T 4950 15750 5 8 1 1 180 0 1
pinnumber=5
T 4950 15750 5 8 0 0 180 0 1
pinseq=5
T 4950 15750 5 8 0 1 180 0 1
pinlabel=5
T 4950 15750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15800 5900 15800 1 0 0
{
T 6000 15750 5 8 1 1 180 6 1
pinnumber=6
T 6000 15750 5 8 0 0 180 6 1
pinseq=6
T 6000 15750 5 8 0 1 180 6 1
pinlabel=6
T 6000 15750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15400 4800 15400 1 0 1
{
T 4950 15350 5 8 1 1 180 0 1
pinnumber=7
T 4950 15350 5 8 0 0 180 0 1
pinseq=7
T 4950 15350 5 8 0 1 180 0 1
pinlabel=7
T 4950 15350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15400 5900 15400 1 0 0
{
T 6000 15350 5 8 1 1 180 6 1
pinnumber=8
T 6000 15350 5 8 0 0 180 6 1
pinseq=8
T 6000 15350 5 8 0 1 180 6 1
pinlabel=8
T 6000 15350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15000 4800 15000 1 0 1
{
T 4950 14950 5 8 1 1 180 0 1
pinnumber=9
T 4950 14950 5 8 0 0 180 0 1
pinseq=9
T 4950 14950 5 8 0 1 180 0 1
pinlabel=9
T 4950 14950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15000 5900 15000 1 0 0
{
T 6000 14950 5 8 1 1 180 6 1
pinnumber=10
T 6000 14950 5 8 0 0 180 6 1
pinseq=10
T 6000 14950 5 8 0 1 180 6 1
pinlabel=10
T 6000 14950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 14600 4800 14600 1 0 1
{
T 4950 14550 5 8 1 1 180 0 1
pinnumber=11
T 4950 14550 5 8 0 0 180 0 1
pinseq=11
T 4950 14550 5 8 0 1 180 0 1
pinlabel=11
T 4950 14550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 14600 5900 14600 1 0 0
{
T 6000 14550 5 8 1 1 180 6 1
pinnumber=12
T 6000 14550 5 8 0 0 180 6 1
pinseq=12
T 6000 14550 5 8 0 1 180 6 1
pinlabel=12
T 6000 14550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 14200 4800 14200 1 0 1
{
T 4950 14150 5 8 1 1 180 0 1
pinnumber=13
T 4950 14150 5 8 0 0 180 0 1
pinseq=13
T 4950 14150 5 8 0 1 180 0 1
pinlabel=13
T 4950 14150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 14200 5900 14200 1 0 0
{
T 6000 14150 5 8 1 1 180 6 1
pinnumber=14
T 6000 14150 5 8 0 0 180 6 1
pinseq=14
T 6000 14150 5 8 0 1 180 6 1
pinlabel=14
T 6000 14150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13800 4800 13800 1 0 1
{
T 4950 13750 5 8 1 1 180 0 1
pinnumber=15
T 4950 13750 5 8 0 0 180 0 1
pinseq=15
T 4950 13750 5 8 0 1 180 0 1
pinlabel=15
T 4950 13750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13800 5900 13800 1 0 0
{
T 6000 13750 5 8 1 1 180 6 1
pinnumber=16
T 6000 13750 5 8 0 0 180 6 1
pinseq=16
T 6000 13750 5 8 0 1 180 6 1
pinlabel=16
T 6000 13750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13400 4800 13400 1 0 1
{
T 4950 13350 5 8 1 1 180 0 1
pinnumber=17
T 4950 13350 5 8 0 0 180 0 1
pinseq=17
T 4950 13350 5 8 0 1 180 0 1
pinlabel=17
T 4950 13350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13400 5900 13400 1 0 0
{
T 6000 13350 5 8 1 1 180 6 1
pinnumber=18
T 6000 13350 5 8 0 0 180 6 1
pinseq=18
T 6000 13350 5 8 0 1 180 6 1
pinlabel=18
T 6000 13350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13000 4800 13000 1 0 1
{
T 4950 12950 5 8 1 1 180 0 1
pinnumber=19
T 4950 12950 5 8 0 0 180 0 1
pinseq=19
T 4950 12950 5 8 0 1 180 0 1
pinlabel=19
T 4950 12950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13000 5900 13000 1 0 0
{
T 6000 12950 5 8 1 1 180 6 1
pinnumber=20
T 6000 12950 5 8 0 0 180 6 1
pinseq=20
T 6000 12950 5 8 0 1 180 6 1
pinlabel=20
T 6000 12950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 12600 4800 12600 1 0 1
{
T 4950 12550 5 8 1 1 180 0 1
pinnumber=21
T 4950 12550 5 8 0 0 180 0 1
pinseq=21
T 4950 12550 5 8 0 1 180 0 1
pinlabel=21
T 4950 12550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 12600 5900 12600 1 0 0
{
T 6000 12550 5 8 1 1 180 6 1
pinnumber=22
T 6000 12550 5 8 0 0 180 6 1
pinseq=22
T 6000 12550 5 8 0 1 180 6 1
pinlabel=22
T 6000 12550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 12200 4800 12200 1 0 1
{
T 4950 12150 5 8 1 1 180 0 1
pinnumber=23
T 4950 12150 5 8 0 0 180 0 1
pinseq=23
T 4950 12150 5 8 0 1 180 0 1
pinlabel=23
T 4950 12150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 12200 5900 12200 1 0 0
{
T 6000 12150 5 8 1 1 180 6 1
pinnumber=24
T 6000 12150 5 8 0 0 180 6 1
pinseq=24
T 6000 12150 5 8 0 1 180 6 1
pinlabel=24
T 6000 12150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 11800 4800 11800 1 0 1
{
T 4950 11750 5 8 1 1 180 0 1
pinnumber=25
T 4950 11750 5 8 0 0 180 0 1
pinseq=25
T 4950 11750 5 8 0 1 180 0 1
pinlabel=25
T 4950 11750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 11800 5900 11800 1 0 0
{
T 6000 11750 5 8 1 1 180 6 1
pinnumber=26
T 6000 11750 5 8 0 0 180 6 1
pinseq=26
T 6000 11750 5 8 0 1 180 6 1
pinlabel=26
T 6000 11750 5 8 0 1 180 6 1
pintype=pas
}
B 5100 7600 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 5900 14400 5100 14400 3 0 0 0 -1 -1
L 5500 7600 5500 16800 3 0 0 0 -1 -1
L 5900 16400 5100 16400 3 0 0 0 -1 -1
L 5900 15200 5100 15200 3 0 0 0 -1 -1
L 5900 15600 5100 15600 3 0 0 0 -1 -1
L 5900 14800 5100 14800 3 0 0 0 -1 -1
L 5900 16000 5100 16000 3 0 0 0 -1 -1
L 5900 13200 5100 13200 3 0 0 0 -1 -1
L 5900 13600 5100 13600 3 0 0 0 -1 -1
L 5900 12800 5100 12800 3 0 0 0 -1 -1
L 5900 12000 5100 12000 3 0 0 0 -1 -1
L 5900 12400 5100 12400 3 0 0 0 -1 -1
L 5900 14000 5100 14000 3 0 0 0 -1 -1
P 5100 11400 4800 11400 1 0 1
{
T 4950 11350 5 8 1 1 180 0 1
pinnumber=27
T 4950 11350 5 8 0 0 180 0 1
pinseq=27
T 4950 11350 5 8 0 1 180 0 1
pinlabel=27
T 4950 11350 5 8 0 1 180 0 1
pintype=pas
}
L 5900 11200 5100 11200 3 0 0 0 -1 -1
P 6200 11400 5900 11400 1 0 0
{
T 6000 11350 5 8 1 1 180 6 1
pinnumber=28
T 6000 11350 5 8 0 0 180 6 1
pinseq=28
T 6000 11350 5 8 0 1 180 6 1
pinlabel=28
T 6000 11350 5 8 0 1 180 6 1
pintype=pas
}
L 5900 11600 5100 11600 3 0 0 0 -1 -1
L 5900 11600 5100 11600 3 0 0 0 -1 -1
P 5100 11000 4800 11000 1 0 1
{
T 4950 10950 5 8 1 1 180 0 1
pinnumber=29
T 4950 10950 5 8 0 0 180 0 1
pinseq=29
T 4950 10950 5 8 0 1 180 0 1
pinlabel=29
T 4950 10950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 11000 5900 11000 1 0 0
{
T 6000 10950 5 8 1 1 180 6 1
pinnumber=30
T 6000 10950 5 8 0 0 180 6 1
pinseq=30
T 6000 10950 5 8 0 1 180 6 1
pinlabel=30
T 6000 10950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 10600 4800 10600 1 0 1
{
T 4950 10550 5 8 1 1 180 0 1
pinnumber=31
T 4950 10550 5 8 0 0 180 0 1
pinseq=31
T 4950 10550 5 8 0 1 180 0 1
pinlabel=31
T 4950 10550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 10600 5900 10600 1 0 0
{
T 6000 10550 5 8 1 1 180 6 1
pinnumber=32
T 6000 10550 5 8 0 0 180 6 1
pinseq=32
T 6000 10550 5 8 0 1 180 6 1
pinlabel=32
T 6000 10550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 10200 4800 10200 1 0 1
{
T 4950 10150 5 8 1 1 180 0 1
pinnumber=33
T 4950 10150 5 8 0 0 180 0 1
pinseq=33
T 4950 10150 5 8 0 1 180 0 1
pinlabel=33
T 4950 10150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 10200 5900 10200 1 0 0
{
T 6000 10150 5 8 1 1 180 6 1
pinnumber=34
T 6000 10150 5 8 0 0 180 6 1
pinseq=16
T 6000 10150 5 8 0 1 180 6 1
pinlabel=16
T 6000 10150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9800 4800 9800 1 0 1
{
T 4950 9750 5 8 1 1 180 0 1
pinnumber=35
T 4950 9750 5 8 0 0 180 0 1
pinseq=35
T 4950 9750 5 8 0 1 180 0 1
pinlabel=35
T 4950 9750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9800 5900 9800 1 0 0
{
T 6000 9750 5 8 1 1 180 6 1
pinnumber=36
T 6000 9750 5 8 0 0 180 6 1
pinseq=36
T 6000 9750 5 8 0 1 180 6 1
pinlabel=36
T 6000 9750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9400 4800 9400 1 0 1
{
T 4950 9350 5 8 1 1 180 0 1
pinnumber=37
T 4950 9350 5 8 0 0 180 0 1
pinseq=37
T 4950 9350 5 8 0 1 180 0 1
pinlabel=37
T 4950 9350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9400 5900 9400 1 0 0
{
T 6000 9350 5 8 1 1 180 6 1
pinnumber=38
T 6000 9350 5 8 0 0 180 6 1
pinseq=38
T 6000 9350 5 8 0 1 180 6 1
pinlabel=38
T 6000 9350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9000 4800 9000 1 0 1
{
T 4950 8950 5 8 1 1 180 0 1
pinnumber=39
T 4950 8950 5 8 0 0 180 0 1
pinseq=39
T 4950 8950 5 8 0 1 180 0 1
pinlabel=39
T 4950 8950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9000 5900 9000 1 0 0
{
T 6000 8950 5 8 1 1 180 6 1
pinnumber=40
T 6000 8950 5 8 0 0 180 6 1
pinseq=40
T 6000 8950 5 8 0 1 180 6 1
pinlabel=40
T 6000 8950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 8600 4800 8600 1 0 1
{
T 4950 8550 5 8 1 1 180 0 1
pinnumber=41
T 4950 8550 5 8 0 0 180 0 1
pinseq=23
T 4950 8550 5 8 0 1 180 0 1
pinlabel=23
T 4950 8550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 8600 5900 8600 1 0 0
{
T 6000 8550 5 8 1 1 180 6 1
pinnumber=42
T 6000 8550 5 8 0 0 180 6 1
pinseq=42
T 6000 8550 5 8 0 1 180 6 1
pinlabel=42
T 6000 8550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 8200 4800 8200 1 0 1
{
T 4950 8150 5 8 1 1 180 0 1
pinnumber=43
T 4950 8150 5 8 0 0 180 0 1
pinseq=43
T 4950 8150 5 8 0 1 180 0 1
pinlabel=43
T 4950 8150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 8200 5900 8200 1 0 0
{
T 6000 8150 5 8 1 1 180 6 1
pinnumber=44
T 6000 8150 5 8 0 0 180 6 1
pinseq=44
T 6000 8150 5 8 0 1 180 6 1
pinlabel=44
T 6000 8150 5 8 0 1 180 6 1
pintype=pas
}
L 5900 10800 5100 10800 3 0 0 0 -1 -1
L 5900 9600 5100 9600 3 0 0 0 -1 -1
L 5900 10000 5100 10000 3 0 0 0 -1 -1
L 5900 9200 5100 9200 3 0 0 0 -1 -1
L 5900 8400 5100 8400 3 0 0 0 -1 -1
L 5900 8800 5100 8800 3 0 0 0 -1 -1
L 5900 10400 5100 10400 3 0 0 0 -1 -1
P 5100 7800 4800 7800 1 0 1
{
T 4950 7750 5 8 1 1 180 0 1
pinnumber=45
T 4950 7750 5 8 0 0 180 0 1
pinseq=45
T 4950 7750 5 8 0 1 180 0 1
pinlabel=45
T 4950 7750 5 8 0 1 180 0 1
pintype=pas
}
L 5900 7600 5100 7600 3 0 0 0 -1 -1
P 6200 7800 5900 7800 1 0 0
{
T 6000 7750 5 8 1 1 180 6 1
pinnumber=46
T 6000 7750 5 8 0 0 180 6 1
pinseq=46
T 6000 7750 5 8 0 1 180 6 1
pinlabel=46
T 6000 7750 5 8 0 1 180 6 1
pintype=pas
}
L 5900 8000 5100 8000 3 0 0 0 -1 -1
L 5900 8000 5100 8000 3 0 0 0 -1 -1
T 5600 7500 8 10 0 1 180 0 1
refdes=J?
]
{
T 4600 12200 5 10 0 0 180 0 1
device=HEADER46
T 5600 7500 5 10 1 1 180 0 1
refdes=J102
T 6200 16800 5 10 0 0 0 0 1
footprint=HEADER46_2
}
C 16600 16800 1 180 0 EMBEDDEDheader46-1.sym
[
T 15000 12200 8 10 0 0 180 0 1
device=HEADER46
T 15000 12000 8 10 0 0 180 0 1
class=IO
T 15000 11800 8 10 0 0 180 0 1
pins=34
P 15500 16600 15200 16600 1 0 1
{
T 15350 16550 5 8 1 1 180 0 1
pinnumber=1
T 15350 16550 5 8 0 0 180 0 1
pinseq=1
T 15350 16550 5 8 0 1 180 0 1
pinlabel=1
T 15350 16550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 16600 16300 16600 1 0 0
{
T 16400 16550 5 8 1 1 180 6 1
pinnumber=2
T 16400 16550 5 8 0 0 180 6 1
pinseq=2
T 16400 16550 5 8 0 1 180 6 1
pinlabel=2
T 16400 16550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 16200 15200 16200 1 0 1
{
T 15350 16150 5 8 1 1 180 0 1
pinnumber=3
T 15350 16150 5 8 0 0 180 0 1
pinseq=3
T 15350 16150 5 8 0 1 180 0 1
pinlabel=3
T 15350 16150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 16200 16300 16200 1 0 0
{
T 16400 16150 5 8 1 1 180 6 1
pinnumber=4
T 16400 16150 5 8 0 0 180 6 1
pinseq=4
T 16400 16150 5 8 0 1 180 6 1
pinlabel=4
T 16400 16150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15800 15200 15800 1 0 1
{
T 15350 15750 5 8 1 1 180 0 1
pinnumber=5
T 15350 15750 5 8 0 0 180 0 1
pinseq=5
T 15350 15750 5 8 0 1 180 0 1
pinlabel=5
T 15350 15750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15800 16300 15800 1 0 0
{
T 16400 15750 5 8 1 1 180 6 1
pinnumber=6
T 16400 15750 5 8 0 0 180 6 1
pinseq=6
T 16400 15750 5 8 0 1 180 6 1
pinlabel=6
T 16400 15750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15400 15200 15400 1 0 1
{
T 15350 15350 5 8 1 1 180 0 1
pinnumber=7
T 15350 15350 5 8 0 0 180 0 1
pinseq=7
T 15350 15350 5 8 0 1 180 0 1
pinlabel=7
T 15350 15350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15400 16300 15400 1 0 0
{
T 16400 15350 5 8 1 1 180 6 1
pinnumber=8
T 16400 15350 5 8 0 0 180 6 1
pinseq=8
T 16400 15350 5 8 0 1 180 6 1
pinlabel=8
T 16400 15350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15000 15200 15000 1 0 1
{
T 15350 14950 5 8 1 1 180 0 1
pinnumber=9
T 15350 14950 5 8 0 0 180 0 1
pinseq=9
T 15350 14950 5 8 0 1 180 0 1
pinlabel=9
T 15350 14950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15000 16300 15000 1 0 0
{
T 16400 14950 5 8 1 1 180 6 1
pinnumber=10
T 16400 14950 5 8 0 0 180 6 1
pinseq=10
T 16400 14950 5 8 0 1 180 6 1
pinlabel=10
T 16400 14950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 14600 15200 14600 1 0 1
{
T 15350 14550 5 8 1 1 180 0 1
pinnumber=11
T 15350 14550 5 8 0 0 180 0 1
pinseq=11
T 15350 14550 5 8 0 1 180 0 1
pinlabel=11
T 15350 14550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 14600 16300 14600 1 0 0
{
T 16400 14550 5 8 1 1 180 6 1
pinnumber=12
T 16400 14550 5 8 0 0 180 6 1
pinseq=12
T 16400 14550 5 8 0 1 180 6 1
pinlabel=12
T 16400 14550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 14200 15200 14200 1 0 1
{
T 15350 14150 5 8 1 1 180 0 1
pinnumber=13
T 15350 14150 5 8 0 0 180 0 1
pinseq=13
T 15350 14150 5 8 0 1 180 0 1
pinlabel=13
T 15350 14150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 14200 16300 14200 1 0 0
{
T 16400 14150 5 8 1 1 180 6 1
pinnumber=14
T 16400 14150 5 8 0 0 180 6 1
pinseq=14
T 16400 14150 5 8 0 1 180 6 1
pinlabel=14
T 16400 14150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13800 15200 13800 1 0 1
{
T 15350 13750 5 8 1 1 180 0 1
pinnumber=15
T 15350 13750 5 8 0 0 180 0 1
pinseq=15
T 15350 13750 5 8 0 1 180 0 1
pinlabel=15
T 15350 13750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13800 16300 13800 1 0 0
{
T 16400 13750 5 8 1 1 180 6 1
pinnumber=16
T 16400 13750 5 8 0 0 180 6 1
pinseq=16
T 16400 13750 5 8 0 1 180 6 1
pinlabel=16
T 16400 13750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13400 15200 13400 1 0 1
{
T 15350 13350 5 8 1 1 180 0 1
pinnumber=17
T 15350 13350 5 8 0 0 180 0 1
pinseq=17
T 15350 13350 5 8 0 1 180 0 1
pinlabel=17
T 15350 13350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13400 16300 13400 1 0 0
{
T 16400 13350 5 8 1 1 180 6 1
pinnumber=18
T 16400 13350 5 8 0 0 180 6 1
pinseq=18
T 16400 13350 5 8 0 1 180 6 1
pinlabel=18
T 16400 13350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13000 15200 13000 1 0 1
{
T 15350 12950 5 8 1 1 180 0 1
pinnumber=19
T 15350 12950 5 8 0 0 180 0 1
pinseq=19
T 15350 12950 5 8 0 1 180 0 1
pinlabel=19
T 15350 12950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13000 16300 13000 1 0 0
{
T 16400 12950 5 8 1 1 180 6 1
pinnumber=20
T 16400 12950 5 8 0 0 180 6 1
pinseq=20
T 16400 12950 5 8 0 1 180 6 1
pinlabel=20
T 16400 12950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 12600 15200 12600 1 0 1
{
T 15350 12550 5 8 1 1 180 0 1
pinnumber=21
T 15350 12550 5 8 0 0 180 0 1
pinseq=21
T 15350 12550 5 8 0 1 180 0 1
pinlabel=21
T 15350 12550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 12600 16300 12600 1 0 0
{
T 16400 12550 5 8 1 1 180 6 1
pinnumber=22
T 16400 12550 5 8 0 0 180 6 1
pinseq=22
T 16400 12550 5 8 0 1 180 6 1
pinlabel=22
T 16400 12550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 12200 15200 12200 1 0 1
{
T 15350 12150 5 8 1 1 180 0 1
pinnumber=23
T 15350 12150 5 8 0 0 180 0 1
pinseq=23
T 15350 12150 5 8 0 1 180 0 1
pinlabel=23
T 15350 12150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 12200 16300 12200 1 0 0
{
T 16400 12150 5 8 1 1 180 6 1
pinnumber=24
T 16400 12150 5 8 0 0 180 6 1
pinseq=24
T 16400 12150 5 8 0 1 180 6 1
pinlabel=24
T 16400 12150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 11800 15200 11800 1 0 1
{
T 15350 11750 5 8 1 1 180 0 1
pinnumber=25
T 15350 11750 5 8 0 0 180 0 1
pinseq=25
T 15350 11750 5 8 0 1 180 0 1
pinlabel=25
T 15350 11750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 11800 16300 11800 1 0 0
{
T 16400 11750 5 8 1 1 180 6 1
pinnumber=26
T 16400 11750 5 8 0 0 180 6 1
pinseq=26
T 16400 11750 5 8 0 1 180 6 1
pinlabel=26
T 16400 11750 5 8 0 1 180 6 1
pintype=pas
}
B 15500 7600 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 16300 14400 15500 14400 3 0 0 0 -1 -1
L 15900 7600 15900 16800 3 0 0 0 -1 -1
L 16300 16400 15500 16400 3 0 0 0 -1 -1
L 16300 15200 15500 15200 3 0 0 0 -1 -1
L 16300 15600 15500 15600 3 0 0 0 -1 -1
L 16300 14800 15500 14800 3 0 0 0 -1 -1
L 16300 16000 15500 16000 3 0 0 0 -1 -1
L 16300 13200 15500 13200 3 0 0 0 -1 -1
L 16300 13600 15500 13600 3 0 0 0 -1 -1
L 16300 12800 15500 12800 3 0 0 0 -1 -1
L 16300 12000 15500 12000 3 0 0 0 -1 -1
L 16300 12400 15500 12400 3 0 0 0 -1 -1
L 16300 14000 15500 14000 3 0 0 0 -1 -1
P 15500 11400 15200 11400 1 0 1
{
T 15350 11350 5 8 1 1 180 0 1
pinnumber=27
T 15350 11350 5 8 0 0 180 0 1
pinseq=27
T 15350 11350 5 8 0 1 180 0 1
pinlabel=27
T 15350 11350 5 8 0 1 180 0 1
pintype=pas
}
L 16300 11200 15500 11200 3 0 0 0 -1 -1
P 16600 11400 16300 11400 1 0 0
{
T 16400 11350 5 8 1 1 180 6 1
pinnumber=28
T 16400 11350 5 8 0 0 180 6 1
pinseq=28
T 16400 11350 5 8 0 1 180 6 1
pinlabel=28
T 16400 11350 5 8 0 1 180 6 1
pintype=pas
}
L 16300 11600 15500 11600 3 0 0 0 -1 -1
L 16300 11600 15500 11600 3 0 0 0 -1 -1
P 15500 11000 15200 11000 1 0 1
{
T 15350 10950 5 8 1 1 180 0 1
pinnumber=29
T 15350 10950 5 8 0 0 180 0 1
pinseq=29
T 15350 10950 5 8 0 1 180 0 1
pinlabel=29
T 15350 10950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 11000 16300 11000 1 0 0
{
T 16400 10950 5 8 1 1 180 6 1
pinnumber=30
T 16400 10950 5 8 0 0 180 6 1
pinseq=30
T 16400 10950 5 8 0 1 180 6 1
pinlabel=30
T 16400 10950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 10600 15200 10600 1 0 1
{
T 15350 10550 5 8 1 1 180 0 1
pinnumber=31
T 15350 10550 5 8 0 0 180 0 1
pinseq=31
T 15350 10550 5 8 0 1 180 0 1
pinlabel=31
T 15350 10550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 10600 16300 10600 1 0 0
{
T 16400 10550 5 8 1 1 180 6 1
pinnumber=32
T 16400 10550 5 8 0 0 180 6 1
pinseq=32
T 16400 10550 5 8 0 1 180 6 1
pinlabel=32
T 16400 10550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 10200 15200 10200 1 0 1
{
T 15350 10150 5 8 1 1 180 0 1
pinnumber=33
T 15350 10150 5 8 0 0 180 0 1
pinseq=33
T 15350 10150 5 8 0 1 180 0 1
pinlabel=33
T 15350 10150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 10200 16300 10200 1 0 0
{
T 16400 10150 5 8 1 1 180 6 1
pinnumber=34
T 16400 10150 5 8 0 0 180 6 1
pinseq=16
T 16400 10150 5 8 0 1 180 6 1
pinlabel=16
T 16400 10150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9800 15200 9800 1 0 1
{
T 15350 9750 5 8 1 1 180 0 1
pinnumber=35
T 15350 9750 5 8 0 0 180 0 1
pinseq=35
T 15350 9750 5 8 0 1 180 0 1
pinlabel=35
T 15350 9750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9800 16300 9800 1 0 0
{
T 16400 9750 5 8 1 1 180 6 1
pinnumber=36
T 16400 9750 5 8 0 0 180 6 1
pinseq=36
T 16400 9750 5 8 0 1 180 6 1
pinlabel=36
T 16400 9750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9400 15200 9400 1 0 1
{
T 15350 9350 5 8 1 1 180 0 1
pinnumber=37
T 15350 9350 5 8 0 0 180 0 1
pinseq=37
T 15350 9350 5 8 0 1 180 0 1
pinlabel=37
T 15350 9350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9400 16300 9400 1 0 0
{
T 16400 9350 5 8 1 1 180 6 1
pinnumber=38
T 16400 9350 5 8 0 0 180 6 1
pinseq=38
T 16400 9350 5 8 0 1 180 6 1
pinlabel=38
T 16400 9350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9000 15200 9000 1 0 1
{
T 15350 8950 5 8 1 1 180 0 1
pinnumber=39
T 15350 8950 5 8 0 0 180 0 1
pinseq=39
T 15350 8950 5 8 0 1 180 0 1
pinlabel=39
T 15350 8950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9000 16300 9000 1 0 0
{
T 16400 8950 5 8 1 1 180 6 1
pinnumber=40
T 16400 8950 5 8 0 0 180 6 1
pinseq=40
T 16400 8950 5 8 0 1 180 6 1
pinlabel=40
T 16400 8950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 8600 15200 8600 1 0 1
{
T 15350 8550 5 8 1 1 180 0 1
pinnumber=41
T 15350 8550 5 8 0 0 180 0 1
pinseq=23
T 15350 8550 5 8 0 1 180 0 1
pinlabel=23
T 15350 8550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 8600 16300 8600 1 0 0
{
T 16400 8550 5 8 1 1 180 6 1
pinnumber=42
T 16400 8550 5 8 0 0 180 6 1
pinseq=42
T 16400 8550 5 8 0 1 180 6 1
pinlabel=42
T 16400 8550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 8200 15200 8200 1 0 1
{
T 15350 8150 5 8 1 1 180 0 1
pinnumber=43
T 15350 8150 5 8 0 0 180 0 1
pinseq=43
T 15350 8150 5 8 0 1 180 0 1
pinlabel=43
T 15350 8150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 8200 16300 8200 1 0 0
{
T 16400 8150 5 8 1 1 180 6 1
pinnumber=44
T 16400 8150 5 8 0 0 180 6 1
pinseq=44
T 16400 8150 5 8 0 1 180 6 1
pinlabel=44
T 16400 8150 5 8 0 1 180 6 1
pintype=pas
}
L 16300 10800 15500 10800 3 0 0 0 -1 -1
L 16300 9600 15500 9600 3 0 0 0 -1 -1
L 16300 10000 15500 10000 3 0 0 0 -1 -1
L 16300 9200 15500 9200 3 0 0 0 -1 -1
L 16300 8400 15500 8400 3 0 0 0 -1 -1
L 16300 8800 15500 8800 3 0 0 0 -1 -1
L 16300 10400 15500 10400 3 0 0 0 -1 -1
P 15500 7800 15200 7800 1 0 1
{
T 15350 7750 5 8 1 1 180 0 1
pinnumber=45
T 15350 7750 5 8 0 0 180 0 1
pinseq=45
T 15350 7750 5 8 0 1 180 0 1
pinlabel=45
T 15350 7750 5 8 0 1 180 0 1
pintype=pas
}
L 16300 7600 15500 7600 3 0 0 0 -1 -1
P 16600 7800 16300 7800 1 0 0
{
T 16400 7750 5 8 1 1 180 6 1
pinnumber=46
T 16400 7750 5 8 0 0 180 6 1
pinseq=46
T 16400 7750 5 8 0 1 180 6 1
pinlabel=46
T 16400 7750 5 8 0 1 180 6 1
pintype=pas
}
L 16300 8000 15500 8000 3 0 0 0 -1 -1
L 16300 8000 15500 8000 3 0 0 0 -1 -1
T 16000 7500 8 10 0 1 180 0 1
refdes=J?
]
{
T 15000 12200 5 10 0 0 180 0 1
device=HEADER46
T 16000 7500 5 10 1 1 180 0 1
refdes=J103
T 16600 16800 5 10 0 0 0 0 1
footprint=HEADER46_2
}
T 15000 17000 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P9
C 4400 16300 1 0 0 EMBEDDEDgnd-1.sym
[
L 4480 16310 4520 16310 3 0 0 0 -1 -1
L 4455 16350 4545 16350 3 0 0 0 -1 -1
L 4400 16400 4600 16400 3 0 0 0 -1 -1
P 4500 16400 4500 16600 1 0 1
{
T 4558 16461 5 4 0 1 0 0 1
pinnumber=1
T 4558 16461 5 4 0 0 0 0 1
pinseq=1
T 4558 16461 5 4 0 1 0 0 1
pinlabel=1
T 4558 16461 5 4 0 1 0 0 1
pintype=pwr
}
T 4700 16350 8 10 0 0 0 0 1
net=GND:1
]
N 4500 16600 4800 16600 4
C 6400 16300 1 0 0 EMBEDDEDgnd-1.sym
[
P 6500 16400 6500 16600 1 0 1
{
T 6558 16461 5 4 0 1 0 0 1
pintype=pwr
T 6558 16461 5 4 0 1 0 0 1
pinlabel=1
T 6558 16461 5 4 0 0 0 0 1
pinseq=1
T 6558 16461 5 4 0 1 0 0 1
pinnumber=1
}
L 6400 16400 6600 16400 3 0 0 0 -1 -1
L 6455 16350 6545 16350 3 0 0 0 -1 -1
L 6480 16310 6520 16310 3 0 0 0 -1 -1
T 6700 16350 8 10 0 0 0 0 1
net=GND:1
]
N 6200 16600 6500 16600 4
N 4500 12600 4800 12600 4
N 4500 11400 4800 11400 4
N 4500 11000 4800 11000 4
N 4500 9000 4800 9000 4
N 4500 8600 4800 8600 4
N 4500 8200 4800 8200 4
N 4500 7800 4800 7800 4
N 6200 13000 6500 13000 4
N 6200 11400 6500 11400 4
N 6200 11000 6500 11000 4
N 6200 9000 6500 9000 4
N 6200 8600 6500 8600 4
N 6200 8200 6500 8200 4
N 6200 7800 6500 7800 4
N 14900 15400 15200 15400 4
N 16600 15400 16900 15400 4
C 16700 15400 1 0 0 EMBEDDED5V-plus-1.sym
[
T 16775 15650 9 8 1 0 0 0 1
+5V
T 17000 15400 8 8 0 0 0 0 1
net=+5V:1
P 16900 15400 16900 15600 1 0 0
{
T 16950 15450 5 6 0 1 0 0 1
pinnumber=1
T 16950 15450 5 6 0 0 0 0 1
pinseq=1
T 16950 15450 5 6 0 1 0 0 1
pinlabel=1
T 16950 15450 5 6 0 1 0 0 1
pintype=pwr
}
L 16750 15600 17050 15600 3 0 0 0 -1 -1
]
C 14800 16300 1 0 0 EMBEDDEDgnd-1.sym
[
T 15100 16350 8 10 0 0 0 0 1
net=GND:1
L 14880 16310 14920 16310 3 0 0 0 -1 -1
L 14855 16350 14945 16350 3 0 0 0 -1 -1
L 14800 16400 15000 16400 3 0 0 0 -1 -1
P 14900 16400 14900 16600 1 0 1
{
T 14958 16461 5 4 0 1 0 0 1
pintype=pwr
T 14958 16461 5 4 0 1 0 0 1
pinlabel=1
T 14958 16461 5 4 0 0 0 0 1
pinseq=1
T 14958 16461 5 4 0 1 0 0 1
pinnumber=1
}
]
C 16800 16300 1 0 0 EMBEDDEDgnd-1.sym
[
T 17100 16350 8 10 0 0 0 0 1
net=GND:1
L 16880 16310 16920 16310 3 0 0 0 -1 -1
L 16855 16350 16945 16350 3 0 0 0 -1 -1
L 16800 16400 17000 16400 3 0 0 0 -1 -1
P 16900 16400 16900 16600 1 0 1
{
T 16958 16461 5 4 0 1 0 0 1
pintype=pwr
T 16958 16461 5 4 0 1 0 0 1
pinlabel=1
T 16958 16461 5 4 0 0 0 0 1
pinseq=1
T 16958 16461 5 4 0 1 0 0 1
pinnumber=1
}
]
N 14900 16600 15200 16600 4
N 16600 16600 16900 16600 4
C 14800 7500 1 0 0 EMBEDDEDgnd-1.sym
[
T 15100 7550 8 10 0 0 0 0 1
net=GND:1
P 14900 7600 14900 7800 1 0 1
{
T 14958 7661 5 4 0 1 0 0 1
pinnumber=1
T 14958 7661 5 4 0 0 0 0 1
pinseq=1
T 14958 7661 5 4 0 1 0 0 1
pinlabel=1
T 14958 7661 5 4 0 1 0 0 1
pintype=pwr
}
L 14800 7600 15000 7600 3 0 0 0 -1 -1
L 14855 7550 14945 7550 3 0 0 0 -1 -1
L 14880 7510 14920 7510 3 0 0 0 -1 -1
]
C 16800 7500 1 0 0 EMBEDDEDgnd-1.sym
[
T 17100 7550 8 10 0 0 0 0 1
net=GND:1
L 16880 7510 16920 7510 3 0 0 0 -1 -1
L 16855 7550 16945 7550 3 0 0 0 -1 -1
L 16800 7600 17000 7600 3 0 0 0 -1 -1
P 16900 7600 16900 7800 1 0 1
{
T 16958 7661 5 4 0 1 0 0 1
pintype=pwr
T 16958 7661 5 4 0 1 0 0 1
pinlabel=1
T 16958 7661 5 4 0 0 0 0 1
pinseq=1
T 16958 7661 5 4 0 1 0 0 1
pinnumber=1
}
]
N 15200 8200 14900 8200 4
N 14900 8200 14900 7800 4
N 16600 8200 16900 8200 4
N 16900 8200 16900 7800 4
N 15200 7800 14900 7800 4
N 16900 7800 16600 7800 4
C 12600 5100 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 12650 5300 12950 5300 3 0 0 0 -1 -1
P 12800 5100 12800 5300 1 0 0
{
T 12850 5150 5 6 0 1 0 0 1
pinnumber=1
T 12850 5150 5 6 0 0 0 0 1
pinseq=1
T 12850 5150 5 6 0 1 0 0 1
pinlabel=1
T 12850 5150 5 6 0 1 0 0 1
pintype=pwr
}
T 12900 5100 8 8 0 0 0 0 1
net=+3.3V:1
T 12675 5350 9 8 1 0 0 0 1
+3.3V
]
N 10800 3300 10500 3300 4
C 13400 5100 1 90 1 EMBEDDEDresistor-1.sym
[
L 13200 4500 13400 4600 3 0 0 0 -1 -1
L 13400 4600 13200 4700 3 0 0 0 -1 -1
L 13200 4700 13400 4800 3 0 0 0 -1 -1
L 13400 4800 13200 4900 3 0 0 0 -1 -1
L 13200 4500 13400 4400 3 0 0 0 -1 -1
L 13400 4400 13300 4350 3 0 0 0 -1 -1
P 13300 4200 13300 4350 1 0 0
{
T 13250 4300 5 8 0 1 90 6 1
pinnumber=2
T 13250 4300 5 8 0 0 90 6 1
pinseq=2
T 13250 4300 5 8 0 1 90 6 1
pinlabel=2
T 13250 4300 5 8 0 1 90 6 1
pintype=pas
}
P 13300 5100 13300 4948 1 0 0
{
T 13250 5000 5 8 0 1 90 6 1
pinnumber=1
T 13250 5000 5 8 0 0 90 6 1
pinseq=1
T 13250 5000 5 8 0 1 90 6 1
pinlabel=1
T 13250 5000 5 8 0 1 90 6 1
pintype=pas
}
L 13200 4899 13300 4950 3 0 0 0 -1 -1
T 13000 4800 5 10 0 0 90 6 1
device=RESISTOR
T 13100 4900 8 10 0 1 90 6 1
refdes=R?
T 13400 5100 8 10 0 1 90 6 1
pins=2
T 13400 5100 8 10 0 1 90 6 1
class=DISCRETE
]
{
T 13000 4800 5 10 0 0 90 6 1
device=RESISTOR
T 13000 4600 5 10 1 1 270 6 1
refdes=R102
T 13000 4200 5 10 1 1 270 6 1
value=5.6k
T 13400 5100 5 10 0 0 180 2 1
footprint=my_0603
}
C 13900 5100 1 90 1 EMBEDDEDresistor-1.sym
[
L 13700 4899 13800 4950 3 0 0 0 -1 -1
P 13800 5100 13800 4948 1 0 0
{
T 13750 5000 5 8 0 1 90 6 1
pintype=pas
T 13750 5000 5 8 0 1 90 6 1
pinlabel=1
T 13750 5000 5 8 0 0 90 6 1
pinseq=1
T 13750 5000 5 8 0 1 90 6 1
pinnumber=1
}
P 13800 4200 13800 4350 1 0 0
{
T 13750 4300 5 8 0 1 90 6 1
pintype=pas
T 13750 4300 5 8 0 1 90 6 1
pinlabel=2
T 13750 4300 5 8 0 0 90 6 1
pinseq=2
T 13750 4300 5 8 0 1 90 6 1
pinnumber=2
}
L 13900 4400 13800 4350 3 0 0 0 -1 -1
L 13700 4500 13900 4400 3 0 0 0 -1 -1
L 13900 4800 13700 4900 3 0 0 0 -1 -1
L 13700 4700 13900 4800 3 0 0 0 -1 -1
L 13900 4600 13700 4700 3 0 0 0 -1 -1
L 13700 4500 13900 4600 3 0 0 0 -1 -1
T 13900 5100 8 10 0 1 90 6 1
class=DISCRETE
T 13900 5100 8 10 0 1 90 6 1
pins=2
T 13600 4900 8 10 0 1 90 6 1
refdes=R?
T 13500 4800 5 10 0 0 90 6 1
device=RESISTOR
]
{
T 13500 4800 5 10 0 0 90 6 1
device=RESISTOR
T 13500 4600 5 10 1 1 270 6 1
refdes=R101
T 13500 4200 5 10 1 1 270 6 1
value=5.6k
T 13900 5100 5 10 0 0 180 2 1
footprint=my_0603
}
C 9800 5100 1 90 1 EMBEDDEDresistor-1.sym
[
L 9600 4500 9800 4600 3 0 0 0 -1 -1
L 9800 4600 9600 4700 3 0 0 0 -1 -1
L 9600 4700 9800 4800 3 0 0 0 -1 -1
L 9800 4800 9600 4900 3 0 0 0 -1 -1
L 9600 4500 9800 4400 3 0 0 0 -1 -1
L 9800 4400 9700 4350 3 0 0 0 -1 -1
P 9700 4200 9700 4350 1 0 0
{
T 9650 4300 5 8 0 1 90 6 1
pinnumber=2
T 9650 4300 5 8 0 0 90 6 1
pinseq=2
T 9650 4300 5 8 0 1 90 6 1
pinlabel=2
T 9650 4300 5 8 0 1 90 6 1
pintype=pas
}
P 9700 5100 9700 4948 1 0 0
{
T 9650 5000 5 8 0 1 90 6 1
pinnumber=1
T 9650 5000 5 8 0 0 90 6 1
pinseq=1
T 9650 5000 5 8 0 1 90 6 1
pinlabel=1
T 9650 5000 5 8 0 1 90 6 1
pintype=pas
}
L 9600 4899 9700 4950 3 0 0 0 -1 -1
T 9400 4800 5 10 0 0 90 6 1
device=RESISTOR
T 9500 4900 8 10 0 1 90 6 1
refdes=R?
T 9800 5100 8 10 0 1 90 6 1
pins=2
T 9800 5100 8 10 0 1 90 6 1
class=DISCRETE
]
{
T 9400 4800 5 10 0 0 90 6 1
device=RESISTOR
T 9400 4600 5 10 1 1 270 6 1
refdes=R103
T 9400 4200 5 10 1 1 270 6 1
value=4.7k
T 9800 5100 5 10 0 0 180 2 1
footprint=my_0603
}
C 9300 5100 1 90 1 EMBEDDEDresistor-1.sym
[
L 9100 4500 9300 4600 3 0 0 0 -1 -1
L 9300 4600 9100 4700 3 0 0 0 -1 -1
L 9100 4700 9300 4800 3 0 0 0 -1 -1
L 9300 4800 9100 4900 3 0 0 0 -1 -1
L 9100 4500 9300 4400 3 0 0 0 -1 -1
L 9300 4400 9200 4350 3 0 0 0 -1 -1
P 9200 4200 9200 4350 1 0 0
{
T 9150 4300 5 8 0 1 90 6 1
pinnumber=2
T 9150 4300 5 8 0 0 90 6 1
pinseq=2
T 9150 4300 5 8 0 1 90 6 1
pinlabel=2
T 9150 4300 5 8 0 1 90 6 1
pintype=pas
}
P 9200 5100 9200 4948 1 0 0
{
T 9150 5000 5 8 0 1 90 6 1
pinnumber=1
T 9150 5000 5 8 0 0 90 6 1
pinseq=1
T 9150 5000 5 8 0 1 90 6 1
pinlabel=1
T 9150 5000 5 8 0 1 90 6 1
pintype=pas
}
L 9100 4899 9200 4950 3 0 0 0 -1 -1
T 8900 4800 5 10 0 0 90 6 1
device=RESISTOR
T 9000 4900 8 10 0 1 90 6 1
refdes=R?
T 9300 5100 8 10 0 1 90 6 1
pins=2
T 9300 5100 8 10 0 1 90 6 1
class=DISCRETE
]
{
T 8900 4800 5 10 0 0 90 6 1
device=RESISTOR
T 8900 4600 5 10 1 1 270 6 1
refdes=R104
T 8900 4200 5 10 1 1 270 6 1
value=4.7k
T 9300 5100 5 10 0 0 180 2 1
footprint=my_0603
}
N 10800 3900 9700 3900 4
N 9700 2400 9700 4200 4
N 8400 3700 10800 3700 4
N 9200 3700 9200 4200 4
N 10800 3500 8700 3500 4
N 8700 3500 8700 5100 4
C 7000 3100 1 0 0 EMBEDDEDgnd-1.sym
[
P 7100 3200 7100 3400 1 0 1
{
T 7158 3261 5 4 0 1 0 0 1
pinnumber=1
T 7158 3261 5 4 0 0 0 0 1
pinseq=1
T 7158 3261 5 4 0 1 0 0 1
pinlabel=1
T 7158 3261 5 4 0 1 0 0 1
pintype=pwr
}
L 7000 3200 7200 3200 3 0 0 0 -1 -1
L 7055 3150 7145 3150 3 0 0 0 -1 -1
L 7080 3110 7120 3110 3 0 0 0 -1 -1
T 7300 3150 8 10 0 0 0 0 1
net=GND:1
]
N 7100 4000 7100 3400 4
N 8400 4000 9700 4000 4
N 16600 13000 17500 13000 4
{
T 16600 13000 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 14300 13000 15200 13000 4
{
T 14300 13000 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 14300 13400 15200 13400 4
N 16600 13400 17500 13400 4
N 14300 12600 15200 12600 4
N 16600 12600 17500 12600 4
C 17500 13300 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 13600 5 10 0 0 0 0 1
device=OUTPUT
P 17500 13400 17700 13400 1 0 0
{
T 17750 13350 5 6 0 1 0 0 1
pinnumber=1
T 17750 13350 5 6 0 0 0 0 1
pinseq=1
}
L 17700 13500 17700 13300 3 0 0 0 -1 -1
L 17700 13500 18200 13500 3 0 0 0 -1 -1
L 18200 13500 18300 13400 3 0 0 0 -1 -1
L 18300 13400 18200 13300 3 0 0 0 -1 -1
L 18200 13300 17700 13300 3 0 0 0 -1 -1
]
{
T 17600 13600 5 10 0 0 0 0 1
device=OUTPUT
T 18400 13300 5 10 1 1 0 0 1
value=SPI0_D1
T 17500 13300 5 10 0 1 180 0 1
net=SPI0_D1:1
}
C 17500 12500 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 12800 5 10 0 0 0 0 1
device=OUTPUT
L 18200 12500 17700 12500 3 0 0 0 -1 -1
L 18300 12600 18200 12500 3 0 0 0 -1 -1
L 18200 12700 18300 12600 3 0 0 0 -1 -1
L 17700 12700 18200 12700 3 0 0 0 -1 -1
L 17700 12700 17700 12500 3 0 0 0 -1 -1
P 17500 12600 17700 12600 1 0 0
{
T 17750 12550 5 6 0 0 0 0 1
pinseq=1
T 17750 12550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 17600 12800 5 10 0 0 0 0 1
device=OUTPUT
T 18400 12500 5 10 1 1 0 0 1
value=SPI0_SCLK
T 17500 12500 5 10 0 1 180 0 1
net=SPI0_SCLK:1
}
C 14300 13300 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 13600 5 10 0 0 0 6 1
device=OUTPUT
L 13600 13300 14100 13300 3 0 0 0 -1 -1
L 13500 13400 13600 13300 3 0 0 0 -1 -1
L 13600 13500 13500 13400 3 0 0 0 -1 -1
L 14100 13500 13600 13500 3 0 0 0 -1 -1
L 14100 13500 14100 13300 3 0 0 0 -1 -1
P 14300 13400 14100 13400 1 0 0
{
T 14050 13350 5 6 0 0 0 6 1
pinseq=1
T 14050 13350 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 14200 13600 5 10 0 0 0 6 1
device=OUTPUT
T 13400 13300 5 10 1 1 0 6 1
value=SPI0_CS0
T 14300 13300 5 10 0 1 180 6 1
net=SPI0_CS0:1
}
C 14300 12500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 12800 5 10 0 0 0 6 1
device=OUTPUT
P 14300 12600 14100 12600 1 0 0
{
T 14050 12550 5 6 0 1 0 6 1
pinnumber=1
T 14050 12550 5 6 0 0 0 6 1
pinseq=1
}
L 14100 12700 14100 12500 3 0 0 0 -1 -1
L 14100 12700 13600 12700 3 0 0 0 -1 -1
L 13600 12700 13500 12600 3 0 0 0 -1 -1
L 13500 12600 13600 12500 3 0 0 0 -1 -1
L 13600 12500 14100 12500 3 0 0 0 -1 -1
]
{
T 14200 12800 5 10 0 0 0 6 1
device=OUTPUT
T 13400 12500 5 10 1 1 0 6 1
value=SPI0_D0
T 14300 12500 5 10 0 1 180 6 1
net=SPI0_D0:1
}
N 16600 15000 17500 15000 4
C 7100 3300 1 0 0 EMBEDDEDswitch-dip2-1.sym
[
P 7100 4000 7400 4000 1 0 0
{
T 7200 4050 5 8 1 1 0 0 1
pinnumber=1
T 7200 4050 5 8 0 0 0 0 1
pinseq=1
T 7200 4050 5 8 0 1 0 0 1
pinlabel=1
T 7200 4050 5 8 0 1 0 0 1
pintype=pas
}
P 7100 3700 7400 3700 1 0 0
{
T 7200 3750 5 8 1 1 0 0 1
pinnumber=2
T 7200 3750 5 8 0 0 0 0 1
pinseq=2
T 7200 3750 5 8 0 1 0 0 1
pinlabel=2
T 7200 3750 5 8 0 1 0 0 1
pintype=pas
}
P 8100 3700 8400 3700 1 0 1
{
T 8200 3750 5 8 1 1 0 0 1
pinnumber=3
T 8200 3750 5 8 0 0 0 0 1
pinseq=3
T 8200 3750 5 8 0 1 0 0 1
pinlabel=3
T 8200 3750 5 8 0 1 0 0 1
pintype=pas
}
P 8100 4000 8400 4000 1 0 1
{
T 8200 4050 5 8 1 1 0 0 1
pinnumber=4
T 8200 4050 5 8 0 0 0 0 1
pinseq=4
T 8200 4050 5 8 0 1 0 0 1
pinlabel=4
T 8200 4050 5 8 0 1 0 0 1
pintype=pas
}
B 7550 3950 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 7550 3950 150 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 7550 4050 7700 3950 3 0 0 0 -1 -1
L 7700 4050 7550 3950 3 0 0 0 -1 -1
L 7550 4000 7700 4000 3 0 0 0 -1 -1
L 7625 4050 7625 3950 3 0 0 0 -1 -1
L 7650 4050 7600 3950 3 0 0 0 -1 -1
L 7600 4050 7650 3950 3 0 0 0 -1 -1
L 7700 4025 7550 3975 3 0 0 0 -1 -1
L 7550 4025 7700 3975 3 0 0 0 -1 -1
L 7575 4050 7675 3950 3 0 0 0 -1 -1
L 7675 4050 7575 3950 3 0 0 0 -1 -1
B 7550 3650 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 7550 3650 150 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 7550 3750 7700 3650 3 0 0 0 -1 -1
L 7700 3750 7550 3650 3 0 0 0 -1 -1
L 7550 3700 7700 3700 3 0 0 0 -1 -1
L 7625 3750 7625 3650 3 0 0 0 -1 -1
L 7650 3750 7600 3650 3 0 0 0 -1 -1
L 7600 3750 7650 3650 3 0 0 0 -1 -1
L 7700 3725 7550 3675 3 0 0 0 -1 -1
L 7550 3725 7700 3675 3 0 0 0 -1 -1
L 7575 3750 7675 3650 3 0 0 0 -1 -1
L 7675 3750 7575 3650 3 0 0 0 -1 -1
T 7300 3300 9 10 1 0 0 0 1
SW DIP-2
B 7400 3500 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 8500 4075 5 8 0 0 0 0 1
device=SWITCH_DIP2
T 7400 4250 8 10 0 1 0 0 1
refdes=U?
]
{
T 8500 4075 5 8 0 0 0 0 1
device=SWITCH_DIP2
T 7400 4250 5 10 1 1 0 0 1
refdes=SW101
T 7100 3300 5 10 0 0 0 0 1
footprint=cts_218_2
}
C 6100 2000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 5900 2000 5900 2200 1 0 0
{
T 5850 2150 5 8 0 1 90 6 1
pinnumber=1
T 5950 2150 5 8 0 1 90 8 1
pinseq=1
T 5900 2200 9 8 0 1 90 0 1
pinlabel=1
T 5900 2200 5 8 0 1 90 2 1
pintype=pas
}
P 5900 2900 5900 2700 1 0 0
{
T 5850 2750 5 8 0 1 90 0 1
pinnumber=2
T 5950 2750 5 8 0 1 90 2 1
pinseq=2
T 5900 2700 9 8 0 1 90 6 1
pinlabel=2
T 5900 2700 5 8 0 1 90 8 1
pintype=pas
}
L 5700 2400 6100 2400 3 0 0 0 -1 -1
L 5700 2500 6100 2500 3 0 0 0 -1 -1
L 5900 2700 5900 2500 3 0 0 0 -1 -1
L 5900 2400 5900 2200 3 0 0 0 -1 -1
T 5400 2200 5 10 0 0 90 0 1
device=CAPACITOR
T 5600 2200 8 10 0 1 90 0 1
refdes=C?
T 4800 2200 5 10 0 0 90 0 1
description=capacitor
T 5000 2200 5 10 0 0 90 0 1
numslots=0
T 5200 2200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 5400 2200 5 10 0 0 90 0 1
device=CAPACITOR
T 6600 2600 5 10 1 1 180 0 1
refdes=C102
T 5200 2200 5 10 0 0 90 0 1
symversion=0.1
T 6200 2200 5 10 1 1 0 0 1
value=10uF 25V
T 6100 2000 5 10 0 1 0 0 1
footprint=my_0805
}
C 2700 2000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 2500 2000 2500 2200 1 0 0
{
T 2450 2150 5 8 0 1 90 6 1
pinnumber=1
T 2550 2150 5 8 0 1 90 8 1
pinseq=1
T 2500 2200 9 8 0 1 90 0 1
pinlabel=1
T 2500 2200 5 8 0 1 90 2 1
pintype=pas
}
P 2500 2900 2500 2700 1 0 0
{
T 2450 2750 5 8 0 1 90 0 1
pinnumber=2
T 2550 2750 5 8 0 1 90 2 1
pinseq=2
T 2500 2700 9 8 0 1 90 6 1
pinlabel=2
T 2500 2700 5 8 0 1 90 8 1
pintype=pas
}
L 2300 2400 2700 2400 3 0 0 0 -1 -1
L 2300 2500 2700 2500 3 0 0 0 -1 -1
L 2500 2700 2500 2500 3 0 0 0 -1 -1
L 2500 2400 2500 2200 3 0 0 0 -1 -1
T 2000 2200 5 10 0 0 90 0 1
device=CAPACITOR
T 2200 2200 8 10 0 1 90 0 1
refdes=C?
T 1400 2200 5 10 0 0 90 0 1
description=capacitor
T 1600 2200 5 10 0 0 90 0 1
numslots=0
T 1800 2200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 2000 2200 5 10 0 0 90 0 1
device=CAPACITOR
T 3200 2600 5 10 1 1 180 0 1
refdes=C101
T 1800 2200 5 10 0 0 90 0 1
symversion=0.1
T 2800 2200 5 10 1 1 0 0 1
value=10uF 25V
T 2700 2000 5 10 0 1 0 0 1
footprint=my_0805
}
C 6100 5000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 5900 5000 5900 5200 1 0 0
{
T 5850 5150 5 8 0 1 90 6 1
pinnumber=1
T 5950 5150 5 8 0 1 90 8 1
pinseq=1
T 5900 5200 9 8 0 1 90 0 1
pinlabel=1
T 5900 5200 5 8 0 1 90 2 1
pintype=pas
}
P 5900 5900 5900 5700 1 0 0
{
T 5850 5750 5 8 0 1 90 0 1
pinnumber=2
T 5950 5750 5 8 0 1 90 2 1
pinseq=2
T 5900 5700 9 8 0 1 90 6 1
pinlabel=2
T 5900 5700 5 8 0 1 90 8 1
pintype=pas
}
L 5700 5400 6100 5400 3 0 0 0 -1 -1
L 5700 5500 6100 5500 3 0 0 0 -1 -1
L 5900 5700 5900 5500 3 0 0 0 -1 -1
L 5900 5400 5900 5200 3 0 0 0 -1 -1
T 5400 5200 5 10 0 0 90 0 1
device=CAPACITOR
T 5600 5200 8 10 0 1 90 0 1
refdes=C?
T 4800 5200 5 10 0 0 90 0 1
description=capacitor
T 5000 5200 5 10 0 0 90 0 1
numslots=0
T 5200 5200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 5400 5200 5 10 0 0 90 0 1
device=CAPACITOR
T 6600 5600 5 10 1 1 180 0 1
refdes=C103
T 5200 5200 5 10 0 0 90 0 1
symversion=0.1
T 6200 5200 5 10 1 1 0 0 1
value=10uF 25V
T 6100 5000 5 10 0 1 0 0 1
footprint=my_0805
}
C 17500 14900 1 0 0 EMBEDDEDoutput-1.sym
[
P 17500 15000 17700 15000 1 0 0
{
T 17750 14950 5 6 0 1 0 0 1
pinnumber=1
T 17750 14950 5 6 0 0 0 0 1
pinseq=1
}
L 17700 15100 17700 14900 3 0 0 0 -1 -1
L 17700 15100 18200 15100 3 0 0 0 -1 -1
L 18200 15100 18300 15000 3 0 0 0 -1 -1
L 18300 15000 18200 14900 3 0 0 0 -1 -1
L 18200 14900 17700 14900 3 0 0 0 -1 -1
T 17600 15200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17600 15200 5 10 0 0 0 0 1
device=OUTPUT
T 18400 14900 5 10 1 1 0 0 1
value=SYS_RESET
T 17500 14900 5 10 0 1 180 0 1
net=SYS_RESET:1
}
C 10400 2300 1 0 0 EMBEDDEDoutput-1.sym
[
P 10400 2400 10600 2400 1 0 0
{
T 10650 2350 5 6 0 0 0 0 1
pinseq=1
T 10650 2350 5 6 0 1 0 0 1
pinnumber=1
}
L 10600 2500 10600 2300 3 0 0 0 -1 -1
L 10600 2500 11100 2500 3 0 0 0 -1 -1
L 11100 2500 11200 2400 3 0 0 0 -1 -1
L 11200 2400 11100 2300 3 0 0 0 -1 -1
L 11100 2300 10600 2300 3 0 0 0 -1 -1
T 10500 2600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 10500 2600 5 10 0 0 0 0 1
device=OUTPUT
T 11300 2300 5 10 1 1 0 0 1
value=I2C2_A0
T 10400 2300 5 10 0 1 180 0 1
net=I2C2_A0:1
}
C 10400 2100 1 0 0 EMBEDDEDoutput-1.sym
[
P 10400 2200 10600 2200 1 0 0
{
T 10650 2150 5 6 0 0 0 0 1
pinseq=1
T 10650 2150 5 6 0 1 0 0 1
pinnumber=1
}
L 10600 2300 10600 2100 3 0 0 0 -1 -1
L 10600 2300 11100 2300 3 0 0 0 -1 -1
L 11100 2300 11200 2200 3 0 0 0 -1 -1
L 11200 2200 11100 2100 3 0 0 0 -1 -1
L 11100 2100 10600 2100 3 0 0 0 -1 -1
T 10500 2400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 10500 2400 5 10 0 0 0 0 1
device=OUTPUT
T 11300 2100 5 10 1 1 0 0 1
value=I2C2_A1
T 10400 2100 5 10 0 1 180 0 1
net=I2C2_A1:1
}
N 10400 2400 9700 2400 4
N 10400 2200 9200 2200 4
N 9200 2200 9200 3700 4
C 4500 7700 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 7700 4300 7700 3 0 0 0 -1 -1
L 3700 7800 3800 7700 3 0 0 0 -1 -1
L 3800 7900 3700 7800 3 0 0 0 -1 -1
L 4300 7900 3800 7900 3 0 0 0 -1 -1
L 4300 7900 4300 7700 3 0 0 0 -1 -1
P 4500 7800 4300 7800 1 0 0
{
T 4250 7750 5 6 0 0 0 6 1
pinseq=1
T 4250 7750 5 6 0 1 0 6 1
pinnumber=1
}
T 4400 8000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 8000 5 10 0 0 0 6 1
device=OUTPUT
T 3600 7700 5 10 1 1 0 6 1
value=PRU1_0
T 4500 7700 5 10 0 1 180 6 1
net=PRU1_0:1
}
C 6500 7700 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 7700 6700 7700 3 0 0 0 -1 -1
L 7300 7800 7200 7700 3 0 0 0 -1 -1
L 7200 7900 7300 7800 3 0 0 0 -1 -1
L 6700 7900 7200 7900 3 0 0 0 -1 -1
L 6700 7900 6700 7700 3 0 0 0 -1 -1
P 6500 7800 6700 7800 1 0 0
{
T 6750 7750 5 6 0 0 0 0 1
pinseq=1
T 6750 7750 5 6 0 1 0 0 1
pinnumber=1
}
T 6600 8000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 8000 5 10 0 0 0 0 1
device=OUTPUT
T 7400 7700 5 10 1 1 0 0 1
value=PRU1_1
T 6500 7700 5 10 0 1 180 0 1
net=PRU1_1:1
}
C 4500 8100 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 8100 4300 8100 3 0 0 0 -1 -1
L 3700 8200 3800 8100 3 0 0 0 -1 -1
L 3800 8300 3700 8200 3 0 0 0 -1 -1
L 4300 8300 3800 8300 3 0 0 0 -1 -1
L 4300 8300 4300 8100 3 0 0 0 -1 -1
P 4500 8200 4300 8200 1 0 0
{
T 4250 8150 5 6 0 0 0 6 1
pinseq=1
T 4250 8150 5 6 0 1 0 6 1
pinnumber=1
}
T 4400 8400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 8400 5 10 0 0 0 6 1
device=OUTPUT
T 3600 8100 5 10 1 1 0 6 1
value=PRU1_2
T 4500 8100 5 10 0 1 180 6 1
net=PRU1_2:1
}
C 6500 8100 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 8100 6700 8100 3 0 0 0 -1 -1
L 7300 8200 7200 8100 3 0 0 0 -1 -1
L 7200 8300 7300 8200 3 0 0 0 -1 -1
L 6700 8300 7200 8300 3 0 0 0 -1 -1
L 6700 8300 6700 8100 3 0 0 0 -1 -1
P 6500 8200 6700 8200 1 0 0
{
T 6750 8150 5 6 0 0 0 0 1
pinseq=1
T 6750 8150 5 6 0 1 0 0 1
pinnumber=1
}
T 6600 8400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 8400 5 10 0 0 0 0 1
device=OUTPUT
T 7400 8100 5 10 1 1 0 0 1
value=PRU1_3
T 6500 8100 5 10 0 1 180 0 1
net=PRU1_3:1
}
C 4500 8500 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 8500 4300 8500 3 0 0 0 -1 -1
L 3700 8600 3800 8500 3 0 0 0 -1 -1
L 3800 8700 3700 8600 3 0 0 0 -1 -1
L 4300 8700 3800 8700 3 0 0 0 -1 -1
L 4300 8700 4300 8500 3 0 0 0 -1 -1
P 4500 8600 4300 8600 1 0 0
{
T 4250 8550 5 6 0 0 0 6 1
pinseq=1
T 4250 8550 5 6 0 1 0 6 1
pinnumber=1
}
T 4400 8800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 8800 5 10 0 0 0 6 1
device=OUTPUT
T 4500 8500 5 10 0 1 180 6 1
net=PRU1_4:1
T 3600 8500 5 10 1 1 0 6 1
value=PRU1_4
}
C 4500 8900 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 8900 4300 8900 3 0 0 0 -1 -1
L 3700 9000 3800 8900 3 0 0 0 -1 -1
L 3800 9100 3700 9000 3 0 0 0 -1 -1
L 4300 9100 3800 9100 3 0 0 0 -1 -1
L 4300 9100 4300 8900 3 0 0 0 -1 -1
P 4500 9000 4300 9000 1 0 0
{
T 4250 8950 5 6 0 0 0 6 1
pinseq=1
T 4250 8950 5 6 0 1 0 6 1
pinnumber=1
}
T 4400 9200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 9200 5 10 0 0 0 6 1
device=OUTPUT
T 4500 8900 5 10 0 1 180 6 1
net=PRU1_6:1
T 3600 8900 5 10 1 1 0 6 1
value=PRU1_6
}
C 6500 8500 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 8500 6700 8500 3 0 0 0 -1 -1
L 7300 8600 7200 8500 3 0 0 0 -1 -1
L 7200 8700 7300 8600 3 0 0 0 -1 -1
L 6700 8700 7200 8700 3 0 0 0 -1 -1
L 6700 8700 6700 8500 3 0 0 0 -1 -1
P 6500 8600 6700 8600 1 0 0
{
T 6750 8550 5 6 0 0 0 0 1
pinseq=1
T 6750 8550 5 6 0 1 0 0 1
pinnumber=1
}
T 6600 8800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 8800 5 10 0 0 0 0 1
device=OUTPUT
T 6500 8500 5 10 0 1 180 0 1
net=PRU1_5:1
T 7400 8500 5 10 1 1 0 0 1
value=PRU1_5
}
C 6500 8900 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 8900 6700 8900 3 0 0 0 -1 -1
L 7300 9000 7200 8900 3 0 0 0 -1 -1
L 7200 9100 7300 9000 3 0 0 0 -1 -1
L 6700 9100 7200 9100 3 0 0 0 -1 -1
L 6700 9100 6700 8900 3 0 0 0 -1 -1
P 6500 9000 6700 9000 1 0 0
{
T 6750 8950 5 6 0 0 0 0 1
pinseq=1
T 6750 8950 5 6 0 1 0 0 1
pinnumber=1
}
T 6600 9200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 9200 5 10 0 0 0 0 1
device=OUTPUT
T 6500 8900 5 10 0 1 180 0 1
net=PRU1_7:1
T 7400 8900 5 10 1 1 0 0 1
value=PRU1_7
}
C 6500 10900 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 10900 6700 10900 3 0 0 0 -1 -1
L 7300 11000 7200 10900 3 0 0 0 -1 -1
L 7200 11100 7300 11000 3 0 0 0 -1 -1
L 6700 11100 7200 11100 3 0 0 0 -1 -1
L 6700 11100 6700 10900 3 0 0 0 -1 -1
P 6500 11000 6700 11000 1 0 0
{
T 6750 10950 5 6 0 0 0 0 1
pinseq=1
T 6750 10950 5 6 0 1 0 0 1
pinnumber=1
}
T 6600 11200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 11200 5 10 0 0 0 0 1
device=OUTPUT
T 6500 10900 5 10 0 1 180 0 1
net=PRU1_11:1
T 7400 10900 5 10 1 1 0 0 1
value=PRU1_11
}
C 6500 11300 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 11300 6700 11300 3 0 0 0 -1 -1
L 7300 11400 7200 11300 3 0 0 0 -1 -1
L 7200 11500 7300 11400 3 0 0 0 -1 -1
L 6700 11500 7200 11500 3 0 0 0 -1 -1
L 6700 11500 6700 11300 3 0 0 0 -1 -1
P 6500 11400 6700 11400 1 0 0
{
T 6750 11350 5 6 0 0 0 0 1
pinseq=1
T 6750 11350 5 6 0 1 0 0 1
pinnumber=1
}
T 6600 11600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 11600 5 10 0 0 0 0 1
device=OUTPUT
T 6500 11300 5 10 0 1 180 0 1
net=PRU1_10:1
T 7400 11300 5 10 1 1 0 0 1
value=PRU1_10
}
C 4500 10900 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 10900 4300 10900 3 0 0 0 -1 -1
L 3700 11000 3800 10900 3 0 0 0 -1 -1
L 3800 11100 3700 11000 3 0 0 0 -1 -1
L 4300 11100 3800 11100 3 0 0 0 -1 -1
L 4300 11100 4300 10900 3 0 0 0 -1 -1
P 4500 11000 4300 11000 1 0 0
{
T 4250 10950 5 6 0 0 0 6 1
pinseq=1
T 4250 10950 5 6 0 1 0 6 1
pinnumber=1
}
T 4400 11200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 11200 5 10 0 0 0 6 1
device=OUTPUT
T 4500 10900 5 10 0 1 180 6 1
net=PRU1_9:1
T 3600 10900 5 10 1 1 0 6 1
value=PRU1_9
}
C 4500 11300 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 11300 4300 11300 3 0 0 0 -1 -1
L 3700 11400 3800 11300 3 0 0 0 -1 -1
L 3800 11500 3700 11400 3 0 0 0 -1 -1
L 4300 11500 3800 11500 3 0 0 0 -1 -1
L 4300 11500 4300 11300 3 0 0 0 -1 -1
P 4500 11400 4300 11400 1 0 0
{
T 4250 11350 5 6 0 0 0 6 1
pinseq=1
T 4250 11350 5 6 0 1 0 6 1
pinnumber=1
}
T 4400 11600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 11600 5 10 0 0 0 6 1
device=OUTPUT
T 4500 11300 5 10 0 1 180 6 1
net=PRU1_8:1
T 3600 11300 5 10 1 1 0 6 1
value=PRU1_8
}
C 6500 12900 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 12900 6700 12900 3 0 0 0 -1 -1
L 7300 13000 7200 12900 3 0 0 0 -1 -1
L 7200 13100 7300 13000 3 0 0 0 -1 -1
L 6700 13100 7200 13100 3 0 0 0 -1 -1
L 6700 13100 6700 12900 3 0 0 0 -1 -1
P 6500 13000 6700 13000 1 0 0
{
T 6750 12950 5 6 0 0 0 0 1
pinseq=1
T 6750 12950 5 6 0 1 0 0 1
pinnumber=1
}
T 6600 13200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 13200 5 10 0 0 0 0 1
device=OUTPUT
T 6500 12900 5 10 0 1 180 0 1
net=PRU1_13:1
T 7400 12900 5 10 1 1 0 0 1
value=PRU1_13
}
C 4500 12500 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 12500 4300 12500 3 0 0 0 -1 -1
L 3700 12600 3800 12500 3 0 0 0 -1 -1
L 3800 12700 3700 12600 3 0 0 0 -1 -1
L 4300 12700 3800 12700 3 0 0 0 -1 -1
L 4300 12700 4300 12500 3 0 0 0 -1 -1
P 4500 12600 4300 12600 1 0 0
{
T 4250 12550 5 6 0 0 0 6 1
pinseq=1
T 4250 12550 5 6 0 1 0 6 1
pinnumber=1
}
T 4400 12800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 12800 5 10 0 0 0 6 1
device=OUTPUT
T 4500 12500 5 10 0 1 180 6 1
net=PRU1_12:1
T 3600 12500 5 10 1 1 0 6 1
value=PRU1_12
}
