<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CTIAPPPULSE</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CTIAPPPULSE, CTI Application Pulse register</h1><p>The CTIAPPPULSE characteristics are:</p><h2>Purpose</h2>
          <p>Causes event pulses to be generated on ECT channels.</p>
        <p>This 
        register
       is part of the Cross-Trigger Interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>SLK</th><th>Default</th></tr><tr><td>RO</td><td>WO</td></tr></table>
          <p>It is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether a write to CTIAPPPULSE generates an event on a channel if CTICONTROL.GLBEN is 0.</p>
        <h2>Configuration</h2><p>CTIAPPPULSE is in the Debug power domain.
      </p><h2>Attributes</h2>
          <p>CTIAPPPULSE is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CTIAPPPULSE bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#APPPULSE">APPPULSE&lt;x&gt;, bit [x]
      </a></td></tr></tbody></table><h4 id="APPPULSE">APPPULSE&lt;x&gt;, bit [x], for x = 0 to 31</h4>
              <p>Generate event pulse on ECT channel &lt;x&gt;.</p>
            
              <p>Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the <a href="ext-ctidevid.html">CTIDEVID</a>.NUMCHAN field.</p>
            
              <p>Writing to this bit has the following effect:</p>
            <table class="valuetable"><tr><th>APPPULSE&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No effect.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Channel &lt;x&gt; event pulse generated.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <ul>
                  <li>
                    The CTIAPPPULSE operation does not affect the state of the Application Trigger register, CTIAPPTRIG. If the channel is active, either because of an earlier event or from the application trigger, then the value written to CTIAPPPULSE might have no effect.
                  </li>
                  <li>
                    Multiple pulse events that occur close together might be merged into a single pulse event.
                  </li>
                </ul>
              </div>
            <h2>Accessing the CTIAPPPULSE</h2><p>CTIAPPPULSE can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>CTI</td><td>
          <span class="hexnumber">0x01C</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
