// Seed: 1098026304
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    input supply0 id_3
    , id_7,
    input wor id_4,
    input wand id_5
);
  assign id_1 = id_5;
  reg id_8;
  module_0(
      id_7, id_7, id_7
  );
  supply1 id_9;
  assign id_9 = id_2;
  always @(negedge 1'h0) begin
    id_8 <= 1;
  end
endmodule
