// Seed: 2849692185
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output wor   id_2,
    output wor   id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri0  id_6
);
  wire [1 : -1  ==  -1] id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    output wire id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri id_5
);
  logic id_7 = 1;
  always id_1 <= id_7;
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_2,
      id_5,
      id_5,
      id_5
  );
  localparam id_8 = 1;
  assign id_7 = id_5;
  logic id_9 = -1 >= 1'b0 - id_5;
endmodule
