# Reading pref.tcl
# do DECODER_8IP_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {DECODER_8IP.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:47 on Jul 24,2022
# vcom -reportprogress 300 -93 -work work DECODER_8IP.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity DECODER_8IP
# -- Compiling architecture structure of DECODER_8IP
# End time: 18:09:47 on Jul 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/HP/Documents/PROJECT_PROCESSOR/DECODER_8_IP_256_OP/TEST_BENCH.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:47 on Jul 24,2022
# vcom -reportprogress 300 -93 -work work C:/Users/HP/Documents/PROJECT_PROCESSOR/DECODER_8_IP_256_OP/TEST_BENCH.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TEST_BENCH
# -- Compiling architecture TB of TEST_BENCH
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Loading entity DECODER_8IP
# End time: 18:09:47 on Jul 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  TEST_BENCH
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" TEST_BENCH 
# Start time: 18:09:47 on Jul 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.test_bench(tb)
# Loading work.decoder_8ip(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 49110 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 18:15:41 on Jul 24,2022, Elapsed time: 0:05:54
# Errors: 0, Warnings: 1
