
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/scope/Desktop/HISAC_FOLDER/CPU_board/SQM_Technologies/custom_uart'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/scope/Vivado/Nishant_Sir_work/axi_ddr_wr_test_2.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1830.848 ; gain = 419.137 ; free physical = 723 ; free virtual = 13426
Command: link_design -top design_1_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.dcp' for cell 'design_1_i/ADC_BUSY'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.dcp' for cell 'design_1_i/CMN_GPIO'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_2/design_1_axi_uartlite_1_2.dcp' for cell 'design_1_i/EXTRA_UART'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5.dcp' for cell 'design_1_i/LED_EN'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/LVDS_EN'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.dcp' for cell 'design_1_i/RST_STR'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.dcp' for cell 'design_1_i/RS_232_1'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_1/design_1_axi_uartlite_1_1.dcp' for cell 'design_1_i/RS_232_2'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/design_1_axi_lvds_v2_0_3_1.dcp' for cell 'design_1_i/RS_485_1'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/design_1_RS_485_0.dcp' for cell 'design_1_i/RS_485_2'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/RS_485_EN'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/SLOT_EN'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/SPARE_GPIO'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_3/design_1_axi_quad_spi_0_3.dcp' for cell 'design_1_i/SPARE_SPI_1'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0.dcp' for cell 'design_1_i/SPARE_SPI_2'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_2/design_1_axi_quad_spi_0_2.dcp' for cell 'design_1_i/SPI_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/design_1_axi_lvds_v2_0_0_0.dcp' for cell 'design_1_i/axi_lvds_v2_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/design_1_axi_lvds_v2_0_0_1.dcp' for cell 'design_1_i/axi_lvds_v2_0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/design_1_axi_lvds_v2_0_2_0.dcp' for cell 'design_1_i/axi_lvds_v2_0_2'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/design_1_axi_lvds_v2_0_3_0.dcp' for cell 'design_1_i/axi_lvds_v2_0_3'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_cmn_clk_0_0/design_1_cmn_clk_0_0.dcp' for cell 'design_1_i/cmn_clk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_filter_0_0/design_1_filter_0_0.dcp' for cell 'design_1_i/filter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_filter_0_1/design_1_filter_0_1.dcp' for cell 'design_1_i/filter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_filter_1_0/design_1_filter_1_0.dcp' for cell 'design_1_i/filter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_filter_2_0/design_1_filter_2_0.dcp' for cell 'design_1_i/filter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_filter_3_0/design_1_filter_3_0.dcp' for cell 'design_1_i/filter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_filter_4_0/design_1_filter_4_0.dcp' for cell 'design_1_i/filter_5'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/design_1_gmii_to_rgmii_0_0.dcp' for cell 'design_1_i/gmii_to_rgmii_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 771 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/LVDS_EN/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/LVDS_EN/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/LVDS_EN/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/LVDS_EN/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/RS_485_EN/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/RS_485_EN/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/RS_485_EN/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/RS_485_EN/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.473 ; gain = 556.789 ; free physical = 213 ; free virtual = 12558
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/SLOT_EN/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/SLOT_EN/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/SLOT_EN/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/SLOT_EN/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/SPARE_GPIO/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/SPARE_GPIO/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/SPARE_GPIO/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/SPARE_GPIO/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/RST_STR/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/RST_STR/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/RST_STR/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/RST_STR/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/CMN_GPIO/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/CMN_GPIO/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/CMN_GPIO/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/CMN_GPIO/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/RS_232_1/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/RS_232_1/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/RS_232_1/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/RS_232_1/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_1/design_1_axi_uartlite_1_1_board.xdc] for cell 'design_1_i/RS_232_2/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_1/design_1_axi_uartlite_1_1_board.xdc] for cell 'design_1_i/RS_232_2/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_1/design_1_axi_uartlite_1_1.xdc] for cell 'design_1_i/RS_232_2/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_1/design_1_axi_uartlite_1_1.xdc] for cell 'design_1_i/RS_232_2/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_2/design_1_axi_uartlite_1_2_board.xdc] for cell 'design_1_i/EXTRA_UART/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_2/design_1_axi_uartlite_1_2_board.xdc] for cell 'design_1_i/EXTRA_UART/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_2/design_1_axi_uartlite_1_2.xdc] for cell 'design_1_i/EXTRA_UART/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_2/design_1_axi_uartlite_1_2.xdc] for cell 'design_1_i/EXTRA_UART/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5_board.xdc] for cell 'design_1_i/LED_EN/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5_board.xdc] for cell 'design_1_i/LED_EN/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5.xdc] for cell 'design_1_i/LED_EN/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5.xdc] for cell 'design_1_i/LED_EN/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_2/design_1_axi_quad_spi_0_2_board.xdc] for cell 'design_1_i/SPI_ADC/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_2/design_1_axi_quad_spi_0_2_board.xdc] for cell 'design_1_i/SPI_ADC/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_2/design_1_axi_quad_spi_0_2.xdc] for cell 'design_1_i/SPI_ADC/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_2/design_1_axi_quad_spi_0_2.xdc] for cell 'design_1_i/SPI_ADC/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_board.xdc] for cell 'design_1_i/ADC_BUSY/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_board.xdc] for cell 'design_1_i/ADC_BUSY/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xdc] for cell 'design_1_i/ADC_BUSY/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xdc] for cell 'design_1_i/ADC_BUSY/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_3/design_1_axi_quad_spi_0_3_board.xdc] for cell 'design_1_i/SPARE_SPI_1/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_3/design_1_axi_quad_spi_0_3_board.xdc] for cell 'design_1_i/SPARE_SPI_1/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_3/design_1_axi_quad_spi_0_3.xdc] for cell 'design_1_i/SPARE_SPI_1/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_3/design_1_axi_quad_spi_0_3.xdc] for cell 'design_1_i/SPARE_SPI_1/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0_board.xdc] for cell 'design_1_i/SPARE_SPI_2/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0_board.xdc] for cell 'design_1_i/SPARE_SPI_2/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0.xdc] for cell 'design_1_i/SPARE_SPI_2/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0.xdc] for cell 'design_1_i/SPARE_SPI_2/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd_tri_o'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_n'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_clk_p'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_n[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_data_p[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_scl_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_sda_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_EN_tri_o[3]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_EN_tri_o[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_1_rxd'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_1_txd'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_2_rxd'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_2_txd'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_1_io0_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_1_io1_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_1_sck_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_1_ss_io[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:274]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:274]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:275]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:275]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:276]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:276]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_2_scl_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:277]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:277]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_2_sda_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:278]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:278]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_2_io0_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:279]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:279]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_2_io1_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_2_sck_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_2_ss_io[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:282]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:282]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'RS_485_2_rxd_IBUF'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:318]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:318]
WARNING: [Vivado 12-507] No nets matched 'RS_485_2_txd_OBUF'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:319]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:319]
WARNING: [Vivado 12-584] No ports matched 'rx_0'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:321]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:321]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_0'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:322]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:322]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_in1_0'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:323]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:323]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_in1_0'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:324]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:324]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_0'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:329]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:329]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_0'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:330]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:330]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:339]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:339]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[3]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[4]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:343]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:343]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[5]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:344]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:344]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[6]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[7]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:346]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:346]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[8]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:347]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:347]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_1_sck_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:348]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:348]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_2_ss_io[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:349]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:349]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_1_ss_io[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_1_io1_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_2_io1_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_1_io0_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_2_io0_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_1_txd'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:356]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:356]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_1_rxd'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:357]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:357]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_2_txd'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:360]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:360]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RS_485_2_rxd'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:361]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:361]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_2_sck_io'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:362]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:362]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:490]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:490]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:491]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:491]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:492]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:492]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[3]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:493]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:493]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[4]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:494]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:494]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[5]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:495]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:495]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[6]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:496]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:496]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[7]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:497]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:497]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:498]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:498]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:499]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:499]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:500]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:500]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[3]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:501]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:501]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[4]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:502]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:502]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[5]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:503]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:503]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[6]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:504]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:504]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[7]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:505]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:505]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[7]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:507]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:507]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[7]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:508]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:508]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[6]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:509]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:509]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[5]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:510]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:510]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[4]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:511]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:511]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[3]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:512]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:512]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:513]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:513]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:514]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:514]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:515]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:515]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[6]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:516]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:516]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[5]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:517]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:517]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[4]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:518]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:518]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[3]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:519]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:519]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[2]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:520]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:520]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[1]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:521]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:521]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_tri_o[0]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:522]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:522]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_1'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:524]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:524]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPI_TEST_2'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:525]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:525]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:525]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:525]
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:4]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:4]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_to [get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_to [get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks [get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:20]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_to [get_clocks [get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]]]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_to [get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-to [get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:23]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-to [get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]]'. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc] for cell 'design_1_i/gmii_to_rgmii_0/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_2/design_1_axi_quad_spi_0_2_clocks.xdc] for cell 'design_1_i/SPI_ADC/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_2/design_1_axi_quad_spi_0_2_clocks.xdc] for cell 'design_1_i/SPI_ADC/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_RS_485_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_3/design_1_axi_quad_spi_0_3_clocks.xdc] for cell 'design_1_i/SPARE_SPI_1/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_3/design_1_axi_quad_spi_0_3_clocks.xdc] for cell 'design_1_i/SPARE_SPI_1/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0_clocks.xdc] for cell 'design_1_i/SPARE_SPI_2/U0'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0_clocks.xdc] for cell 'design_1_i/SPARE_SPI_2/U0'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst'
Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/opt/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 429 ; free virtual = 12579
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 84 instances

70 Infos, 106 Warnings, 108 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2927.664 ; gain = 1096.816 ; free physical = 429 ; free virtual = 12579
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 427 ; free virtual = 12577

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14e976b7c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 306 ; free virtual = 12456
INFO: [Opt 31-389] Phase Retarget created 275 cells and removed 468 cells
INFO: [Opt 31-1021] In phase Retarget, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 19 load pin(s).
Phase 2 Constant propagation | Checksum: 18a7733ed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12460
INFO: [Opt 31-389] Phase Constant propagation created 848 cells and removed 2964 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a82e9bc2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 309 ; free virtual = 12460
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 3630 cells
INFO: [Opt 31-1021] In phase Sweep, 565 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 18a645843

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12461
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18a645843

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12461
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16e7a58e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12461
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             275  |             468  |                                             42  |
|  Constant propagation         |             848  |            2964  |                                             36  |
|  Sweep                        |               5  |            3630  |                                            565  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |              13  |                                            102  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12461
Ending Logic Optimization Task | Checksum: 23731549c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12461

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12460
Ending Netlist Obfuscation Task | Checksum: 23731549c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12460
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 106 Warnings, 108 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12460
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 310 ; free virtual = 12460
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 291 ; free virtual = 12450
INFO: [Common 17-1381] The checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_2/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 299 ; free virtual = 12458
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_2/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 284 ; free virtual = 12444
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13e0672ab

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 284 ; free virtual = 12444
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 284 ; free virtual = 12444

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1167eefc4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 232 ; free virtual = 12396

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c3bf42ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 241 ; free virtual = 12370

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c3bf42ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 242 ; free virtual = 12370
Phase 1 Placer Initialization | Checksum: 1c3bf42ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 242 ; free virtual = 12370

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 164acd358

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 220 ; free virtual = 12349

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 222384eb9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 193 ; free virtual = 12323
Phase 2 Global Placement | Checksum: 222384eb9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 202 ; free virtual = 12332

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1409b431e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 198 ; free virtual = 12329

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 299fc1acd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 200 ; free virtual = 12331

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e99be616

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 200 ; free virtual = 12331

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b50dc93c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 200 ; free virtual = 12330

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 281f85c71

Time (s): cpu = 00:01:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 202 ; free virtual = 12333

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1554025ce

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 185 ; free virtual = 12315

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1002bebe9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 186 ; free virtual = 12316

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22e0149cb

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 186 ; free virtual = 12316

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22cbc7e48

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 182 ; free virtual = 12313
Phase 3 Detail Placement | Checksum: 22cbc7e48

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12313

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1385a9a63

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1385a9a63

Time (s): cpu = 00:01:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 184 ; free virtual = 12315
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.505. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18a24a272

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12314
Phase 4.1 Post Commit Optimization | Checksum: 18a24a272

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12314

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18a24a272

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12314

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18a24a272

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12314

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12314
Phase 4.4 Final Placement Cleanup | Checksum: 185b1a8e1

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12314
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185b1a8e1

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12314
Ending Placer Task | Checksum: 114281f30

Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 183 ; free virtual = 12315
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 106 Warnings, 108 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 215 ; free virtual = 12347
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 215 ; free virtual = 12347
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 198 ; free virtual = 12334
INFO: [Common 17-1381] The checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_2/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 240 ; free virtual = 12346
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 230 ; free virtual = 12337
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 240 ; free virtual = 12347
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fd52a0a8 ConstDB: 0 ShapeSum: 16d57e88 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b297cc09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 178 ; free virtual = 12204
Post Restoration Checksum: NetGraph: 83a00db1 NumContArr: 2ef7be58 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b297cc09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.664 ; gain = 0.000 ; free physical = 182 ; free virtual = 12172

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b297cc09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2955.371 ; gain = 27.707 ; free physical = 191 ; free virtual = 12136

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b297cc09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2955.371 ; gain = 27.707 ; free physical = 191 ; free virtual = 12136
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2232008d5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2989.426 ; gain = 61.762 ; free physical = 208 ; free virtual = 12117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.422  | TNS=0.000  | WHS=-0.389 | THS=-1075.671|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 20394144f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.426 ; gain = 61.762 ; free physical = 205 ; free virtual = 12114
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.422  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1c68dcd0b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 200 ; free virtual = 12110
Phase 2 Router Initialization | Checksum: 15d8c18f9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 200 ; free virtual = 12110

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0142902 %
  Global Horizontal Routing Utilization  = 0.00549358 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21333
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21285
  Number of Partially Routed Nets     = 48
  Number of Node Overlaps             = 35


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12e242cc7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 196 ; free virtual = 12106

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2501
 Number of Nodes with overlaps = 393
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.359  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ecfc7c77

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 210 ; free virtual = 12119
Phase 4 Rip-up And Reroute | Checksum: ecfc7c77

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 210 ; free virtual = 12119

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ecfc7c77

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 210 ; free virtual = 12119

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ecfc7c77

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 210 ; free virtual = 12119
Phase 5 Delay and Skew Optimization | Checksum: ecfc7c77

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 210 ; free virtual = 12119

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 124e0ee0a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 210 ; free virtual = 12120
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.387  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d7074e81

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 209 ; free virtual = 12119
Phase 6 Post Hold Fix | Checksum: d7074e81

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 209 ; free virtual = 12119

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.32148 %
  Global Horizontal Routing Utilization  = 4.24451 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f36cdb9c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:34 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 210 ; free virtual = 12119

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f36cdb9c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:34 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 209 ; free virtual = 12119

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a34da101

Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 212 ; free virtual = 12122

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.387  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a34da101

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 212 ; free virtual = 12122
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 257 ; free virtual = 12167

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 106 Warnings, 108 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:38 . Memory (MB): peak = 3005.426 ; gain = 77.762 ; free physical = 257 ; free virtual = 12167
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.426 ; gain = 0.000 ; free physical = 257 ; free virtual = 12167
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.426 ; gain = 0.000 ; free physical = 189 ; free virtual = 12148
INFO: [Common 17-1381] The checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_2/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3005.426 ; gain = 0.000 ; free physical = 240 ; free virtual = 12163
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_2/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3170.191 ; gain = 29.164 ; free physical = 286 ; free virtual = 12134
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_gmii_to_rgmii_0_0/synth/design_1_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
148 Infos, 106 Warnings, 108 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3170.191 ; gain = 0.000 ; free physical = 238 ; free virtual = 12101
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPARE_SPI_1_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPARE_SPI_1_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPARE_SPI_2_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPARE_SPI_2_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPI_ADC_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPI_ADC_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2/O, cell design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 102 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 102 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 19 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 126 Warnings, 108 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3418.184 ; gain = 247.992 ; free physical = 514 ; free virtual = 12057
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 17:44:26 2025...
