INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/RLE/src/RLE.srcs/sim_1/new/fifo_ASCIIpackage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ASCIIpackage_tb
