// Seed: 1201543289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_5 = 1 & 1;
  uwire id_6, id_7, id_8;
  id_9 :
  assert property (@(posedge id_7 + id_6) id_6);
  assign id_3 = 1;
  id_10(
      .id_0(!id_1), .id_1(id_8)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0(
      id_3, id_3, id_4, id_3
  );
  wand id_5, id_6 = 1'b0;
  wire id_7;
endmodule
