---
layout: default
title: 2a.2 SI/PIã¨PDNè¨­è¨ˆ
---

# 2a.2 SI/PIã¨PDNè¨­è¨ˆ  
**2a.2 Signal/Power Integrity and PDN Design**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ç¯€ã§ã¯ã€SystemDKã«ãŠã‘ã‚‹ä¸­æ ¸ç‰©ç†åˆ¶ç´„ã§ã‚ã‚‹  
**SIï¼ˆSignal Integrityï¼‰ã¨ PIï¼ˆPower Integrityï¼‰**ã®åŸºç¤ã¨è¨­è¨ˆè«–ã‚’æ‰±ã„ã¾ã™ã€‚

This section focuses on the fundamentals and design methods of  
**Signal Integrity (SI)** and **Power Integrity (PI)**, which are key physical constraints in SystemDK.

SI/PIã¯ã€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸è¨­è¨ˆãƒ»åŸºæ¿è¨­è¨ˆãƒ»ãƒãƒƒãƒ—é–“I/Oã«ãŠã„ã¦  
**ã€Œä¿¡å·ãŒæ­£ã—ãå±Šãã‹ã€ã€Œé›»åœ§ãŒæ­£ã—ãä¾›çµ¦ã•ã‚Œã‚‹ã‹ã€**ã‚’ä¿è¨¼ã™ã‚‹ãŸã‚ã®è¨­è¨ˆæ¦‚å¿µã§ã™ã€‚

---

## ğŸ” SIï¼ˆSignal Integrityï¼‰ã¨ã¯ï½œWhat is SI?

| è¦ç´  | èª¬æ˜ / Description |
|------|-------------------|
| åå°„ï¼ˆReflectionï¼‰ | ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ä¸æ•´åˆã«ã‚ˆã‚‹æ³¢å½¢ã®è·³ã­è¿”ã‚Š |
| ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ï¼ˆCrosstalkï¼‰ | è¿‘å‚ä¿¡å·ç·šé–“ã®é›»ç£çµåˆã«ã‚ˆã‚‹å¹²æ¸‰ |
| é…å»¶ï¼ˆDelayï¼‰ãƒ»ã‚¹ã‚­ãƒ¥ãƒ¼ï¼ˆSkewï¼‰ | ä¿¡å·ã®ä¼æ¬é…å»¶ã¨çµŒè·¯é•·å·®ã«ã‚ˆã‚‹ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãšã‚Œ |
| ãƒªãƒ³ã‚°ã‚¤ãƒ³ã‚°ï¼ˆRingingï¼‰ | éæ¸¡æ³¢å½¢ãŒåæŸã›ãšã«æŒ¯å‹•ã™ã‚‹ç¾è±¡ |
| ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸çµŒè·¯ | Bump â†’ RDL â†’ Substrateé…ç·šã«ã‚ˆã‚Šæ§‹æˆã•ã‚Œã‚‹SIçµŒè·¯ |

**è¨­è¨ˆå¯¾ç­–**ï¼š
- ãƒˆãƒ¬ãƒ¼ã‚¹ã®ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹æ•´åˆï¼ˆä¾‹ï¼š50Î©ï¼‰
- é©åˆ‡ãªã‚¿ãƒ¼ãƒ³æ•°ã€ã‚¹ã‚¿ãƒ–æŠ‘åˆ¶ã€çµ‚ç«¯æŠµæŠ—
- ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆI/Fï¼ˆUCIeç­‰ï¼‰ã®ç‰©ç†æ¤œè¨¼

---

## âš¡ PIï¼ˆPower Integrityï¼‰ã¨ã¯ï½œWhat is PI?

| è¦ç´  | èª¬æ˜ / Description |
|------|-------------------|
| IRãƒ‰ãƒ­ãƒƒãƒ—ï¼ˆIR Dropï¼‰ | é›»æºä¾›çµ¦çµŒè·¯ã®æŠµæŠ—æˆåˆ†ã«ã‚ˆã‚‹é›»åœ§ä½ä¸‹ |
| Ldi/dt ãƒã‚¤ã‚º | æ€¥æ¿€ãªé›»æµå¤‰åŒ–ã«ã‚ˆã‚‹èª˜å°ãƒã‚¤ã‚ºï¼ˆãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹ï¼‰ |
| ã‚°ãƒ©ãƒ³ãƒ‰ãƒã‚¦ãƒ³ã‚¹ | GNDãƒ©ã‚¤ãƒ³ã§ã®é›»ä½ä¸Šæ˜‡ï¼ˆãƒã‚¤ã‚ºæºï¼‰ |
| ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°å®¹é‡ | ãƒ­ãƒ¼ã‚«ãƒ«ãªé›»æºå®‰å®šåŒ–ã®ãŸã‚ã®ã‚³ãƒ³ãƒ‡ãƒ³ã‚µé…ç½® |
| PDNï¼ˆPower Delivery Networkï¼‰ | é›»æºä¾›çµ¦ãƒ‘ã‚¹ã®ãƒ¢ãƒ‡ãƒ«ï¼šVRM â†’ ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ â†’ ãƒ€ã‚¤å†…éƒ¨ã¸ |

**è¨­è¨ˆå¯¾ç­–**ï¼š
- PDNã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ï¼ˆZç‰¹æ€§ï¼šã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ vs å‘¨æ³¢æ•°ï¼‰
- ä½ESLã‚³ãƒ³ãƒ‡ãƒ³ã‚µé…ç½®ã€ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹æŠ‘åˆ¶
- è¤‡æ•°é›»æºéšå±¤ã®åˆ†é›¢ãƒ»é…é›»æˆ¦ç•¥

---

## ğŸ§° PDNã¨SI/PIã®çµ±åˆè¨­è¨ˆï½œPDN-Aware Design

PDNè¨­è¨ˆã¯ã€SI/PIã®ä¸¡é¢ã‹ã‚‰æ•´åˆãŒæ±‚ã‚ã‚‰ã‚Œã‚‹ï¼š

- é›»æºå±¤ã®é…ç½®ã¨GNDãƒªã‚¿ãƒ¼ãƒ³ãƒ‘ã‚¹æ•´å‚™  
  â†’ SI: ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯æŠ‘åˆ¶ã€ãƒªã‚¿ãƒ¼ãƒ³ãƒ‘ã‚¹æ•´åˆ  
  â†’ PI: IRãƒ‰ãƒ­ãƒƒãƒ—æœ€å°åŒ–ã€å…±é€šGNDã®ç¶­æŒ  
- å±¤æ§‹é€ ï¼ˆLayer Stackupï¼‰ã®åˆ¶å¾¡  
  â†’ ä¿¡å·å±¤â€“é›»æºå±¤â€“GNDå±¤ã®é©åˆ‡ãªã‚µãƒ³ãƒ‰ã‚¤ãƒƒãƒé…ç½®  
- ãƒ¢ãƒ‡ãƒ«é€£æºï¼ˆSãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã€IBISã€Spiceï¼‰ã«ã‚ˆã‚‹æ¤œè¨¼

---

## ğŸ“ æ•™è‚²çš„ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ï½œEducational Message

> ä¿¡å·ã¯â€œé›»åœ§â€ã§ã¯ãªãâ€œé›»æµçµŒè·¯â€ã§ä¼ã‚ã‚‹ã€‚  
> å›è·¯å›³ã«ãªã„ãƒªã‚¿ãƒ¼ãƒ³ãƒ‘ã‚¹ã‚’ã€å®Ÿè£…è¨­è¨ˆã§â€œæãâ€ã®ãŒSI/PIè¨­è¨ˆã§ã‚ã‚‹ã€‚

> Signal transmission is not just voltage propagation â€”  
> it's the complete current-return loop that must be designed and verified.

---

## ğŸ”— é–¢é€£ç¯€ï½œLinked Sections

- [`f2a_3_thermal.md`](f2a_3_thermal.md)ï¼šç†±è¨­è¨ˆã¨ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•
- [`f2a_5_emi_emc.md`](f2a_5_emi_emc.md)ï¼šãƒã‚¤ã‚ºå¯¾ç­–ã¨å…±é€šè¨­è¨ˆåŸå‰‡
- [`f2a_6_constraint_tradeoff.md`](f2a_6_constraint_tradeoff.md)ï¼šåˆ¶ç´„é€£æˆã®è¨­è¨ˆæ„æ€æ±ºå®š

---

## ğŸ“ å‚è€ƒè³‡æ–™ï½œReferences

- â€œPower Integrity for I/O Interfaces,â€ Intel Whitepaper  
- â€œSI/PI Co-Design Methodology,â€ JEDEC & IEEE 2401  
- Keysight / Ansys PDN Impedance Viewer Tools  
- UCIe PHY Spec v1.1, Section 6 (Electrical Specs)

---

**[â† æˆ»ã‚‹ / Back to Special Chapter 2 Top](./README.md)**
