{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416951401210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416951401211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 15:36:40 2014 " "Processing started: Tue Nov 25 15:36:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416951401211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416951401211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level -c top_level " "Command: quartus_sta top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416951401212 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1416951401413 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416951401946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416951401947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416951402028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416951402028 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1416951402909 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1416951402910 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 3 -duty_cycle 85.00 -name \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 3 -duty_cycle 85.00 -name \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402923 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402923 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1416951402924 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO\[20\] GPIO\[20\] " "create_clock -period 1.000 -name GPIO\[20\] GPIO\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402926 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tick Tick " "create_clock -period 1.000 -name Tick Tick" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402926 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416951402926 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1416951403476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403477 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1416951403481 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1416951403498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1416951403740 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416951403740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.683 " "Worst-case setup slack is -5.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.683     -5212.929 GPIO\[20\]  " "   -5.683     -5212.929 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.724       -59.364 Tick  " "   -2.724       -59.364 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263        -0.263 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.263        -0.263 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.175         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.175         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.308         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   29.308         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951403743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.141 " "Worst-case hold slack is -0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141        -0.141 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.141        -0.141 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124         0.000 GPIO\[20\]  " "    0.124         0.000 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.292         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 Tick  " "    0.404         0.000 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951403772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416951403776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416951403779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210     -3600.894 GPIO\[20\]  " "   -3.210     -3600.894 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -30.840 Tick  " "   -1.285       -30.840 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.708         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.710         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819         0.000 CLOCK_50  " "    9.819         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.714         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.714         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951403783 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1416951404203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1416951404251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1416951405834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406320 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1416951406415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416951406415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.077 " "Worst-case setup slack is -5.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.077     -4679.407 GPIO\[20\]  " "   -5.077     -4679.407 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.400       -52.323 Tick  " "   -2.400       -52.323 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076        -0.076 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.076        -0.076 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.225         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.225         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.006         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   30.006         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951406422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.241 " "Worst-case hold slack is -0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241        -0.241 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.241        -0.241 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 GPIO\[20\]  " "    0.100         0.000 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.300         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.353         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 Tick  " "    0.355         0.000 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951406524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416951406532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416951406540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210     -3461.267 GPIO\[20\]  " "   -3.210     -3461.267 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -30.840 Tick  " "   -1.285       -30.840 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.709         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.709         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.710         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799         0.000 CLOCK_50  " "    9.799         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.710         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951406549 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1416951407013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407632 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1416951407660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416951407660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.533 " "Worst-case setup slack is -2.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533     -2082.333 GPIO\[20\]  " "   -2.533     -2082.333 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767       -15.849 Tick  " "   -0.767       -15.849 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044        -0.044 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.044        -0.044 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.534         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.534         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.856         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   33.856         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951407672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.025 " "Worst-case hold slack is -0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.025 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.025        -0.025 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 GPIO\[20\]  " "    0.102         0.000 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.112         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.181         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 Tick  " "    0.182         0.000 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951407715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416951407728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416951407740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -2107.330 GPIO\[20\]  " "   -3.000     -2107.330 GPIO\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -24.000 Tick  " "   -1.000       -24.000 Tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.774         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.774         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400         0.000 CLOCK_50  " "    9.400         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.753         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.753         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.752         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.752         0.000 inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416951407755 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416951408979 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416951408981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416951409351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 15:36:49 2014 " "Processing ended: Tue Nov 25 15:36:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416951409351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416951409351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416951409351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416951409351 ""}
