// Seed: 379613160
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7[1'h0] = id_1;
  wire id_9;
  assign id_4[1] = id_4[1];
  always #1 begin
    if (id_3) begin
      `define pp_10 0
      $display;
    end
  end
  wire id_11;
  wire id_12;
  module_0();
  wire id_13 = id_5;
  xnor (id_1, id_11, id_12, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  id_14(
      .id_0('b0)
  );
endmodule
