Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 20:49:42 2024
| Host         : eecs-digital-35 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|            Instance           |                            Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level                     |                                                        (top) |        366 |        366 |       0 |    0 | 728 |     40 |      1 |          0 |
|   (top_level)                 |                                                        (top) |          0 |          0 |       0 |    0 |   3 |      0 |      0 |          0 |
|   coordinator_main            |                                             midi_coordinator |         84 |         84 |       0 |    0 | 101 |      0 |      0 |          0 |
|   debug_clk_wiz               |                                          debug_clk_wiz_25mhz |          2 |          2 |       0 |    0 |   3 |      0 |      0 |          0 |
|   debugger                    |                                                uart_debugger |         16 |         16 |       0 |    0 |  16 |      0 |      0 |          0 |
|   genblk1[0].osc_inst         |                                                   oscillator |         24 |         24 |       0 |    0 |  38 |      0 |      0 |          0 |
|   genblk1[1].osc_inst         |                                                 oscillator_0 |         24 |         24 |       0 |    0 |  38 |      0 |      0 |          0 |
|   genblk1[2].osc_inst         |                                                 oscillator_1 |         24 |         24 |       0 |    0 |  38 |      0 |      0 |          0 |
|   genblk1[3].osc_inst         |                                                 oscillator_2 |         24 |         24 |       0 |    0 |  38 |      0 |      0 |          0 |
|   i2s_clk_wiz                 |                                            i2s_clk_wiz_44100 |         11 |         11 |       0 |    0 |  12 |      0 |      0 |          0 |
|   i2s_tx_inst                 |                                                       i2s_tx |         18 |         18 |       0 |    0 |  42 |      0 |      0 |          0 |
|   memio                       |                                                  wave_loader |         99 |         99 |       0 |    0 | 307 |     40 |      0 |          0 |
|     (memio)                   |                                                  wave_loader |         46 |         46 |       0 |    0 | 307 |      0 |      0 |          0 |
|     debug_ram                 |                 xilinx_true_dual_port_read_first_1_clock_ram |          0 |          0 |       0 |    0 |   0 |      4 |      0 |          0 |
|     main_ram                  | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0 |          0 |          0 |       0 |    0 |   0 |      8 |      0 |          0 |
|     osc_gen[0].oscillator_ram |               xilinx_true_dual_port_read_first_1_clock_ram_3 |         12 |         12 |       0 |    0 |   0 |      7 |      0 |          0 |
|     osc_gen[1].oscillator_ram |               xilinx_true_dual_port_read_first_1_clock_ram_4 |          0 |          0 |       0 |    0 |   0 |      7 |      0 |          0 |
|     osc_gen[2].oscillator_ram |               xilinx_true_dual_port_read_first_1_clock_ram_5 |         14 |         14 |       0 |    0 |   0 |      7 |      0 |          0 |
|     osc_gen[3].oscillator_ram |               xilinx_true_dual_port_read_first_1_clock_ram_6 |         27 |         27 |       0 |    0 |   0 |      7 |      0 |          0 |
|   processor_main              |                                               midi_processor |         34 |         34 |       0 |    0 |   2 |      0 |      1 |          0 |
|   reader_main                 |                                                  midi_reader |         46 |         46 |       0 |    0 |  60 |      0 |      0 |          0 |
|     (reader_main)             |                                                  midi_reader |          2 |          2 |       0 |    0 |  23 |      0 |      0 |          0 |
|     uart_rec                  |                                                 uart_receive |         44 |         44 |       0 |    0 |  37 |      0 |      0 |          0 |
|   ui_handle                   |                                                   ui_handler |         55 |         55 |       0 |    0 |  30 |      0 |      0 |          0 |
+-------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


