-- VHDL for IBM SMS ALD group CycleLatches
-- Title: CycleLatches
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 6/26/2020 2:54:15 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity CycleLatches is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_B_1: in STD_LOGIC;
		PS_A_CYCLE_CTRL: in STD_LOGIC;
		MS_A_CYCLE_CTRL: in STD_LOGIC;
		PS_B_CYCLE_CTRL: in STD_LOGIC;
		MS_B_CYCLE_CTRL: in STD_LOGIC;
		MS_E_CYCLE_CTRL: in STD_LOGIC;
		MS_F_CYCLE_CTRL: in STD_LOGIC;
		MS_CONTROL_REG_DISABLE: in STD_LOGIC;
		PS_I_CYCLE_CTRL: in STD_LOGIC;
		MS_I_CYCLE_CTRL: in STD_LOGIC;
		MS_LOGIC_GATE_S: in STD_LOGIC;
		MS_CONSOLE_SET_START_CND: in STD_LOGIC;
		MS_CONS_RESET_START_CONDITION: in STD_LOGIC;
		MS_PROGRAM_RESET_1: in STD_LOGIC;
		PS_X_CYCLE_CTRL: in STD_LOGIC;
		MS_X_CYCLE_CTRL: in STD_LOGIC;
		PS_C_CYCLE_CTRL: in STD_LOGIC;
		MS_C_CYCLE_CTRL: in STD_LOGIC;
		MS_F_CYCLE: in STD_LOGIC;
		MS_E_CYCLE: in STD_LOGIC;
		PS_D_CYCLE_CTRL: in STD_LOGIC;
		MS_D_CYCLE_CTRL: in STD_LOGIC;
		PS_A_CYCLE: out STD_LOGIC;
		MS_A_CYCLE: out STD_LOGIC;
		PS_A_OR_B_CYCLE: out STD_LOGIC;
		PS_B_CYCLE: out STD_LOGIC;
		PS_B_CYCLE_1: out STD_LOGIC;
		PS_B_OR_E_OR_F_CYCLE_CTRL: out STD_LOGIC;
		PS_I_CYCLE: out STD_LOGIC;
		MS_I_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_I_CYCLE_1: out STD_LOGIC;
		PS_I_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		MS_I_CYCLE: out STD_LOGIC;
		PS_X_CYCLE: out STD_LOGIC;
		MS_X_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		MS_X_CYCLE: out STD_LOGIC;
		MS_C_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_C_CYCLE: out STD_LOGIC;
		PS_C_CYCLE_1: out STD_LOGIC;
		PS_A_OR_C_CYCLE: out STD_LOGIC;
		MS_D_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		PS_D_CYCLE: out STD_LOGIC;
		PS_C_OR_D_CYCLE: out STD_LOGIC;
		PS_B_OR_E_OR_F_CYCLE: out STD_LOGIC;
		PS_B_OR_D_CYCLE: out STD_LOGIC;
		LAMPS_CYCLE_CE: out STD_LOGIC_VECTOR (5 downTo 0);
		LAMPS_CYCLE_CONSOLE: out STD_LOGIC_VECTOR (5 downTo 0));
end CycleLatches;


ARCHITECTURE structural of CycleLatches is

	 signal MS_PROGRAM_RES_OR_S_LOGIC_GATE: STD_LOGIC;
	 signal MS_B_CYCLE: STD_LOGIC;
	 signal MS_C_CYCLE: STD_LOGIC;

	 signal XX_MS_A_CYCLE: STD_LOGIC;
	 signal XX_LAMP_11C8A15: STD_LOGIC;
	 signal XX_LAMP_11C8B15: STD_LOGIC;
	 signal XX_LAMP_11C8J15: STD_LOGIC;
	 signal XX_LAMP_11C8K15: STD_LOGIC;
	 signal XX_LAMP_11C8C15: STD_LOGIC;
	 signal XX_LAMP_11C8D15: STD_LOGIC;
	 signal XX_LAMP_15A1A10: STD_LOGIC;
	 signal XX_LAMP_15A1B10: STD_LOGIC;
	 signal XX_LAMP_15A1H10: STD_LOGIC;
	 signal XX_LAMP_15A1J10: STD_LOGIC;
	 signal XX_LAMP_15A1C10: STD_LOGIC;
	 signal XX_LAMP_15A1D10: STD_LOGIC;

BEGIN

	MS_A_CYCLE <= 
		XX_MS_A_CYCLE;

	LAMPS_CYCLE_CE <= (
		XX_LAMP_11C8K15,
		XX_LAMP_11C8D15,
		XX_LAMP_11C8C15,
		XX_LAMP_11C8B15,
		XX_LAMP_11C8A15,
		XX_LAMP_11C8J15);

	LAMPS_CYCLE_CONSOLE <= (
		XX_LAMP_15A1J10,
		XX_LAMP_15A1D10,
		XX_LAMP_15A1C10,
		XX_LAMP_15A1B10,
		XX_LAMP_15A1A10,
		XX_LAMP_15A1H10);

Page_12_12_01_1: ENTITY ALD_12_12_01_1_A_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	MS_A_CYCLE_CTRL =>
		MS_A_CYCLE_CTRL,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	MS_A_CYCLE =>
		XX_MS_A_CYCLE,
	PS_A_OR_B_CYCLE =>
		PS_A_OR_B_CYCLE,
	LAMP_11C8A15 =>
		XX_LAMP_11C8A15,
	LAMP_15A1A10 =>
		XX_LAMP_15A1A10
	);

Page_12_12_02_1: ENTITY ALD_12_12_02_1_B_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_B_CYCLE_CTRL =>
		PS_B_CYCLE_CTRL,
	MS_B_CYCLE_CTRL =>
		MS_B_CYCLE_CTRL,
	MS_E_CYCLE_CTRL =>
		MS_E_CYCLE_CTRL,
	MS_F_CYCLE_CTRL =>
		MS_F_CYCLE_CTRL,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	PS_B_OR_E_OR_F_CYCLE_CTRL =>
		PS_B_OR_E_OR_F_CYCLE_CTRL,
	LAMP_11C8B15 =>
		XX_LAMP_11C8B15,
	LAMP_15A1B10 =>
		XX_LAMP_15A1B10
	);

Page_12_12_04_1: ENTITY ALD_12_12_04_1_I_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	MS_I_CYCLE_CTRL =>
		MS_I_CYCLE_CTRL,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_I_CYCLE_DOT_NOT_CR_DISABLE,
	PS_I_CYCLE_1 =>
		PS_I_CYCLE_1,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	PS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		PS_I_CYCLE_DOT_NOT_CR_DISABLE,
	LAMP_11C8J15 =>
		XX_LAMP_11C8J15,
	LAMP_15A1H10 =>
		XX_LAMP_15A1H10
	);

Page_12_12_05_1: ENTITY ALD_12_12_05_1_X_CYCLE_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_CONSOLE_SET_START_CND =>
		MS_CONSOLE_SET_START_CND,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	MS_LOGIC_GATE_S =>
		MS_LOGIC_GATE_S,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_X_CYCLE_CTRL =>
		PS_X_CYCLE_CTRL,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL,
	MS_X_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_X_CYCLE_DOT_NOT_CR_DISABLE,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	LAMP_11C8K15 =>
		XX_LAMP_11C8K15,
	LAMP_15A1J10 =>
		XX_LAMP_15A1J10
	);

Page_12_12_06_1: ENTITY ALD_12_12_06_1_C_CYCLE_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	MS_C_CYCLE_CTRL =>
		MS_C_CYCLE_CTRL,
	MS_A_CYCLE =>
		XX_MS_A_CYCLE,
	MS_C_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_C_CYCLE_DOT_NOT_CR_DISABLE,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_C_CYCLE =>
		MS_C_CYCLE,
	PS_A_OR_C_CYCLE =>
		PS_A_OR_C_CYCLE,
	LAMP_11C8C15 =>
		XX_LAMP_11C8C15,
	LAMP_15A1C10 =>
		XX_LAMP_15A1C10
	);

Page_12_12_07_1: ENTITY ALD_12_12_07_1_D_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_C_CYCLE =>
		MS_C_CYCLE,
	MS_F_CYCLE =>
		MS_F_CYCLE,
	MS_E_CYCLE =>
		MS_E_CYCLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	MS_D_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_D_CYCLE_DOT_NOT_CR_DISABLE,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_C_OR_D_CYCLE =>
		PS_C_OR_D_CYCLE,
	PS_B_OR_E_OR_F_CYCLE =>
		PS_B_OR_E_OR_F_CYCLE,
	PS_B_OR_D_CYCLE =>
		PS_B_OR_D_CYCLE,
	LAMP_11C8D15 =>
		XX_LAMP_11C8D15,
	LAMP_15A1D10 =>
		XX_LAMP_15A1D10
	);


END;
