/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_d.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_d_H_
#define __p10_scom_proc_d_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [NX_PBI_CQ_WRAP_NXCQ_SCOM_MMIO_BAR]
static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_MMIO_BAR = 0x0201108dull;

static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_MMIO_BAR_MMIO_BAR = 8;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_MMIO_BAR_MMIO_BAR_LEN = 44;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_MMIO_BAR_MMIO_BAR_ENABLE = 52;
//<< [NX_PBI_CQ_WRAP_NXCQ_SCOM_MMIO_BAR]
// proc/reg00065.H

//>> [NX_PBI_RNG_ST3]
static const uint64_t NX_PBI_RNG_ST3 = 0x020110e8ull;

static const uint32_t NX_PBI_RNG_ST3_RRN_ENABLE = 0;
static const uint32_t NX_PBI_RNG_ST3_WINDOW_SIZE = 1;
static const uint32_t NX_PBI_RNG_ST3_WINDOW_SIZE_LEN = 3;
static const uint32_t NX_PBI_RNG_ST3_MATCH_TH_MIN = 4;
static const uint32_t NX_PBI_RNG_ST3_MATCH_TH_MIN_LEN = 16;
static const uint32_t NX_PBI_RNG_ST3_MATCH_TH_MAX = 20;
static const uint32_t NX_PBI_RNG_ST3_MATCH_TH_MAX_LEN = 16;
//<< [NX_PBI_RNG_ST3]
// proc/reg00065.H

//>> [PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR]
static const uint64_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR = 0x0301100cull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_MASTER_CHIP_CURR_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_TM_MASTER_CURR_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_CHG_RATE_GP_MASTER_CURR_EQ0 = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_CHG_RATE_SP_MASTER_CURR_EQ0 = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_SPARE0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_SPARE0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_NP_CMD_RATE_CURR_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_NP_CMD_RATE_CURR_EQ0_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_G_AGGREGATE_CURR_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_G_INDIRECT_EN_CURR_EQ0 = 17;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_G_GATHER_ENABLE_CURR_EQ0 = 18;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_SPARE1 = 19;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_SPARE1_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_MIN_GP_CMD_RATE_CURR_EQ0 = 24;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_MIN_GP_CMD_RATE_CURR_EQ0_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_R_AGGREGATE_CURR_EQ0 = 32;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_R_INDIRECT_EN_CURR_EQ0 = 33;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_R_GATHER_ENABLE_CURR_EQ0 = 34;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_SPARE2 = 35;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_SPARE2_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_MIN_SP_CMD_RATE_CURR_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_MIN_SP_CMD_RATE_CURR_EQ0_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_SPARE3 = 48;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR_PB_CFG_SPARE3_LEN = 16;
//<< [PB_COM_SCOM_EQ0_STATION_HP_MODE1_CURR]
// proc/reg00065.H

//>> [PB_PTLSCOM23_PTL_FIR_REG]
static const uint64_t PB_PTLSCOM23_PTL_FIR_REG_RW = 0x11011800ull;
static const uint64_t PB_PTLSCOM23_PTL_FIR_REG_WO_AND = 0x11011801ull;
static const uint64_t PB_PTLSCOM23_PTL_FIR_REG_WO_OR = 0x11011802ull;

static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_FMR00_TRAINED = 0;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_FMR01_TRAINED = 1;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_FMR02_TRAINED = 2;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_FMR03_TRAINED = 3;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DOB01_UE = 4;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DOB01_CE = 5;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DOB01_SUE = 6;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DOB01_ERR = 7;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DOB23_UE = 8;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DOB23_CE = 9;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DOB23_SUE = 10;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DOB23_ERR = 11;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_FRAMER00_ATTN = 12;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_CROB01_ATTN = 13;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_FRAMER01_ATTN = 14;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_FRAMER02_ATTN = 15;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_CROB23_ATTN = 16;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_FRAMER03_ATTN = 17;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_PARSER00_ATTN = 18;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_PARSER01_ATTN = 19;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_PARSER02_ATTN = 20;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_PARSER03_ATTN = 21;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_LINK_DOWN_0_ATTN = 22;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_LINK_DOWN_1_ATTN = 23;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_LINK_DOWN_2_ATTN = 24;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_LINK_DOWN_3_ATTN = 25;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DIB01_ERR = 26;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_DIB23_ERR = 27;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_MB00_SPATTN = 28;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_MB01_SPATTN = 29;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_MB10_SPATTN = 30;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_MB11_SPATTN = 31;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_MB20_SPATTN = 32;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_MB21_SPATTN = 33;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_MB30_SPATTN = 34;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_MB31_SPATTN = 35;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_PTL0_SPARE = 36;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_PTL1_SPARE = 37;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_PTL2_SPARE = 38;
static const uint32_t PB_PTLSCOM23_PTL_FIR_REG_PTL3_SPARE = 39;
//<< [PB_PTLSCOM23_PTL_FIR_REG]
// proc/reg00066.H

//>> [TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG]
static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG = 0x0305000full;

static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DIS_CPM_BUBBLE_CORR = 0;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_FORCE_THRES_ACT = 1;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_THRES_TRIP_ENA = 2;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_THRES_TRIP_ENA_LEN = 3;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DTS_SAMPLE_ENA = 5;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_SAMPLE_PULSE_CNT = 6;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_SAMPLE_PULSE_CNT_LEN = 4;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_THRES_MODE_ENA = 10;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_THRES_MODE_ENA_LEN = 2;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_DTS_TRIGGER_MODE = 12;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_DTS_TRIGGER_SEL = 13;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_THRES_OVERFLOW_MASK = 14;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DTS_READ_SEL = 16;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DTS_READ_SEL_LEN = 4;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L1 = 20;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L1_LEN = 3;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L2 = 24;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L2_LEN = 3;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L3 = 28;
//<< [TP_TCN1_N1_EPS_THERM_WSUB_MODE_REG]
// proc/reg00066.H

//>> [TP_TPBR_PBA_PBAF_PBAFCFG]
static const uint64_t TP_TPBR_PBA_PBAF_PBAFCFG = 0x03011dcbull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_SLVFW_MAX_PRIORITY = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_EXIT_ON_HANG = 1;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_BCE_MAX_PRIORITY = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_EXIT_ON_HANG_PBAX = 3;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_DATA_HANG_DIV = 4;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_DATA_HANG_DIV_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_OPER_HANG_DIV = 9;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_OPER_HANG_DIV_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_DROP_PRIORITY_MASK = 14;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_DROP_PRIORITY_MASK_LEN = 6;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_EXIT_HANG_DIV = 20;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_EXIT_HANG_DIV_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_DIS_OPER_HANG = 24;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_DIS_DATA_HANG = 25;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_DIS_ECC_CHECK = 26;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_DIS_RETRY_BACKOFF = 27;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_EXIT_ON_INVALID_CRESP = 28;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_RESERVED_29 = 29;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_DIS_GROUP_SCOPE = 30;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_DIS_RTAG_PARITY_CHK = 31;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_DIS_PB_PARITY_CHK = 32;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_SKIP_GROUP_SCOPE = 33;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_USE_PR_DMA_INJ = 34;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_CHSW_USE_CL_DMA_INJ = 35;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_EVENT_MUX = 36;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_PBREQ_EVENT_MUX_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_EN_EVENT_COUNT = 38;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_DIS_CHGRATE_COUNT = 39;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_HTM_ENABLE = 40;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_TRACE_ENABLE = 41;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_DEBUG_TRACE_SEL = 42;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_RESERVED_43 = 43;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_INJECT_TYPE = 44;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_INJECT_TYPE_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_INJECT_MODE = 46;
static const uint32_t TP_TPBR_PBA_PBAF_PBAFCFG_INJECT_MODE_LEN = 2;
//<< [TP_TPBR_PBA_PBAF_PBAFCFG]
// proc/reg00066.H

//>> [TP_TPBR_PBA_PBAO_BCUE_SET]
static const uint64_t TP_TPBR_PBA_PBAO_BCUE_SET = 0x00068016ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCUE_SET_RESERVED_0_1 = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_SET_RESERVED_0_1_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_SET_COPY_LENGTH = 2;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_SET_COPY_LENGTH_LEN = 6;
//<< [TP_TPBR_PBA_PBAO_BCUE_SET]
// proc/reg00066.H

//>> [TP_TPBR_PBA_PBAO_PBAFIR]
static const uint64_t TP_TPBR_PBA_PBAO_PBAFIR_RW = 0x01010cc0ull;
static const uint64_t TP_TPBR_PBA_PBAO_PBAFIR_WO_AND = 0x01010cc1ull;
static const uint64_t TP_TPBR_PBA_PBAO_PBAFIR_WO_OR = 0x01010cc2ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_OCI_APAR_ERR = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_OCI_SLAVE_INIT = 1;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_OCI_WRPAR_ERR = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_RESERVED_3 = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_BCUE_SETUP_ERR = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_BCUE_OCI_DATERR = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_BCDE_SETUP_ERR = 6;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_BCDE_OCI_DATERR = 7;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_INTERNAL_ERR = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_OCI_BAD_REG_ADDR = 9;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_AXPUSH_WRERR = 10;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_AXIPUSH_WRERR = 11;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_AXFLOW_ERR = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_AXIFLOW_ERR = 13;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_AXSND_RSVERR = 14;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_AXISND_RSVERR = 15;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_HTM_WRITE_OVERFLOW = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_INVALID_TOPOLOGY_ID = 17;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_RESERVED_18 = 18;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIR_RESERVED_19 = 19;
//<< [TP_TPBR_PBA_PBAO_PBAFIR]
// proc/reg00066.H

//>> [TP_TPBR_PBA_PBAO_PBAFIRACT1]
static const uint64_t TP_TPBR_PBA_PBAO_PBAFIRACT1 = 0x01010cc7ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRACT1_PBAFIRACT1_FIR_ACTION1 = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRACT1_PBAFIRACT1_FIR_ACTION1_LEN = 20;
//<< [TP_TPBR_PBA_PBAO_PBAFIRACT1]
// proc/reg00066.H

//>> [TP_TPBR_PBA_PBAO_PBAMODE]
static const uint64_t TP_TPBR_PBA_PBAO_PBAMODE = 0x00068000ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_0_3 = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_0_3_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DIS_REARB = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DIS_MSTID_MATCH_PREF_INV = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DIS_SLAVE_RDPIPE = 6;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DIS_SLAVE_WRPIPE = 7;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_EN_MARKER_ACK = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_9 = 9;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_EN_SECOND_WRBUF = 10;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DIS_REREQUEST_TO = 11;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_12_13 = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_12_13_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_14_15 = 14;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_14_15_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_PBA_REGION = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_PBA_REGION_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_OCI_MARKER_SPACE = 18;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_OCI_MARKER_SPACE_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_BCDE_OCITRANS = 21;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_BCDE_OCITRANS_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_BCUE_OCITRANS = 23;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_BCUE_OCITRANS_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DIS_MASTER_RD_PIPE = 25;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DIS_MASTER_WR_PIPE = 26;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_EN_SLV_FAIRNESS = 27;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_EN_EVENT_COUNT = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_29 = 29;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_SLV_EVENT_MUX = 30;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_SLV_EVENT_MUX_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_ENABLE_DEBUG_BUS = 32;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DEBUG_PB_NOT_OCI = 33;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DEBUG_OCI_MODE = 34;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_DEBUG_OCI_MODE_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_39 = 39;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_OCISLV_FAIRNESS_MASK = 40;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_OCISLV_FAIRNESS_MASK_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_OCISLV_REREQ_HANG_DIV = 45;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_OCISLV_REREQ_HANG_DIV_LEN = 5;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_50_63 = 50;
static const uint32_t TP_TPBR_PBA_PBAO_PBAMODE_RESERVED_50_63_LEN = 14;
//<< [TP_TPBR_PBA_PBAO_PBAMODE]
// proc/reg00066.H

//>> [TP_TPBR_PBA_PBAO_PBAPBTXT1]
static const uint64_t TP_TPBR_PBA_PBAO_PBAPBTXT1 = 0x01010ce3ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_VALID = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_VALID_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_0 = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_0_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_1 = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_1_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_2 = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_2_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_3 = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_3_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_4 = 24;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_4_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_5 = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_5_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_6 = 32;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_6_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_7 = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT1_7_LEN = 4;
//<< [TP_TPBR_PBA_PBAO_PBAPBTXT1]
// proc/reg00066.H

//>> [TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG]
static const uint64_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG = 0x03011c10ull;

static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG_0 = 0;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG_1 = 1;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG_2 = 2;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG_3 = 3;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG_4 = 4;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG_5 = 5;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG_6 = 6;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG_7 = 7;
//<< [TP_TPBR_PSI_WRAP_TX_CH_INTADDR_REG]
// proc/reg00066.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL = 0x0006002dull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL_OCB_OCI_GPEXISIB_PIB_IFETCH_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL_OCB_OCI_GPEXIMEM_MEM_IFETCH_PENDING = 3;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1 = 4;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART2 = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART2_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACL]
// proc/reg00066.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACU = 0x0006002cull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACU_ICACHE_INFO_UPPER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACU_ICACHE_INFO_UPPER_LEN = 27;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIICACU]
// proc/reg00066.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEIVPR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEIVPR = 0x00064001ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEIVPR_OCB_OCI_GPEIVPR_IVPR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEIVPR_OCB_OCI_GPEIVPR_IVPR_LEN = 23;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEIVPR]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR = 0x00064004ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_MEM_LOW_PRIORITY = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_MEM_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_MEM_HIGH_PRIORITY = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_MEM_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_LOCAL_LOW_PRIORITY = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_LOCAL_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_LOCAL_HIGH_PRIORITY = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_LOCAL_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_SRAM_LOW_PRIORITY = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_SRAM_LOW_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_SRAM_HIGH_PRIORITY = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_SRAM_HIGH_PRIORITY_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR_WRITE_PROTECT_ENABLE = 12;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEMACR]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1 = 0x0006c821ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1_4 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1_4_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1_5 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1_5_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1_6 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1_6_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1_7 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1_7_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA1]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SRD1B]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1B = 0x0006c739ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1B_OCB_OCI_O2SRD1B_O2S_RDATA_1B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD1B_OCB_OCI_O2SRD1B_O2S_RDATA_1B_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SRD1B]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR0 = 0x0006c20cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR0_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR0_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR0_BASE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR0_BASE_LEN = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR0]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCFLG1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG1_RW = 0x0006c0afull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG1_WO_CLEAR = 0x0006c0b0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG1_WO_OR = 0x0006c0b1ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG1_OCB_OCI_OCCFLG1_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG1_OCB_OCI_OCCFLG1_OCC_FLAGS_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCFLG1]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OIRR0C]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0C_RW = 0x0006c048ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0C_WO_CLEAR = 0x0006c049ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0C_WO_OR = 0x0006c04aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIRR0C_OCB_OCI_OIRR0C_INTERRUPT_ROUTE_0_C = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIRR0C_OCB_OCI_OIRR0C_INTERRUPT_ROUTE_0_C_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OIRR0C]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITASV2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2 = 0x0006c482ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV2_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITASV2]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OTR0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OTR0 = 0x0006c100ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR0_TIMEOUT_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR0_CONTROL_0 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR0_AUTO_RELOAD_0 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR0_SPARE_0 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR0_SPARE_0_LEN = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR0_TIMER_0 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR0_TIMER_0_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_OTR0]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_P2S_100NS]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_P2S_100NS = 0x0006c828ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_100NS_OCB_OCI_P2S_100NS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_100NS_OCB_OCI_P2S_100NS_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_P2S_100NS]
// proc/reg00067.H

//>> [TP_TPCHIP_OCC_OCI_OCB_P2S_CMD]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_P2S_CMD = 0x0006c844ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_P2S_CMD_OCB_OCI_P2S_CMD_START_COMMAND = 0;
//<< [TP_TPCHIP_OCC_OCI_OCB_P2S_CMD]
// proc/reg00067.H

//>> [TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ]
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ = 0x01060051ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_FMAX = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_FMAX_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMAX = 12;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMAX_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_FMULT = 17;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_FMULT_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMULT = 28;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMULT_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_FMIN = 33;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_FMIN_LEN = 11;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMIN = 44;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ_HIRES_FMIN_LEN = 4;
//<< [TP_TPCHIP_TPC_DPLL_CNTL_PAU_REGS_FREQ]
// proc/reg00068.H

//>> [TP_TPVSB_FSI_W_FSI2PIB_STATUS]
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_FSI = 0x00001007ull;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_FSI_BYTE = 0x0000101cull;

static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_ANY_ERROR = 0;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_SYSTEM_CHECKSTOP = 1;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_SPECIAL_ATTENTION = 2;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_RECOVERABLE_ERROR = 3;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_CHIPLET_INTERRUPT_FROM_HOST = 4;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_PARITY_CHECK = 5;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_POWER_MANAGEMENT_INTERRUPT = 6;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_PROTECTION_CHECK = 7;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_RESERVED_8 = 8;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_RESERVED_9 = 9;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_IDLE_INDICATION = 10;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_PIB_ABORT = 11;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_RCS_ERROR_STATUS_DC = 12;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_RCS_ERROR_STATUS_DC_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_VDD_NEST_OBSERVE = 16;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_PIB_ERROR_CODE = 17;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_PIB_ERROR_CODE_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_0_DC = 20;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_1_DC = 21;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_2_DC = 22;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_3_DC = 23;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_4_DC = 24;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_5_DC = 25;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_6_DC = 26;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_TP_TPFSI_PLL_LOCK_7_DC = 27;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_INTERRUPT_CONDITION_PENDING = 28;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_INTERRUPT_ENABLED = 29;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_SELFBOOT_ENGINE_ATTENTION = 30;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_STATUS_RESERVED_31 = 31;
//<< [TP_TPVSB_FSI_W_FSI2PIB_STATUS]
// proc/reg00068.H

//>> [VAS_VA_RG_SCF_MISCCTL]
static const uint64_t VAS_VA_RG_SCF_MISCCTL = 0x0201140dull;

static const uint32_t VAS_VA_RG_SCF_MISCCTL_4VS64 = 0;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_ACCEPT_PASTE = 1;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_ENABLE_WRMON = 2;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_DISABLE_PUSH2MEM_LIMIT = 3;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_QUIESCE_REQUEST = 4;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_PREFETCH_DISABLE = 5;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_WCMBAR_ENABLE = 6;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_UWCMBAR_ENABLE = 7;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_RMABAR_ENABLE = 8;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_INVALIDATE_CAM_LOC = 47;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_INVALIDATE_CAM_ALL = 48;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_CAM_LOCATION = 49;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_CAM_LOCATION_LEN = 7;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_CAM_INVAL_DONE = 56;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_HMI_ACTIVE = 58;
static const uint32_t VAS_VA_RG_SCF_MISCCTL_RG_IS_IDLE = 59;
//<< [VAS_VA_RG_SCF_MISCCTL]
// proc/reg00069.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00065.H"
#include "proc/reg00066.H"
#include "proc/reg00067.H"
#include "proc/reg00068.H"
#include "proc/reg00069.H"
#endif
#endif
