

================================================================
== Vitis HLS Report for 'writeOutcome_Pipeline_1'
================================================================
* Date:           Wed Oct  5 22:50:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  4.626 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%loop_index3_i = alloca i32 1"   --->   Operation 4 'alloca' 'loop_index3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%contr_AOV_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %contr_AOV_7_load"   --->   Operation 5 'read' 'contr_AOV_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%contr_AOV_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %contr_AOV_6_load"   --->   Operation 6 'read' 'contr_AOV_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%contr_AOV_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %contr_AOV_5_load"   --->   Operation 7 'read' 'contr_AOV_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%contr_AOV_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %contr_AOV_4_load"   --->   Operation 8 'read' 'contr_AOV_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%contr_AOV_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %contr_AOV_3_load"   --->   Operation 9 'read' 'contr_AOV_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%contr_AOV_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %contr_AOV_2_load"   --->   Operation 10 'read' 'contr_AOV_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%contr_AOV_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %contr_AOV_1_load"   --->   Operation 11 'read' 'contr_AOV_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%contr_AOV_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %contr_AOV_load"   --->   Operation 12 'read' 'contr_AOV_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index3_i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%loop_index3_i_load = load i4 %loop_index3_i"   --->   Operation 15 'load' 'loop_index3_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%exitcond3_i = icmp_eq  i4 %loop_index3_i_load, i4 8"   --->   Operation 17 'icmp' 'exitcond3_i' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%empty = add i4 %loop_index3_i_load, i4 1"   --->   Operation 19 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3_i, void %load-store-loop2.split.i, void %writeOutcome.exit.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%loop_index3_cast_i = zext i4 %loop_index3_i_load"   --->   Operation 21 'zext' 'loop_index3_cast_i' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.30ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %contr_AOV_load_read, i32 %contr_AOV_1_load_read, i32 %contr_AOV_2_load_read, i32 %contr_AOV_3_load_read, i32 %contr_AOV_4_load_read, i32 %contr_AOV_5_load_read, i32 %contr_AOV_6_load_read, i32 %contr_AOV_7_load_read, i4 %loop_index3_i_load"   --->   Operation 22 'mux' 'tmp_i' <Predicate = (!exitcond3_i)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 %loop_index3_cast_i"   --->   Operation 23 'getelementptr' 'outcome_AOV_addr' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %tmp_i, i3 %outcome_AOV_addr"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond3_i)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty, i4 %loop_index3_i"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond3_i)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!exitcond3_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (exitcond3_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 4.63ns
The critical path consists of the following:
	'alloca' operation ('loop_index3_i') [10]  (0 ns)
	'load' operation ('loop_index3_i_load') on local variable 'loop_index3_i' [22]  (0 ns)
	'mux' operation ('tmp_i') [30]  (2.3 ns)
	'store' operation ('store_ln0') of variable 'tmp_i' on array 'outcome_AOV' [32]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
