# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do A3_1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:47 on Apr 03,2025
# vcom -reportprogress 300 -93 -work work G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A3_1
# -- Compiling architecture blinking of A3_1
# End time: 11:43:48 on Apr 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:48 on Apr 03,2025
# vcom -reportprogress 300 -93 -work work G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity A3_1_tb
# -- Compiling architecture A3_1_arch of A3_1_tb
# ** Warning: G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_tb.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_tb.vht(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_tb.vht(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_tb.vht(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:43:48 on Apr 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  A3_1_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" A3_1_tb 
# Start time: 11:43:48 on Apr 03,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.a3_1_tb(a3_1_arch)
# Loading work.a3_1(blinking)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process always at G:/Meu Drive/FPGA/Aula3/Ejemplo1/A3_1_tb.vht line 80
# End time: 12:45:04 on Apr 03,2025, Elapsed time: 1:01:16
# Errors: 0, Warnings: 0
