Classic Timing Analyzer report for 3lab
Thu Oct 05 10:57:09 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'read/write'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                   ; To                                                                                                             ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.815 ns                                       ; read/write                                                                             ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg      ; --         ; clk        ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.011 ns                                      ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                         ; reg2[3]                                                                                                        ; clk        ; --         ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.343 ns                                       ; read/write                                                                             ; data[3]                                                                                                        ; --         ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.306 ns                                       ; rom/ram                                                                                ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; --         ; clk        ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 160.36 MHz ( period = 6.236 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                         ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk        ; 0            ;
; Clock Setup: 'read/write'    ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                         ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                 ; read/write ; read/write ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3] ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; clk        ; clk        ; 39           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                        ;                                                                                                                ;            ;            ; 39           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read/write      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 160.36 MHz ( period = 6.236 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; 160.75 MHz ( period = 6.221 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 0.905 ns                ;
; N/A   ; 160.82 MHz ( period = 6.218 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; 160.95 MHz ( period = 6.213 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 0.897 ns                ;
; N/A   ; 187.37 MHz ( period = 5.337 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1]          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; 188.36 MHz ( period = 5.309 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3]          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.901 ns                ;
; N/A   ; 188.36 MHz ( period = 5.309 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2]          ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg2   ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; 188.39 MHz ( period = 5.308 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1]          ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg1   ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; 188.57 MHz ( period = 5.303 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4]          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.895 ns                ;
; N/A   ; 188.96 MHz ( period = 5.292 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2]          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; 189.21 MHz ( period = 5.285 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0]          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.877 ns                ;
; N/A   ; 189.61 MHz ( period = 5.274 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3]          ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg3   ; clk        ; clk      ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; 189.79 MHz ( period = 5.269 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0]          ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg0   ; clk        ; clk      ; None                        ; None                      ; 0.867 ns                ;
; N/A   ; 189.79 MHz ( period = 5.269 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4]          ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg4   ; clk        ; clk      ; None                        ; None                      ; 0.867 ns                ;
; N/A   ; 200.48 MHz ( period = 4.988 ns )               ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 2.036 ns                ;
; N/A   ; 213.22 MHz ( period = 4.690 ns )               ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; 216.17 MHz ( period = 4.626 ns )               ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; 225.63 MHz ( period = 4.432 ns )               ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; 269.40 MHz ( period = 3.712 ns )               ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; 269.40 MHz ( period = 3.712 ns )               ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; 269.40 MHz ( period = 3.712 ns )               ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; clk        ; clk      ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; 269.40 MHz ( period = 3.712 ns )               ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; clk        ; clk      ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; 295.16 MHz ( period = 3.388 ns )               ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 295.16 MHz ( period = 3.388 ns )               ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 295.16 MHz ( period = 3.388 ns )               ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 295.16 MHz ( period = 3.388 ns )               ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 314.66 MHz ( period = 3.178 ns )               ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 314.66 MHz ( period = 3.178 ns )               ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 314.66 MHz ( period = 3.178 ns )               ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; clk        ; clk      ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 314.66 MHz ( period = 3.178 ns )               ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; clk        ; clk      ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; clk        ; clk      ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; clk        ; clk      ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; 350.51 MHz ( period = 2.853 ns )               ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; 350.63 MHz ( period = 2.852 ns )               ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; 350.75 MHz ( period = 2.851 ns )               ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; 350.88 MHz ( period = 2.850 ns )               ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; 351.12 MHz ( period = 2.848 ns )               ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                   ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                   ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; 362.71 MHz ( period = 2.757 ns )               ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.441 ns                ;
; N/A   ; 363.77 MHz ( period = 2.749 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                   ; clk        ; clk      ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; 364.17 MHz ( period = 2.746 ns )               ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.430 ns                ;
; N/A   ; 364.30 MHz ( period = 2.745 ns )               ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                   ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.429 ns                ;
; N/A   ; 364.43 MHz ( period = 2.744 ns )               ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                   ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                  ; clk        ; clk      ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; 364.56 MHz ( period = 2.743 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                   ; clk        ; clk      ; None                        ; None                      ; 0.427 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                   ; clk        ; clk      ; None                        ; None                      ; 0.426 ns                ;
; N/A   ; 365.50 MHz ( period = 2.736 ns )               ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                   ; clk        ; clk      ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; 465.55 MHz ( period = 2.148 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4]          ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 473.26 MHz ( period = 2.113 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4]          ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 473.26 MHz ( period = 2.113 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 481.23 MHz ( period = 2.078 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4]          ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 481.23 MHz ( period = 2.078 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 481.23 MHz ( period = 2.078 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 489.48 MHz ( period = 2.043 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4]          ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 489.48 MHz ( period = 2.043 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 489.48 MHz ( period = 2.043 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 489.48 MHz ( period = 2.043 ns )               ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1]          ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[3]                            ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[0]                            ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[2]                            ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[1]                            ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 1.596 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                          ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 1.544 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]          ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.592 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.592 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; LogicUnit:inst5|74393m:inst25|5                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; LogicUnit:inst5|74393m:inst25|9                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; LogicUnit:inst5|74393m:inst25|1                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; LogicUnit:inst5|74393m:inst25|3                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read/write'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                           ; To                                                             ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; read/write ; read/write ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read/write ; read/write ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; read/write ; read/write ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read/write ; read/write ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; read/write ; read/write ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; read/write ; read/write ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read/write ; read/write ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read/write ; read/write ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read/write ; read/write ; None                        ; None                      ; 0.441 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; read/write ; read/write ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read/write ; read/write ; None                        ; None                      ; 0.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read/write ; read/write ; None                        ; None                      ; 0.429 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read/write ; read/write ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; read/write ; read/write ; None                        ; None                      ; 0.427 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; read/write ; read/write ; None                        ; None                      ; 0.426 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; read/write ; read/write ; None                        ; None                      ; 0.420 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                 ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                          ; clk        ; clk      ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                 ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; None                       ; None                       ; 1.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                 ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                          ; clk        ; clk      ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                 ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; clk        ; clk      ; None                       ; None                       ; 1.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[2]                   ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                          ; clk        ; clk      ; None                       ; None                       ; 1.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[1]                   ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; clk        ; clk      ; None                       ; None                       ; 1.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[0]                   ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[3]                   ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                          ; clk        ; clk      ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; clk        ; clk      ; None                       ; None                       ; 0.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                         ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                          ; clk        ; clk      ; None                       ; None                       ; 0.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                         ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; clk        ; clk      ; None                       ; None                       ; 0.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                          ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                       ; None                       ; 0.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                       ; None                       ; 0.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                         ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                       ; None                       ; 0.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                         ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                          ; clk        ; clk      ; None                       ; None                       ; 0.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                         ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                       ; None                       ; 0.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                          ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                       ; None                       ; 0.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                       ; None                       ; 0.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                         ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                       ; None                       ; 0.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                       ; None                       ; 0.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                         ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                       ; None                       ; 0.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                       ; None                       ; 0.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                         ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                       ; None                       ; 0.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                         ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                       ; None                       ; 0.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0] ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                          ;
+-------+--------------+------------+------------+----------------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                             ; To Clock   ;
+-------+--------------+------------+------------+----------------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; 4.815 ns   ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg      ; clk        ;
; N/A   ; None         ; 3.693 ns   ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ;
; N/A   ; None         ; 3.681 ns   ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ;
; N/A   ; None         ; 3.681 ns   ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ;
; N/A   ; None         ; 3.681 ns   ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ;
; N/A   ; None         ; 3.552 ns   ; rom/ram    ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ;
; N/A   ; None         ; 3.552 ns   ; rom/ram    ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ;
; N/A   ; None         ; 3.552 ns   ; rom/ram    ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ;
; N/A   ; None         ; 3.551 ns   ; rom/ram    ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ;
; N/A   ; None         ; 0.206 ns   ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; clk        ;
; N/A   ; None         ; 0.205 ns   ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; clk        ;
; N/A   ; None         ; 0.204 ns   ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; clk        ;
; N/A   ; None         ; 0.203 ns   ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; clk        ;
; N/A   ; None         ; 0.076 ns   ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; clk        ;
; N/A   ; None         ; 0.075 ns   ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; clk        ;
; N/A   ; None         ; 0.073 ns   ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; clk        ;
; N/A   ; None         ; 0.065 ns   ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; clk        ;
; N/A   ; None         ; -0.815 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; read/write ;
; N/A   ; None         ; -0.816 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; read/write ;
; N/A   ; None         ; -0.817 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; read/write ;
; N/A   ; None         ; -0.818 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; read/write ;
; N/A   ; None         ; -0.945 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; read/write ;
; N/A   ; None         ; -0.946 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; read/write ;
; N/A   ; None         ; -0.948 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; read/write ;
; N/A   ; None         ; -0.956 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; read/write ;
+-------+--------------+------------+------------+----------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                   ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                   ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 12.011 ns  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                         ; reg2[3]     ; clk        ;
; N/A   ; None         ; 11.881 ns  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                         ; reg3[2]     ; clk        ;
; N/A   ; None         ; 11.880 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                         ; data[3]     ; clk        ;
; N/A   ; None         ; 11.845 ns  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; reg1[1]     ; clk        ;
; N/A   ; None         ; 11.504 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                         ; reg4[0]     ; clk        ;
; N/A   ; None         ; 11.442 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; reg4[1]     ; clk        ;
; N/A   ; None         ; 11.428 ns  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                         ; reg2[2]     ; clk        ;
; N/A   ; None         ; 11.407 ns  ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[0] ; address[0]  ; clk        ;
; N/A   ; None         ; 11.199 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                         ; data[0]     ; clk        ;
; N/A   ; None         ; 11.186 ns  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                         ; reg3[1]     ; clk        ;
; N/A   ; None         ; 11.082 ns  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                         ; reg3[3]     ; clk        ;
; N/A   ; None         ; 11.057 ns  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                         ; reg3[0]     ; clk        ;
; N/A   ; None         ; 10.952 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; data[1]     ; clk        ;
; N/A   ; None         ; 10.900 ns  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                         ; reg2[3]     ; read/write ;
; N/A   ; None         ; 10.857 ns  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                          ; reg1[2]     ; clk        ;
; N/A   ; None         ; 10.850 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                         ; reg4[2]     ; clk        ;
; N/A   ; None         ; 10.785 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                         ; data[2]     ; clk        ;
; N/A   ; None         ; 10.770 ns  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                         ; reg3[2]     ; read/write ;
; N/A   ; None         ; 10.769 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                         ; data[3]     ; read/write ;
; N/A   ; None         ; 10.734 ns  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                          ; reg1[1]     ; read/write ;
; N/A   ; None         ; 10.717 ns  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ; reg2[0]     ; clk        ;
; N/A   ; None         ; 10.711 ns  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; reg1[0]     ; clk        ;
; N/A   ; None         ; 10.695 ns  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ; reg2[1]     ; clk        ;
; N/A   ; None         ; 10.679 ns  ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                          ; reg1[3]     ; clk        ;
; N/A   ; None         ; 10.560 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                         ; reg4[3]     ; clk        ;
; N/A   ; None         ; 10.393 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                         ; reg4[0]     ; read/write ;
; N/A   ; None         ; 10.331 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; reg4[1]     ; read/write ;
; N/A   ; None         ; 10.317 ns  ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                         ; reg2[2]     ; read/write ;
; N/A   ; None         ; 10.119 ns  ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[1] ; address[1]  ; clk        ;
; N/A   ; None         ; 10.088 ns  ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                         ; data[0]     ; read/write ;
; N/A   ; None         ; 10.075 ns  ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                         ; reg3[1]     ; read/write ;
; N/A   ; None         ; 10.026 ns  ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[3] ; address[3]  ; clk        ;
; N/A   ; None         ; 9.971 ns   ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                         ; reg3[3]     ; read/write ;
; N/A   ; None         ; 9.946 ns   ; Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                         ; reg3[0]     ; read/write ;
; N/A   ; None         ; 9.841 ns   ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                         ; data[1]     ; read/write ;
; N/A   ; None         ; 9.761 ns   ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[4] ; address[4]  ; clk        ;
; N/A   ; None         ; 9.746 ns   ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                          ; reg1[2]     ; read/write ;
; N/A   ; None         ; 9.740 ns   ; LogicUnit:inst5|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_mki:auto_generated|safe_q[2] ; address[2]  ; clk        ;
; N/A   ; None         ; 9.739 ns   ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                         ; reg4[2]     ; read/write ;
; N/A   ; None         ; 9.674 ns   ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                         ; data[2]     ; read/write ;
; N/A   ; None         ; 9.606 ns   ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ; reg2[0]     ; read/write ;
; N/A   ; None         ; 9.600 ns   ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                          ; reg1[0]     ; read/write ;
; N/A   ; None         ; 9.584 ns   ; Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ; reg2[1]     ; read/write ;
; N/A   ; None         ; 9.568 ns   ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                          ; reg1[3]     ; read/write ;
; N/A   ; None         ; 9.449 ns   ; Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                         ; reg4[3]     ; read/write ;
; N/A   ; None         ; 7.652 ns   ; LogicUnit:inst5|74393m:inst25|9                                                                        ; reg_clk     ; clk        ;
; N/A   ; None         ; 7.628 ns   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[3]                   ; data[3]     ; clk        ;
; N/A   ; None         ; 7.472 ns   ; LogicUnit:inst5|74393m:inst25|1                                                                        ; reg_clk     ; clk        ;
; N/A   ; None         ; 7.322 ns   ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]                 ; data[3]     ; clk        ;
; N/A   ; None         ; 7.213 ns   ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; address_clk ; clk        ;
; N/A   ; None         ; 7.177 ns   ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; address_clk ; clk        ;
; N/A   ; None         ; 7.051 ns   ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; address_clk ; clk        ;
; N/A   ; None         ; 6.943 ns   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[0]                   ; data[0]     ; clk        ;
; N/A   ; None         ; 6.837 ns   ; LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; address_clk ; clk        ;
; N/A   ; None         ; 6.693 ns   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[1]                   ; data[1]     ; clk        ;
; N/A   ; None         ; 6.683 ns   ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0]                 ; data[0]     ; clk        ;
; N/A   ; None         ; 6.599 ns   ; LogicUnit:inst5|74393m:inst25|3                                                                        ; reg_clk     ; clk        ;
; N/A   ; None         ; 6.507 ns   ; lpm_rom0:inst4|altsyncram:altsyncram_component|altsyncram_gp61:auto_generated|q_a[2]                   ; data[2]     ; clk        ;
; N/A   ; None         ; 6.451 ns   ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[1]                 ; data[1]     ; clk        ;
; N/A   ; None         ; 6.384 ns   ; LogicUnit:inst5|74393m:inst25|5                                                                        ; reg_clk     ; clk        ;
; N/A   ; None         ; 6.268 ns   ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[2]                 ; data[2]     ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 9.343 ns        ; read/write ; data[3]     ;
; N/A   ; None              ; 9.214 ns        ; rom/ram    ; data[3]     ;
; N/A   ; None              ; 8.659 ns        ; read/write ; data[0]     ;
; N/A   ; None              ; 8.529 ns        ; rom/ram    ; data[0]     ;
; N/A   ; None              ; 8.420 ns        ; read/write ; data[1]     ;
; N/A   ; None              ; 8.291 ns        ; rom/ram    ; data[1]     ;
; N/A   ; None              ; 8.242 ns        ; read/write ; data[2]     ;
; N/A   ; None              ; 8.101 ns        ; rom/ram    ; data[2]     ;
; N/A   ; None              ; 6.541 ns        ; read/write ; reg_clk     ;
; N/A   ; None              ; 6.034 ns        ; clk        ; address_clk ;
; N/A   ; None              ; 5.520 ns        ; clk        ; reg_clk     ;
+-------+-------------------+-----------------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                 ;
+---------------+-------------+-----------+------------+----------------------------------------------------------------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                             ; To Clock   ;
+---------------+-------------+-----------+------------+----------------------------------------------------------------------------------------------------------------+------------+
; N/A           ; None        ; 2.306 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; clk        ;
; N/A           ; None        ; 2.298 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; clk        ;
; N/A           ; None        ; 2.296 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; clk        ;
; N/A           ; None        ; 2.295 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; clk        ;
; N/A           ; None        ; 2.168 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; clk        ;
; N/A           ; None        ; 2.167 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; clk        ;
; N/A           ; None        ; 2.166 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; clk        ;
; N/A           ; None        ; 2.165 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; clk        ;
; N/A           ; None        ; 1.195 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; read/write ;
; N/A           ; None        ; 1.187 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; read/write ;
; N/A           ; None        ; 1.185 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; read/write ;
; N/A           ; None        ; 1.184 ns  ; rom/ram    ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; read/write ;
; N/A           ; None        ; 1.057 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; read/write ;
; N/A           ; None        ; 1.056 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; read/write ;
; N/A           ; None        ; 1.055 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; read/write ;
; N/A           ; None        ; 1.054 ns  ; read/write ; Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; read/write ;
; N/A           ; None        ; -3.326 ns ; rom/ram    ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ;
; N/A           ; None        ; -3.327 ns ; rom/ram    ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ;
; N/A           ; None        ; -3.327 ns ; rom/ram    ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ;
; N/A           ; None        ; -3.327 ns ; rom/ram    ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ;
; N/A           ; None        ; -3.456 ns ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ;
; N/A           ; None        ; -3.456 ns ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ;
; N/A           ; None        ; -3.456 ns ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ;
; N/A           ; None        ; -3.468 ns ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ;
; N/A           ; None        ; -4.590 ns ; read/write ; lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg      ; clk        ;
+---------------+-------------+-----------+------------+----------------------------------------------------------------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 05 10:57:08 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 3lab -c 3lab --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "read/write" is an undefined clock
Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0" as buffer
    Info: Detected gated clock "LogicUnit:inst5|inst23~0" as buffer
    Info: Detected gated clock "LogicUnit:inst5|inst23~1" as buffer
    Info: Detected gated clock "LogicUnit:inst5|inst23" as buffer
    Info: Detected ripple clock "LogicUnit:inst5|74393m:inst25|3" as buffer
    Info: Detected ripple clock "LogicUnit:inst5|74393m:inst25|1" as buffer
    Info: Detected ripple clock "LogicUnit:inst5|74393m:inst25|9" as buffer
    Info: Detected ripple clock "LogicUnit:inst5|74393m:inst25|5" as buffer
    Info: Detected ripple clock "LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "LogicUnit:inst5|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "LogicUnit:inst5|inst34" as buffer
Info: Clock "clk" has Internal fmax of 160.36 MHz between source register "Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]" and destination memory "lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2" (period= 6.236 ns)
    Info: + Longest register to memory delay is 0.920 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]'
        Info: 2: + IC(0.225 ns) + CELL(0.053 ns) = 0.278 ns; Loc. = LCCOMB_X26_Y8_N4; Fanout = 3; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5'
        Info: 3: + IC(0.508 ns) + CELL(0.134 ns) = 0.920 ns; Loc. = M512_X24_Y8; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 0.187 ns ( 20.33 % )
        Info: Total interconnect delay = 0.733 ns ( 79.67 % )
    Info: - Smallest clock skew is -5.200 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.317 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.661 ns) + CELL(0.459 ns) = 2.317 ns; Loc. = M512_X24_Y8; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg2'
            Info: Total cell delay = 1.313 ns ( 56.67 % )
            Info: Total interconnect delay = 1.004 ns ( 43.33 % )
        Info: - Longest clock path from clock "clk" to source register is 7.517 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.186 ns) + CELL(0.712 ns) = 2.752 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 7; REG Node = 'LogicUnit:inst5|74393m:inst25|9'
            Info: 3: + IC(0.572 ns) + CELL(0.272 ns) = 3.596 ns; Loc. = LCCOMB_X11_Y7_N18; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~0'
            Info: 4: + IC(0.489 ns) + CELL(0.225 ns) = 4.310 ns; Loc. = LCCOMB_X13_Y7_N14; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~1'
            Info: 5: + IC(0.202 ns) + CELL(0.053 ns) = 4.565 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 2; COMB Node = 'LogicUnit:inst5|inst23'
            Info: 6: + IC(1.675 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'LogicUnit:inst5|inst23~clkctrl'
            Info: 7: + IC(0.659 ns) + CELL(0.618 ns) = 7.517 ns; Loc. = LCFF_X26_Y8_N21; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]'
            Info: Total cell delay = 2.734 ns ( 36.37 % )
            Info: Total interconnect delay = 4.783 ns ( 63.63 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "read/write" Internal fmax is restricted to 500.0 MHz between source register "Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]" and destination register "Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.537 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 2: + IC(0.228 ns) + CELL(0.309 ns) = 0.537 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]'
            Info: Total cell delay = 0.309 ns ( 57.54 % )
            Info: Total interconnect delay = 0.228 ns ( 42.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "read/write" to destination register is 6.406 ns
                Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 6; CLK Node = 'read/write'
                Info: 2: + IC(1.660 ns) + CELL(0.053 ns) = 2.485 ns; Loc. = LCCOMB_X11_Y7_N18; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~0'
                Info: 3: + IC(0.489 ns) + CELL(0.225 ns) = 3.199 ns; Loc. = LCCOMB_X13_Y7_N14; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~1'
                Info: 4: + IC(0.202 ns) + CELL(0.053 ns) = 3.454 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 2; COMB Node = 'LogicUnit:inst5|inst23'
                Info: 5: + IC(1.675 ns) + CELL(0.000 ns) = 5.129 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'LogicUnit:inst5|inst23~clkctrl'
                Info: 6: + IC(0.659 ns) + CELL(0.618 ns) = 6.406 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]'
                Info: Total cell delay = 1.721 ns ( 26.87 % )
                Info: Total interconnect delay = 4.685 ns ( 73.13 % )
            Info: - Longest clock path from clock "read/write" to source register is 6.406 ns
                Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 6; CLK Node = 'read/write'
                Info: 2: + IC(1.660 ns) + CELL(0.053 ns) = 2.485 ns; Loc. = LCCOMB_X11_Y7_N18; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~0'
                Info: 3: + IC(0.489 ns) + CELL(0.225 ns) = 3.199 ns; Loc. = LCCOMB_X13_Y7_N14; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~1'
                Info: 4: + IC(0.202 ns) + CELL(0.053 ns) = 3.454 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 2; COMB Node = 'LogicUnit:inst5|inst23'
                Info: 5: + IC(1.675 ns) + CELL(0.000 ns) = 5.129 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'LogicUnit:inst5|inst23~clkctrl'
                Info: 6: + IC(0.659 ns) + CELL(0.618 ns) = 6.406 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]'
                Info: Total cell delay = 1.721 ns ( 26.87 % )
                Info: Total interconnect delay = 4.685 ns ( 73.13 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 39 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]" and destination pin or register "Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]" for clock "clk" (Hold time is 4.187 ns)
    Info: + Largest clock skew is 5.246 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.517 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.186 ns) + CELL(0.712 ns) = 2.752 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 7; REG Node = 'LogicUnit:inst5|74393m:inst25|9'
            Info: 3: + IC(0.572 ns) + CELL(0.272 ns) = 3.596 ns; Loc. = LCCOMB_X11_Y7_N18; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~0'
            Info: 4: + IC(0.489 ns) + CELL(0.225 ns) = 4.310 ns; Loc. = LCCOMB_X13_Y7_N14; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~1'
            Info: 5: + IC(0.202 ns) + CELL(0.053 ns) = 4.565 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 2; COMB Node = 'LogicUnit:inst5|inst23'
            Info: 6: + IC(1.675 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'LogicUnit:inst5|inst23~clkctrl'
            Info: 7: + IC(0.659 ns) + CELL(0.618 ns) = 7.517 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]'
            Info: Total cell delay = 2.734 ns ( 36.37 % )
            Info: Total interconnect delay = 4.783 ns ( 63.63 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.271 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.661 ns) + CELL(0.413 ns) = 2.271 ns; Loc. = M512_X24_Y8; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]'
            Info: Total cell delay = 1.267 ns ( 55.79 % )
            Info: Total interconnect delay = 1.004 ns ( 44.21 % )
    Info: - Micro clock to output delay of source is 0.140 ns
    Info: - Shortest memory to register delay is 1.068 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y8; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[3]'
        Info: 2: + IC(0.491 ns) + CELL(0.357 ns) = 0.913 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 3; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.068 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 0.577 ns ( 54.03 % )
        Info: Total interconnect delay = 0.491 ns ( 45.97 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for memory "lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "read/write", clock pin = "clk") is 4.815 ns
    Info: + Longest pin to memory delay is 7.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 6; CLK Node = 'read/write'
        Info: 2: + IC(4.585 ns) + CELL(0.366 ns) = 5.723 ns; Loc. = LCCOMB_X13_Y7_N20; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst13'
        Info: 3: + IC(1.162 ns) + CELL(0.224 ns) = 7.109 ns; Loc. = M512_X24_Y8; Fanout = 4; MEM Node = 'lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.362 ns ( 19.16 % )
        Info: Total interconnect delay = 5.747 ns ( 80.84 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.316 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.458 ns) = 2.316 ns; Loc. = M512_X24_Y8; Fanout = 4; MEM Node = 'lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.312 ns ( 56.65 % )
        Info: Total interconnect delay = 1.004 ns ( 43.35 % )
Info: tco from clock "clk" to destination pin "reg2[3]" through register "Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]" is 12.011 ns
    Info: + Longest clock path from clock "clk" to source register is 7.517 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(1.186 ns) + CELL(0.712 ns) = 2.752 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 7; REG Node = 'LogicUnit:inst5|74393m:inst25|9'
        Info: 3: + IC(0.572 ns) + CELL(0.272 ns) = 3.596 ns; Loc. = LCCOMB_X11_Y7_N18; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~0'
        Info: 4: + IC(0.489 ns) + CELL(0.225 ns) = 4.310 ns; Loc. = LCCOMB_X13_Y7_N14; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~1'
        Info: 5: + IC(0.202 ns) + CELL(0.053 ns) = 4.565 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 2; COMB Node = 'LogicUnit:inst5|inst23'
        Info: 6: + IC(1.675 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'LogicUnit:inst5|inst23~clkctrl'
        Info: 7: + IC(0.659 ns) + CELL(0.618 ns) = 7.517 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 2.734 ns ( 36.37 % )
        Info: Total interconnect delay = 4.783 ns ( 63.63 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]'
        Info: 2: + IC(2.448 ns) + CELL(1.952 ns) = 4.400 ns; Loc. = PIN_E11; Fanout = 0; PIN Node = 'reg2[3]'
        Info: Total cell delay = 1.952 ns ( 44.36 % )
        Info: Total interconnect delay = 2.448 ns ( 55.64 % )
Info: Longest tpd from source pin "read/write" to destination pin "data[3]" is 9.343 ns
    Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 6; CLK Node = 'read/write'
    Info: 2: + IC(4.301 ns) + CELL(0.272 ns) = 5.345 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 3; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~4'
    Info: 3: + IC(2.000 ns) + CELL(1.998 ns) = 9.343 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'data[3]'
    Info: Total cell delay = 3.042 ns ( 32.56 % )
    Info: Total interconnect delay = 6.301 ns ( 67.44 % )
Info: th for register "Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "rom/ram", clock pin = "clk") is 2.306 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.517 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(1.186 ns) + CELL(0.712 ns) = 2.752 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 7; REG Node = 'LogicUnit:inst5|74393m:inst25|9'
        Info: 3: + IC(0.572 ns) + CELL(0.272 ns) = 3.596 ns; Loc. = LCCOMB_X11_Y7_N18; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~0'
        Info: 4: + IC(0.489 ns) + CELL(0.225 ns) = 4.310 ns; Loc. = LCCOMB_X13_Y7_N14; Fanout = 1; COMB Node = 'LogicUnit:inst5|inst23~1'
        Info: 5: + IC(0.202 ns) + CELL(0.053 ns) = 4.565 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 2; COMB Node = 'LogicUnit:inst5|inst23'
        Info: 6: + IC(1.675 ns) + CELL(0.000 ns) = 6.240 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'LogicUnit:inst5|inst23~clkctrl'
        Info: 7: + IC(0.659 ns) + CELL(0.618 ns) = 7.517 ns; Loc. = LCFF_X26_Y8_N5; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 2.734 ns ( 36.37 % )
        Info: Total interconnect delay = 4.783 ns ( 63.63 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.360 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 4; PIN Node = 'rom/ram'
        Info: 2: + IC(4.194 ns) + CELL(0.154 ns) = 5.205 ns; Loc. = LCCOMB_X26_Y8_N4; Fanout = 3; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.360 ns; Loc. = LCFF_X26_Y8_N5; Fanout = 2; REG Node = 'Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.166 ns ( 21.75 % )
        Info: Total interconnect delay = 4.194 ns ( 78.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Thu Oct 05 10:57:10 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


