Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 10 14:17:11 2023
| Host         : Alexs-Spectre360 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5top_control_sets_placed.rpt
| Design       : lab5top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             613 |          199 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             510 |          174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                 Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Datapath/ID_EX_Reg/ALUOp_o_reg[2]_1 |                                              |                                              |                1 |              1 |         1.00 |
|  Datapath/IF_ID_Reg/E[0]             |                                              |                                              |                4 |             13 |         3.25 |
|  ClkOut_BUFG                         |                                              | Datapath/PC_/Output_reg[2]_0                 |                8 |             14 |         1.75 |
|  Clk_IBUF_BUFG                       |                                              |                                              |                6 |             21 |         3.50 |
|  Clk_IBUF_BUFG                       |                                              | cd/DivCnt[25]_i_1_n_1                        |                7 |             26 |         3.71 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_7 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[0]_1 |               15 |             31 |         2.07 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_0 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[0]_0 |               13 |             31 |         2.38 |
|  n_0_432_BUFG                        |                                              |                                              |               13 |             32 |         2.46 |
|  ClkOut_BUFG                         |                                              | Reset_IBUF                                   |                9 |             32 |         3.56 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_3 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[3]_4 |               11 |             32 |         2.91 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_4 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[3]_6 |                8 |             32 |         4.00 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[3]_0 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_7 |               10 |             32 |         3.20 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_2 | Datapath/MEM_WB_Reg/RegWrite_o_reg_0         |                7 |             32 |         4.57 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_2 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[3]_2 |               20 |             32 |         1.60 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_6 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[0]_5 |                7 |             32 |         4.57 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_5 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[3]_5 |                8 |             32 |         4.00 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_6 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[3]_7 |               12 |             32 |         2.67 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_3 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[0]_4 |                7 |             32 |         4.57 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_1 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[0]_2 |                8 |             32 |         4.00 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[3]_1 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_8 |               13 |             32 |         2.46 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_5 | Datapath/MEM_WB_Reg/RegWrite_o_reg_1         |               10 |             32 |         3.20 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[1]_4 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[0]_3 |                8 |             32 |         4.00 |
|  ClkOut_BUFG                         | Datapath/MEM_WB_Reg/WriteRegister_o_reg[2]_1 | Datapath/MEM_WB_Reg/WriteRegister_o_reg[3]_3 |               17 |             32 |         1.88 |
|  ClkOut_BUFG                         |                                              |                                              |               94 |            265 |         2.82 |
| ~ClkOut_BUFG                         |                                              |                                              |               81 |            281 |         3.47 |
+--------------------------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


