/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RX */
#define RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define RX__0__MASK 0x40u
#define RX__0__PC CYREG_PRT12_PC6
#define RX__0__PORT 12u
#define RX__0__SHIFT 6u
#define RX__AG CYREG_PRT12_AG
#define RX__BIE CYREG_PRT12_BIE
#define RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RX__BYP CYREG_PRT12_BYP
#define RX__DM0 CYREG_PRT12_DM0
#define RX__DM1 CYREG_PRT12_DM1
#define RX__DM2 CYREG_PRT12_DM2
#define RX__DR CYREG_PRT12_DR
#define RX__INP_DIS CYREG_PRT12_INP_DIS
#define RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RX__MASK 0x40u
#define RX__PORT 12u
#define RX__PRT CYREG_PRT12_PRT
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RX__PS CYREG_PRT12_PS
#define RX__SHIFT 6u
#define RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RX__SLW CYREG_PRT12_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define TX__0__MASK 0x80u
#define TX__0__PC CYREG_PRT12_PC7
#define TX__0__PORT 12u
#define TX__0__SHIFT 7u
#define TX__AG CYREG_PRT12_AG
#define TX__BIE CYREG_PRT12_BIE
#define TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX__BYP CYREG_PRT12_BYP
#define TX__DM0 CYREG_PRT12_DM0
#define TX__DM1 CYREG_PRT12_DM1
#define TX__DM2 CYREG_PRT12_DM2
#define TX__DR CYREG_PRT12_DR
#define TX__INP_DIS CYREG_PRT12_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX__MASK 0x80u
#define TX__PORT 12u
#define TX__PRT CYREG_PRT12_PRT
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX__PS CYREG_PRT12_PS
#define TX__SHIFT 7u
#define TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX__SLW CYREG_PRT12_SLW

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* LIN */
#define LIN__0__INTTYPE CYREG_PICU3_INTTYPE4
#define LIN__0__MASK 0x10u
#define LIN__0__PC CYREG_PRT3_PC4
#define LIN__0__PORT 3u
#define LIN__0__SHIFT 4u
#define LIN__AG CYREG_PRT3_AG
#define LIN__AMUX CYREG_PRT3_AMUX
#define LIN__BIE CYREG_PRT3_BIE
#define LIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIN__BYP CYREG_PRT3_BYP
#define LIN__CTL CYREG_PRT3_CTL
#define LIN__DM0 CYREG_PRT3_DM0
#define LIN__DM1 CYREG_PRT3_DM1
#define LIN__DM2 CYREG_PRT3_DM2
#define LIN__DR CYREG_PRT3_DR
#define LIN__INP_DIS CYREG_PRT3_INP_DIS
#define LIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIN__LCD_EN CYREG_PRT3_LCD_EN
#define LIN__MASK 0x10u
#define LIN__PORT 3u
#define LIN__PRT CYREG_PRT3_PRT
#define LIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIN__PS CYREG_PRT3_PS
#define LIN__SHIFT 4u
#define LIN__SLW CYREG_PRT3_SLW
#define LIN_AMP_OUT__0__INTTYPE CYREG_PICU3_INTTYPE6
#define LIN_AMP_OUT__0__MASK 0x40u
#define LIN_AMP_OUT__0__PC CYREG_PRT3_PC6
#define LIN_AMP_OUT__0__PORT 3u
#define LIN_AMP_OUT__0__SHIFT 6u
#define LIN_AMP_OUT__AG CYREG_PRT3_AG
#define LIN_AMP_OUT__AMUX CYREG_PRT3_AMUX
#define LIN_AMP_OUT__BIE CYREG_PRT3_BIE
#define LIN_AMP_OUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIN_AMP_OUT__BYP CYREG_PRT3_BYP
#define LIN_AMP_OUT__CTL CYREG_PRT3_CTL
#define LIN_AMP_OUT__DM0 CYREG_PRT3_DM0
#define LIN_AMP_OUT__DM1 CYREG_PRT3_DM1
#define LIN_AMP_OUT__DM2 CYREG_PRT3_DM2
#define LIN_AMP_OUT__DR CYREG_PRT3_DR
#define LIN_AMP_OUT__INP_DIS CYREG_PRT3_INP_DIS
#define LIN_AMP_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIN_AMP_OUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIN_AMP_OUT__LCD_EN CYREG_PRT3_LCD_EN
#define LIN_AMP_OUT__MASK 0x40u
#define LIN_AMP_OUT__PORT 3u
#define LIN_AMP_OUT__PRT CYREG_PRT3_PRT
#define LIN_AMP_OUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIN_AMP_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIN_AMP_OUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIN_AMP_OUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIN_AMP_OUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIN_AMP_OUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIN_AMP_OUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIN_AMP_OUT__PS CYREG_PRT3_PS
#define LIN_AMP_OUT__SHIFT 6u
#define LIN_AMP_OUT__SLW CYREG_PRT3_SLW

/* MIC */
#define MIC__0__INTTYPE CYREG_PICU0_INTTYPE5
#define MIC__0__MASK 0x20u
#define MIC__0__PC CYREG_PRT0_PC5
#define MIC__0__PORT 0u
#define MIC__0__SHIFT 5u
#define MIC__AG CYREG_PRT0_AG
#define MIC__AMUX CYREG_PRT0_AMUX
#define MIC__BIE CYREG_PRT0_BIE
#define MIC__BIT_MASK CYREG_PRT0_BIT_MASK
#define MIC__BYP CYREG_PRT0_BYP
#define MIC__CTL CYREG_PRT0_CTL
#define MIC__DM0 CYREG_PRT0_DM0
#define MIC__DM1 CYREG_PRT0_DM1
#define MIC__DM2 CYREG_PRT0_DM2
#define MIC__DR CYREG_PRT0_DR
#define MIC__INP_DIS CYREG_PRT0_INP_DIS
#define MIC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MIC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MIC__LCD_EN CYREG_PRT0_LCD_EN
#define MIC__MASK 0x20u
#define MIC__PORT 0u
#define MIC__PRT CYREG_PRT0_PRT
#define MIC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MIC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MIC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MIC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MIC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MIC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MIC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MIC__PS CYREG_PRT0_PS
#define MIC__SHIFT 5u
#define MIC__SLW CYREG_PRT0_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* PWM_B */
#define PWM_B_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_B_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_B_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_B_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_B_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_B_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_B_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_B_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_B_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_B_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_B_PWMHW__PM_ACT_MSK 0x01u
#define PWM_B_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_B_PWMHW__PM_STBY_MSK 0x01u
#define PWM_B_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_B_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_B_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_G */
#define PWM_G_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_G_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_G_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_G_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_G_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_G_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_G_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_G_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_G_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_G_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_G_PWMHW__PM_ACT_MSK 0x02u
#define PWM_G_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_G_PWMHW__PM_STBY_MSK 0x02u
#define PWM_G_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_G_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_G_PWMHW__SR0 CYREG_TMR1_SR0

/* PWM_R */
#define PWM_R_PWMHW__CAP0 CYREG_TMR2_CAP0
#define PWM_R_PWMHW__CAP1 CYREG_TMR2_CAP1
#define PWM_R_PWMHW__CFG0 CYREG_TMR2_CFG0
#define PWM_R_PWMHW__CFG1 CYREG_TMR2_CFG1
#define PWM_R_PWMHW__CFG2 CYREG_TMR2_CFG2
#define PWM_R_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define PWM_R_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define PWM_R_PWMHW__PER0 CYREG_TMR2_PER0
#define PWM_R_PWMHW__PER1 CYREG_TMR2_PER1
#define PWM_R_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_R_PWMHW__PM_ACT_MSK 0x04u
#define PWM_R_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_R_PWMHW__PM_STBY_MSK 0x04u
#define PWM_R_PWMHW__RT0 CYREG_TMR2_RT0
#define PWM_R_PWMHW__RT1 CYREG_TMR2_RT1
#define PWM_R_PWMHW__SR0 CYREG_TMR2_SR0

/* Pin_B */
#define Pin_B__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_B__0__MASK 0x20u
#define Pin_B__0__PC CYREG_PRT2_PC5
#define Pin_B__0__PORT 2u
#define Pin_B__0__SHIFT 5u
#define Pin_B__AG CYREG_PRT2_AG
#define Pin_B__AMUX CYREG_PRT2_AMUX
#define Pin_B__BIE CYREG_PRT2_BIE
#define Pin_B__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_B__BYP CYREG_PRT2_BYP
#define Pin_B__CTL CYREG_PRT2_CTL
#define Pin_B__DM0 CYREG_PRT2_DM0
#define Pin_B__DM1 CYREG_PRT2_DM1
#define Pin_B__DM2 CYREG_PRT2_DM2
#define Pin_B__DR CYREG_PRT2_DR
#define Pin_B__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_B__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_B__MASK 0x20u
#define Pin_B__PORT 2u
#define Pin_B__PRT CYREG_PRT2_PRT
#define Pin_B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_B__PS CYREG_PRT2_PS
#define Pin_B__SHIFT 5u
#define Pin_B__SLW CYREG_PRT2_SLW

/* Pin_G */
#define Pin_G__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Pin_G__0__MASK 0x10u
#define Pin_G__0__PC CYREG_PRT12_PC4
#define Pin_G__0__PORT 12u
#define Pin_G__0__SHIFT 4u
#define Pin_G__AG CYREG_PRT12_AG
#define Pin_G__BIE CYREG_PRT12_BIE
#define Pin_G__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_G__BYP CYREG_PRT12_BYP
#define Pin_G__DM0 CYREG_PRT12_DM0
#define Pin_G__DM1 CYREG_PRT12_DM1
#define Pin_G__DM2 CYREG_PRT12_DM2
#define Pin_G__DR CYREG_PRT12_DR
#define Pin_G__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_G__MASK 0x10u
#define Pin_G__PORT 12u
#define Pin_G__PRT CYREG_PRT12_PRT
#define Pin_G__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_G__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_G__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_G__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_G__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_G__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_G__PS CYREG_PRT12_PS
#define Pin_G__SHIFT 4u
#define Pin_G__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_G__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_G__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_G__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_G__SLW CYREG_PRT12_SLW

/* Pin_R */
#define Pin_R__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Pin_R__0__MASK 0x01u
#define Pin_R__0__PC CYREG_PRT12_PC0
#define Pin_R__0__PORT 12u
#define Pin_R__0__SHIFT 0u
#define Pin_R__AG CYREG_PRT12_AG
#define Pin_R__BIE CYREG_PRT12_BIE
#define Pin_R__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_R__BYP CYREG_PRT12_BYP
#define Pin_R__DM0 CYREG_PRT12_DM0
#define Pin_R__DM1 CYREG_PRT12_DM1
#define Pin_R__DM2 CYREG_PRT12_DM2
#define Pin_R__DR CYREG_PRT12_DR
#define Pin_R__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_R__MASK 0x01u
#define Pin_R__PORT 12u
#define Pin_R__PRT CYREG_PRT12_PRT
#define Pin_R__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_R__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_R__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_R__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_R__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_R__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_R__PS CYREG_PRT12_PS
#define Pin_R__SHIFT 0u
#define Pin_R__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_R__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_R__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_R__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_R__SLW CYREG_PRT12_SLW

/* SW_src */
#define SW_src__0__INTTYPE CYREG_PICU0_INTTYPE1
#define SW_src__0__MASK 0x02u
#define SW_src__0__PC CYREG_PRT0_PC1
#define SW_src__0__PORT 0u
#define SW_src__0__SHIFT 1u
#define SW_src__AG CYREG_PRT0_AG
#define SW_src__AMUX CYREG_PRT0_AMUX
#define SW_src__BIE CYREG_PRT0_BIE
#define SW_src__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW_src__BYP CYREG_PRT0_BYP
#define SW_src__CTL CYREG_PRT0_CTL
#define SW_src__DM0 CYREG_PRT0_DM0
#define SW_src__DM1 CYREG_PRT0_DM1
#define SW_src__DM2 CYREG_PRT0_DM2
#define SW_src__DR CYREG_PRT0_DR
#define SW_src__INP_DIS CYREG_PRT0_INP_DIS
#define SW_src__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW_src__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW_src__LCD_EN CYREG_PRT0_LCD_EN
#define SW_src__MASK 0x02u
#define SW_src__PORT 0u
#define SW_src__PRT CYREG_PRT0_PRT
#define SW_src__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW_src__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW_src__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW_src__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW_src__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW_src__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW_src__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW_src__PS CYREG_PRT0_PS
#define SW_src__SHIFT 1u
#define SW_src__SLW CYREG_PRT0_SLW

/* LED_MIC */
#define LED_MIC__0__INTTYPE CYREG_PICU15_INTTYPE5
#define LED_MIC__0__MASK 0x20u
#define LED_MIC__0__PC CYREG_IO_PC_PRT15_PC5
#define LED_MIC__0__PORT 15u
#define LED_MIC__0__SHIFT 5u
#define LED_MIC__AG CYREG_PRT15_AG
#define LED_MIC__AMUX CYREG_PRT15_AMUX
#define LED_MIC__BIE CYREG_PRT15_BIE
#define LED_MIC__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_MIC__BYP CYREG_PRT15_BYP
#define LED_MIC__CTL CYREG_PRT15_CTL
#define LED_MIC__DM0 CYREG_PRT15_DM0
#define LED_MIC__DM1 CYREG_PRT15_DM1
#define LED_MIC__DM2 CYREG_PRT15_DM2
#define LED_MIC__DR CYREG_PRT15_DR
#define LED_MIC__INP_DIS CYREG_PRT15_INP_DIS
#define LED_MIC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_MIC__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_MIC__LCD_EN CYREG_PRT15_LCD_EN
#define LED_MIC__MASK 0x20u
#define LED_MIC__PORT 15u
#define LED_MIC__PRT CYREG_PRT15_PRT
#define LED_MIC__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_MIC__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_MIC__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_MIC__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_MIC__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_MIC__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_MIC__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_MIC__PS CYREG_PRT15_PS
#define LED_MIC__SHIFT 5u
#define LED_MIC__SLW CYREG_PRT15_SLW

/* PWM_clk */
#define PWM_clk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define PWM_clk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define PWM_clk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define PWM_clk__CFG2_SRC_SEL_MASK 0x07u
#define PWM_clk__INDEX 0x03u
#define PWM_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_clk__PM_ACT_MSK 0x08u
#define PWM_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_clk__PM_STBY_MSK 0x08u

/* SW_mode */
#define SW_mode__0__INTTYPE CYREG_PICU15_INTTYPE0
#define SW_mode__0__MASK 0x01u
#define SW_mode__0__PC CYREG_IO_PC_PRT15_PC0
#define SW_mode__0__PORT 15u
#define SW_mode__0__SHIFT 0u
#define SW_mode__AG CYREG_PRT15_AG
#define SW_mode__AMUX CYREG_PRT15_AMUX
#define SW_mode__BIE CYREG_PRT15_BIE
#define SW_mode__BIT_MASK CYREG_PRT15_BIT_MASK
#define SW_mode__BYP CYREG_PRT15_BYP
#define SW_mode__CTL CYREG_PRT15_CTL
#define SW_mode__DM0 CYREG_PRT15_DM0
#define SW_mode__DM1 CYREG_PRT15_DM1
#define SW_mode__DM2 CYREG_PRT15_DM2
#define SW_mode__DR CYREG_PRT15_DR
#define SW_mode__INP_DIS CYREG_PRT15_INP_DIS
#define SW_mode__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SW_mode__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SW_mode__LCD_EN CYREG_PRT15_LCD_EN
#define SW_mode__MASK 0x01u
#define SW_mode__PORT 15u
#define SW_mode__PRT CYREG_PRT15_PRT
#define SW_mode__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SW_mode__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SW_mode__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SW_mode__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SW_mode__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SW_mode__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SW_mode__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SW_mode__PS CYREG_PRT15_PS
#define SW_mode__SHIFT 0u
#define SW_mode__SLW CYREG_PRT15_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR3_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR3_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR3_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR3_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR3_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR3_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR3_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x08u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x08u
#define Timer_1_TimerHW__RT0 CYREG_TMR3_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR3_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR3_SR0

/* isr_ADC */
#define isr_ADC__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_ADC__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_ADC__INTC_MASK 0x01u
#define isr_ADC__INTC_NUMBER 0u
#define isr_ADC__INTC_PRIOR_NUM 7u
#define isr_ADC__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_ADC__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_ADC__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* opamp_1 */
#define opamp_1_ABuf__CR CYREG_OPAMP1_CR
#define opamp_1_ABuf__MX CYREG_OPAMP1_MX
#define opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define opamp_1_ABuf__PM_ACT_MSK 0x02u
#define opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define opamp_1_ABuf__PM_STBY_MSK 0x02u
#define opamp_1_ABuf__RSVD CYREG_OPAMP1_RSVD
#define opamp_1_ABuf__SW CYREG_OPAMP1_SW
#define opamp_1_ABuf__TR0 CYREG_OPAMP1_TR0
#define opamp_1_ABuf__TR1 CYREG_OPAMP1_TR1

/* LED_JACK */
#define LED_JACK__0__INTTYPE CYREG_PICU15_INTTYPE2
#define LED_JACK__0__MASK 0x04u
#define LED_JACK__0__PC CYREG_IO_PC_PRT15_PC2
#define LED_JACK__0__PORT 15u
#define LED_JACK__0__SHIFT 2u
#define LED_JACK__AG CYREG_PRT15_AG
#define LED_JACK__AMUX CYREG_PRT15_AMUX
#define LED_JACK__BIE CYREG_PRT15_BIE
#define LED_JACK__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_JACK__BYP CYREG_PRT15_BYP
#define LED_JACK__CTL CYREG_PRT15_CTL
#define LED_JACK__DM0 CYREG_PRT15_DM0
#define LED_JACK__DM1 CYREG_PRT15_DM1
#define LED_JACK__DM2 CYREG_PRT15_DM2
#define LED_JACK__DR CYREG_PRT15_DR
#define LED_JACK__INP_DIS CYREG_PRT15_INP_DIS
#define LED_JACK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_JACK__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_JACK__LCD_EN CYREG_PRT15_LCD_EN
#define LED_JACK__MASK 0x04u
#define LED_JACK__PORT 15u
#define LED_JACK__PRT CYREG_PRT15_PRT
#define LED_JACK__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_JACK__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_JACK__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_JACK__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_JACK__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_JACK__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_JACK__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_JACK__PS CYREG_PRT15_PS
#define LED_JACK__SHIFT 2u
#define LED_JACK__SLW CYREG_PRT15_SLW

/* isr_Timer */
#define isr_Timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Timer__INTC_MASK 0x100000u
#define isr_Timer__INTC_NUMBER 20u
#define isr_Timer__INTC_PRIOR_NUM 7u
#define isr_Timer__INTC_PRIOR_REG CYREG_NVIC_PRI_20
#define isr_Timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* OnboardLED */
#define OnboardLED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define OnboardLED__0__MASK 0x02u
#define OnboardLED__0__PC CYREG_PRT2_PC1
#define OnboardLED__0__PORT 2u
#define OnboardLED__0__SHIFT 1u
#define OnboardLED__AG CYREG_PRT2_AG
#define OnboardLED__AMUX CYREG_PRT2_AMUX
#define OnboardLED__BIE CYREG_PRT2_BIE
#define OnboardLED__BIT_MASK CYREG_PRT2_BIT_MASK
#define OnboardLED__BYP CYREG_PRT2_BYP
#define OnboardLED__CTL CYREG_PRT2_CTL
#define OnboardLED__DM0 CYREG_PRT2_DM0
#define OnboardLED__DM1 CYREG_PRT2_DM1
#define OnboardLED__DM2 CYREG_PRT2_DM2
#define OnboardLED__DR CYREG_PRT2_DR
#define OnboardLED__INP_DIS CYREG_PRT2_INP_DIS
#define OnboardLED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define OnboardLED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define OnboardLED__LCD_EN CYREG_PRT2_LCD_EN
#define OnboardLED__MASK 0x02u
#define OnboardLED__PORT 2u
#define OnboardLED__PRT CYREG_PRT2_PRT
#define OnboardLED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define OnboardLED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define OnboardLED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define OnboardLED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define OnboardLED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define OnboardLED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define OnboardLED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define OnboardLED__PS CYREG_PRT2_PS
#define OnboardLED__SHIFT 1u
#define OnboardLED__SLW CYREG_PRT2_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x02u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x04u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x04u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "LEDcontroller"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
