

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Aug 28 04:14:23 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.296 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |  1609321|  1609321| 8.047 ms | 8.047 ms |  590084|  590084| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |                                                           |                                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |                          Instance                         |                          Module                          |   min   |   max   |    min    |    max    |   min  |   max  |   Type   |
        +-----------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_s         |     3584|     3584| 17.920 us | 17.920 us |    3584|    3584|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_s         |     6112|     6112| 30.560 us | 30.560 us |    6112|    6112|   none   |
        |pointwise_conv_1d_cl_ss_2_U0                               |pointwise_conv_1d_cl_ss_2                                 |   139081|   139081|  0.695 ms |  0.695 ms |  139081|  139081|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_s    |     6601|    70651| 33.005 us |  0.353 ms |    6601|   70651|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_s    |     3226|    38476| 16.130 us |  0.192 ms |    3226|   38476|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_s         |     2048|     2048| 10.240 us | 10.240 us |    2048|    2048|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_s    |     9289|   101593| 46.445 us |  0.508 ms |    9289|  101593|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_s    |     4681|    55513| 23.405 us |  0.278 ms |    4681|   55513|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config64_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config64_s    |    15601|   169681| 78.005 us |  0.848 ms |   15601|  169681|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_s         |   590083|   590083|  2.950 ms |  2.950 ms |  590083|  590083|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_s         |    65795|    65795|  0.329 ms |  0.329 ms |   65795|   65795|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_s         |     4099|     4099| 20.495 us | 20.495 us |    4099|    4099|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config57_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config57_s    |     7921|    92881| 39.605 us |  0.464 ms |    7921|   92881|   none   |
        |pointwise_conv_1d_cl_ss_U0                                 |pointwise_conv_1d_cl_ss                                   |    53524|    53524|  0.268 ms |  0.268 ms |   53524|   53524|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config52_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config52_s    |    28711|   308851|  0.144 ms |  1.544 ms |   28711|  308851|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_s    |    14791|   169651| 73.955 us |  0.848 ms |   14791|  169651|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config14_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config14_s         |    16515|    16515| 82.575 us | 82.575 us |   16515|   16515|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config20_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config20_s         |    16515|    16515| 82.575 us | 82.575 us |   16515|   16515|   none   |
        |pointwise_conv_1d_cl_ss_1_U0                               |pointwise_conv_1d_cl_ss_1                                 |    14878|    14878| 74.390 us | 74.390 us |   14878|   14878|   none   |
        |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config36_s    |    21241|   438961|  0.106 ms |  2.195 ms |   21241|  438961|   none   |
        |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config80_U0       |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config80_s       |     5462|     5462| 27.310 us | 27.310 us |    5462|    5462|   none   |
        |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config68_U0       |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config68_s       |    11978|    11978| 59.890 us | 59.890 us |   11978|   11978|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config33_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config33_s     |     1028|     1028|  5.140 us |  5.140 us |    1028|    1028|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config27_s     |      516|      516|  2.580 us |  2.580 us |     516|     516|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config83_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config83_s     |     2308|     2308| 11.540 us | 11.540 us |    2308|    2308|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config89_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config89_s     |     2308|     2308| 11.540 us | 11.540 us |    2308|    2308|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config19_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config19_s     |      260|      260|  1.300 us |  1.300 us |     260|     260|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config94_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config94_s     |      260|      260|  1.300 us |  1.300 us |     260|     260|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config98_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config98_s     |      260|      260|  1.300 us |  1.300 us |     260|     260|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config72_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config72_s     |     5380|     5380| 26.900 us | 26.900 us |    5380|    5380|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config78_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config78_s     |     5380|     5380| 26.900 us | 26.900 us |    5380|    5380|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config60_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config60_s     |    11652|    11652| 58.260 us | 58.260 us |   11652|   11652|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config66_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config66_s     |    11652|    11652| 58.260 us | 58.260 us |   11652|   11652|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config48_s     |    24196|    24196|  0.121 ms |  0.121 ms |   24196|   24196|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config54_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config54_s     |    24196|    24196|  0.121 ms |  0.121 ms |   24196|   24196|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config40_s     |    49284|    49284|  0.246 ms |  0.246 ms |   49284|   49284|   none   |
        |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config34_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config34_s     |    12324|    12324| 61.620 us | 61.620 us |   12324|   12324|   none   |
        |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config56_U0       |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config56_s       |    25537|    25537|  0.128 ms |  0.128 ms |   25537|   25537|   none   |
        |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0       |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config44_s       |    54713|    54713|  0.274 ms |  0.274 ms |   54713|   54713|   none   |
        |resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0         |resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_s         |    12322|    12322| 61.610 us | 61.610 us |   12322|   12322|   none   |
        |film_ss_U0                                                 |film_ss                                                   |     2822|     2822| 14.110 us | 14.110 us |    2822|    2822|   none   |
        |film_ss_1_U0                                               |film_ss_1                                                 |     5638|     5638| 28.190 us | 28.190 us |    5638|    5638|   none   |
        |film_ss_ap_fixed_64ul_ap_fixed_128ul_ap_fixed_config62_U0  |film_ss_ap_fixed_64ul_ap_fixed_128ul_ap_fixed_config62_s  |    11782|    11782| 58.910 us | 58.910 us |   11782|   11782|   none   |
        |film_ss_ap_fixed_32ul_ap_fixed_64ul_ap_fixed_config50_U0   |film_ss_ap_fixed_32ul_ap_fixed_64ul_ap_fixed_config50_s   |    24262|    24262|  0.121 ms |  0.121 ms |   24262|   24262|   none   |
        |film_ss_ap_fixed_16ul_ap_fixed_32ul_ap_fixed_config42_U0   |film_ss_ap_fixed_16ul_ap_fixed_32ul_ap_fixed_config42_s   |    49318|    49318|  0.247 ms |  0.247 ms |   49318|   49318|   none   |
        |sum1d_ss_ap_fixed_128ul_ap_fixed_128ul_config12_U0         |sum1d_ss_ap_fixed_128ul_ap_fixed_128ul_config12_s         |     7557|     7557| 37.785 us | 37.785 us |    7557|    7557|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config100_U0        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config100_s        |      260|      260|  1.300 us |  1.300 us |     260|     260|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config108_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config108_s             |    14395|    14395| 71.975 us | 71.975 us |   14395|   14395|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config43_855_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config43_855    |    49284|    49284|  0.246 ms |  0.246 ms |   49284|   49284|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config51_856_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config51_856    |    24196|    24196|  0.121 ms |  0.121 ms |   24196|   24196|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config55_857_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config55_857    |    24196|    24196|  0.121 ms |  0.121 ms |   24196|   24196|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config63_858_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config63_858    |    11652|    11652| 58.260 us | 58.260 us |   11652|   11652|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config67_859_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config67_859    |    11652|    11652| 58.260 us | 58.260 us |   11652|   11652|   none   |
        |concatenate1d_ss_ap_fixed_ap_fixed_ap_fixed_config24_U0    |concatenate1d_ss_ap_fixed_ap_fixed_ap_fixed_config24_s    |      774|      774|  3.870 us |  3.870 us |     774|     774|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config4_848_U0   |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config4_848     |     7300|     7300| 36.500 us | 36.500 us |    7300|    7300|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config10_849_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config10_849    |     7300|     7300| 36.500 us | 36.500 us |    7300|    7300|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config75_860_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config75_860    |     5380|     5380| 26.900 us | 26.900 us |    5380|    5380|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config79_861_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config79_861    |     5380|     5380| 26.900 us | 26.900 us |    5380|    5380|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config86_862_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config86_862    |     2308|     2308| 11.540 us | 11.540 us |    2308|    2308|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config90_863_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config90_863    |     2308|     2308| 11.540 us | 11.540 us |    2308|    2308|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config35_854_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config35_854    |     1028|     1028|  5.140 us |  5.140 us |    1028|    1028|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config28_853_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config28_853    |      516|      516|  2.580 us |  2.580 us |     516|     516|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config22_851_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config22_851    |      260|      260|  1.300 us |  1.300 us |     260|     260|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config95_864_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config95_864    |      260|      260|  1.300 us |  1.300 us |     260|     260|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config99_865_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config99_865    |      260|      260|  1.300 us |  1.300 us |     260|     260|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config18_850_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config18_850    |      132|      132|  0.660 us |  0.660 us |     132|     132|   none   |
        |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config23_852_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config23_852    |      132|      132|  0.660 us |  0.660 us |     132|     132|   none   |
        |multiply_ss_ap_fixed_ap_fixed_ap_fixed_config11_U0         |multiply_ss_ap_fixed_ap_fixed_ap_fixed_config11_s         |     7300|     7300| 36.500 us | 36.500 us |    7300|    7300|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config109_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config109_s             |    13923|    13923| 69.615 us | 69.615 us |   13923|   13923|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config110_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config110_s             |    27843|    27843|  0.139 ms |  0.139 ms |   27843|   27843|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config111_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config111_s             |     7683|     7683| 38.415 us | 38.415 us |    7683|    7683|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config112_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config112_s             |    15363|    15363| 76.815 us | 76.815 us |   15363|   15363|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config113_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config113_s             |     4611|     4611| 23.055 us | 23.055 us |    4611|    4611|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config114_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config114_s             |     9219|     9219| 46.095 us | 46.095 us |    9219|    9219|   none   |
        |mask_track_ss_ap_fixed_ap_fixed_32_16_5_3_0_config5_U0     |mask_track_ss_ap_fixed_ap_fixed_32_16_5_3_0_config5_s     |      345|      345|  1.725 us |  1.725 us |     345|     345|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config115_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config115_s             |     3203|     3203| 16.015 us | 16.015 us |    3203|    3203|   none   |
        |zeropad2d_cl_ss_ap_fixed_ap_fixed_config116_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config116_s             |     6403|     6403| 32.015 us | 32.015 us |    6403|    6403|   none   |
        |relu_ss_ap_fixed_ap_fixed_32_16_5_3_0_relu_config102_U0    |relu_ss_ap_fixed_ap_fixed_32_16_5_3_0_relu_config102_s    |        1|        1|  5.000 ns |  5.000 ns |       1|       1| function |
        |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_s       |      344|      344|  1.720 us |  1.720 us |     344|     344|   none   |
        |slice_tensor1d_ss_ap_fixed_ap_fixed_config41_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config41_s            |      994|      994|  4.970 us |  4.970 us |     994|     994|   none   |
        |slice_tensor1d_ss_ap_fixed_ap_fixed_config47_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config47_s            |      994|      994|  4.970 us |  4.970 us |     994|     994|   none   |
        |slice_tensor1d_ss_ap_fixed_ap_fixed_config49_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config49_s            |      962|      962|  4.810 us |  4.810 us |     962|     962|   none   |
        |slice_tensor1d_ss_ap_fixed_ap_fixed_config59_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config59_s            |      962|      962|  4.810 us |  4.810 us |     962|     962|   none   |
        |slice_tensor1d_ss_ap_fixed_ap_fixed_config61_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config61_s            |      898|      898|  4.490 us |  4.490 us |     898|     898|   none   |
        |slice_tensor1d_ss_ap_fixed_ap_fixed_config71_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config71_s            |      898|      898|  4.490 us |  4.490 us |     898|     898|   none   |
        |slice_tensor1d_ss_ap_fixed_ap_fixed_config73_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config73_s            |      770|      770|  3.850 us |  3.850 us |     770|     770|   none   |
        |slice_tensor1d_ss_ap_fixed_ap_fixed_config84_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config84_s            |      770|      770|  3.850 us |  3.850 us |     770|     770|   none   |
        |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_992_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_992_s       |      994|      994|  4.970 us |  4.970 us |     994|     994|   none   |
        |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_960_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_960_s       |      962|      962|  4.810 us |  4.810 us |     962|     962|   none   |
        |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_896_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_896_s       |      898|      898|  4.490 us |  4.490 us |     898|     898|   none   |
        |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_768_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_768_s       |      770|      770|  3.850 us |  3.850 us |     770|     770|   none   |
        +-----------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     170|    -|
|FIFO             |      138|      -|    3123|    6366|    -|
|Instance         |      768|   5768|  846998|  728942|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     216|    -|
|Register         |        -|      -|      36|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      906|   5768|  850157|  735694|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       49|    228|     155|     268|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+----------------------------------------------------------+---------+-------+--------+--------+-----+
    |                          Instance                         |                          Module                          | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-----------------------------------------------------------+----------------------------------------------------------+---------+-------+--------+--------+-----+
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_s       |        0|      0|      49|     131|    0|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_768_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_768_s       |        0|      0|      18|     130|    0|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_896_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_896_s       |        0|      0|      18|     130|    0|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_960_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_960_s       |        0|      0|      18|     130|    0|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_992_U0       |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_992_s       |        0|      0|      18|     130|    0|
    |concatenate1d_ss_ap_fixed_ap_fixed_ap_fixed_config24_U0    |concatenate1d_ss_ap_fixed_ap_fixed_ap_fixed_config24_s    |        1|      0|      60|     306|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config36_s    |        3|     32|    9120|   13737|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_s    |        6|     62|   14454|   16797|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config52_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config52_s    |        6|     62|   26247|   17911|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config57_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config57_s    |       11|    126|   28515|   20363|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config64_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config64_s    |       22|    126|   52100|   22571|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_s    |        0|    256|   56645|   27467|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_s    |        0|    256|  103814|   31907|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_s    |        0|    512|  112898|   41715|    0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_s    |      456|    512|  104446|   50719|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config100_U0        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config100_s        |        1|      2|     186|     223|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config14_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config14_s         |       57|      2|   10541|    8602|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_s         |      114|      2|   21028|   16954|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config20_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config20_s         |       57|      2|   10541|    8602|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_s         |        0|   1024|   41528|   39280|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_s         |        0|   1332|   92868|   72337|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_s         |        0|   1318|   80423|   70272|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_s         |        0|      2|   21055|   16950|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0         |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_s         |        0|      2|   21049|   16947|    0|
    |film_ss_U0                                                 |film_ss                                                   |        2|      4|     251|     440|    0|
    |film_ss_1_U0                                               |film_ss_1                                                 |        2|      4|     247|     437|    0|
    |film_ss_ap_fixed_16ul_ap_fixed_32ul_ap_fixed_config42_U0   |film_ss_ap_fixed_16ul_ap_fixed_32ul_ap_fixed_config42_s   |        2|      4|     235|     429|    0|
    |film_ss_ap_fixed_32ul_ap_fixed_64ul_ap_fixed_config50_U0   |film_ss_ap_fixed_32ul_ap_fixed_64ul_ap_fixed_config50_s   |        2|      4|     239|     430|    0|
    |film_ss_ap_fixed_64ul_ap_fixed_128ul_ap_fixed_config62_U0  |film_ss_ap_fixed_64ul_ap_fixed_128ul_ap_fixed_config62_s  |        2|      4|     243|     433|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config10_849_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config10_849    |        0|      2|     151|     224|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config18_850_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config18_850    |        0|      2|     147|     228|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config22_851_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config22_851    |        0|      2|     148|     229|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config23_852_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config23_852    |        0|      2|     146|     219|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config28_853_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config28_853    |        0|      2|     148|     221|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config35_854_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config35_854    |        0|      2|     149|     222|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config43_855_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config43_855    |        0|      2|     155|     236|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config4_848_U0   |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config4_848     |        0|      2|     152|     233|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config51_856_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config51_856    |        0|      2|     154|     235|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config55_857_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config55_857    |        0|      2|     154|     235|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config63_858_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config63_858    |        0|      2|     153|     234|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config67_859_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config67_859    |        0|      2|     153|     234|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config75_860_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config75_860    |        0|      2|     152|     233|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config79_861_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config79_861    |        0|      2|     152|     233|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config86_862_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config86_862    |        0|      2|     151|     232|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config90_863_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config90_863    |        0|      2|     150|     223|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config95_864_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config95_864    |        0|      2|     147|     220|    0|
    |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config99_865_U0  |leaky_relu_ss_ap_fixed_ap_fixed_LeakyReLU_config99_865    |        0|      2|     148|     229|    0|
    |mask_track_ss_ap_fixed_ap_fixed_32_16_5_3_0_config5_U0     |mask_track_ss_ap_fixed_ap_fixed_32_16_5_3_0_config5_s     |        0|      0|      58|     186|    0|
    |multiply_ss_ap_fixed_ap_fixed_ap_fixed_config11_U0         |multiply_ss_ap_fixed_ap_fixed_ap_fixed_config11_s         |        0|      4|     183|     190|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config19_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config19_s     |        0|      4|     267|    2988|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config27_s     |        0|      4|     269|    2989|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config33_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config33_s     |        0|      4|     271|    2990|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config34_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config34_s     |        0|      4|     234|    2993|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config40_s     |        0|      4|     237|    2986|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config48_s     |        0|      4|     237|    2985|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config54_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config54_s     |        0|      4|     238|    2994|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config60_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config60_s     |        0|      4|     237|    2984|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config66_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config66_s     |        0|      4|     238|    2993|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config72_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config72_s     |        0|      4|     270|    2992|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config78_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config78_s     |        0|      4|     270|    2992|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config83_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config83_s     |        0|      4|     270|    2991|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config89_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config89_s     |        0|      4|     270|    2991|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config94_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config94_s     |        0|      4|     267|    2988|    0|
    |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config98_U0     |normalize_ss_ap_fixed_ap_fixed_32_16_5_3_0_config98_s     |        0|      4|     267|    2988|    0|
    |pointwise_conv_1d_cl_ss_U0                                 |pointwise_conv_1d_cl_ss                                   |        0|      2|    4863|   18920|    0|
    |pointwise_conv_1d_cl_ss_1_U0                               |pointwise_conv_1d_cl_ss_1                                 |        0|      0|    4204|    6094|    0|
    |pointwise_conv_1d_cl_ss_2_U0                               |pointwise_conv_1d_cl_ss_2                                 |        0|     16|   15534|  132741|    0|
    |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0       |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config44_s       |        4|      0|     314|    1232|    0|
    |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config56_U0       |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config56_s       |        6|      0|     262|    1671|    0|
    |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config68_U0       |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config68_s       |        6|      0|     290|    2480|    0|
    |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config80_U0       |pooling_ss_ap_fixed_ap_fixed_32_16_5_3_0_config80_s       |        6|      0|     348|    4199|    0|
    |relu_ss_ap_fixed_ap_fixed_32_16_5_3_0_relu_config102_U0    |relu_ss_ap_fixed_ap_fixed_32_16_5_3_0_relu_config102_s    |        0|      0|       3|      86|    0|
    |resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0         |resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_s         |        0|      0|    1391|    1229|    0|
    |slice_tensor1d_ss_ap_fixed_ap_fixed_config41_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config41_s            |        0|      0|      18|     132|    0|
    |slice_tensor1d_ss_ap_fixed_ap_fixed_config47_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config47_s            |        0|      0|      18|     132|    0|
    |slice_tensor1d_ss_ap_fixed_ap_fixed_config49_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config49_s            |        0|      0|      18|     130|    0|
    |slice_tensor1d_ss_ap_fixed_ap_fixed_config59_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config59_s            |        0|      0|      18|     130|    0|
    |slice_tensor1d_ss_ap_fixed_ap_fixed_config61_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config61_s            |        0|      0|      18|     130|    0|
    |slice_tensor1d_ss_ap_fixed_ap_fixed_config71_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config71_s            |        0|      0|      18|     130|    0|
    |slice_tensor1d_ss_ap_fixed_ap_fixed_config73_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config73_s            |        0|      0|      17|     120|    0|
    |slice_tensor1d_ss_ap_fixed_ap_fixed_config84_U0            |slice_tensor1d_ss_ap_fixed_ap_fixed_config84_s            |        0|      0|      17|     120|    0|
    |sum1d_ss_ap_fixed_128ul_ap_fixed_128ul_config12_U0         |sum1d_ss_ap_fixed_128ul_ap_fixed_128ul_config12_s         |        2|      0|      58|     352|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config108_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config108_s             |        0|      0|      90|     430|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config109_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config109_s             |        0|      0|     122|     560|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config110_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config110_s             |        0|      0|     202|     912|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config111_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config111_s             |        0|      0|     194|     892|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config112_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config112_s             |        0|      0|     354|    1612|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config113_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config113_s             |        0|      0|     349|    1605|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config114_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config114_s             |        0|      0|     669|    2369|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config115_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config115_s             |        0|      0|     661|    2357|    0|
    |zeropad2d_cl_ss_ap_fixed_ap_fixed_config116_U0             |zeropad2d_cl_ss_ap_fixed_ap_fixed_config116_s             |        0|      0|    1301|    2357|    0|
    +-----------------------------------------------------------+----------------------------------------------------------+---------+-------+--------+--------+-----+
    |Total                                                      |                                                          |      768|   5768|  846998|  728942|    0|
    +-----------------------------------------------------------+----------------------------------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |layer100_out_V_V_U   |        0|   5|   0|    -|     1|   32|       32|
    |layer103_cpy1_V_V_U  |        2|  51|   0|    -|    57|   32|     1824|
    |layer103_cpy2_V_V_U  |        2|  51|   0|    -|    57|   32|     1824|
    |layer104_cpy1_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer104_cpy2_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer105_cpy1_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer105_cpy2_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer106_cpy1_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer106_cpy2_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer107_cpy1_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer107_cpy2_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer108_out_V_V_U   |        8|  95|   0|    -|  3540|   32|   113280|
    |layer109_out_V_V_U   |        2|  64|   0|    -|   870|   32|    27840|
    |layer10_out_V_V_U    |        2|  51|   0|    -|    57|   32|     1824|
    |layer110_out_V_V_U   |        2|  64|   0|    -|   870|   32|    27840|
    |layer111_out_V_V_U   |        2|  57|   0|    -|   240|   32|     7680|
    |layer112_out_V_V_U   |        2|  57|   0|    -|   240|   32|     7680|
    |layer113_out_V_V_U   |        2|  51|   0|    -|    72|   32|     2304|
    |layer114_out_V_V_U   |        2|  51|   0|    -|    72|   32|     2304|
    |layer115_out_V_V_U   |        2|  49|   0|    -|    25|   32|      800|
    |layer116_out_V_V_U   |        2|  49|   0|    -|    25|   32|      800|
    |layer117_out_V_V_U   |        2|  51|   0|    -|    57|   32|     1824|
    |layer118_out_V_V_U   |        2|  51|   0|    -|    57|   32|     1824|
    |layer119_out_V_V_U   |        2|  51|   0|    -|    57|   32|     1824|
    |layer11_out_V_V_U    |        2|  51|   0|    -|    57|   32|     1824|
    |layer12_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer14_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer16_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer18_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer19_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer20_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer22_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer23_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer24_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer25_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer27_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer28_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer30_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer32_out_V_V_U    |        8|  90|   0|    -|  3080|   32|    98560|
    |layer33_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer34_out_V_V_U    |        8|  90|   0|    -|  3080|   32|    98560|
    |layer35_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer36_out_V_V_U    |        8|  90|   0|    -|  3080|   32|    98560|
    |layer38_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer40_out_V_V_U    |        8|  90|   0|    -|  3080|   32|    98560|
    |layer41_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer42_out_V_V_U    |        8|  90|   0|    -|  3080|   32|    98560|
    |layer43_out_V_V_U    |        8|  90|   0|    -|  3080|   32|    98560|
    |layer44_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer45_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer47_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer48_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer49_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer4_out_V_V_U     |        2|  51|   0|    -|    57|   32|     1824|
    |layer50_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer51_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer52_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer54_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer55_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer56_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer57_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer59_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer5_out_V_V_U     |        2|  51|   0|    -|    57|   32|     1824|
    |layer60_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer61_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer62_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer63_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer64_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer66_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer67_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer68_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer69_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer71_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer72_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer73_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer74_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer75_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer76_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer78_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer79_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer80_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer81_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer83_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer84_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer85_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer86_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer87_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer89_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer90_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer92_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer94_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer95_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer96_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer98_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer99_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |      138|3123|   0|    0| 32898| 3040|  1052736|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                               Variable Name                              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0_ap_ready_count       |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0_ap_ready_count         |     +    |      0|  0|   9|           2|           1|
    |ap_idle                                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                             |    and   |      0|  0|   2|           1|           1|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0_ap_start             |    and   |      0|  0|   2|           1|           1|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0_start_full_n         |    and   |      0|  0|   2|           1|           1|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_768_U0_start_full_n         |    and   |      0|  0|   2|           1|           1|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_896_U0_start_full_n         |    and   |      0|  0|   2|           1|           1|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_960_U0_start_full_n         |    and   |      0|  0|   2|           1|           1|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_992_U0_start_full_n         |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0_ap_ready     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                     |          |      0|  0| 170|          55|          43|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                     | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0_ap_ready     |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0_ap_ready       |   9|          2|    1|          2|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0_ap_ready_count           |   9|          2|    2|          4|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0_ap_ready_count        |   9|          2|    2|          4|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0_ap_ready_count             |   9|          2|    2|          4|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0_ap_ready_count             |   9|          2|    2|          4|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0_ap_ready_count             |   9|          2|    2|          4|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0_ap_ready_count             |   9|          2|    2|          4|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0_ap_ready_count             |   9|          2|    2|          4|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0_ap_ready_count             |   9|          2|    2|          4|
    |resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0_ap_ready_count             |   9|          2|    2|          4|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                         | 216|         48|   36|         72|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0_ap_ready     |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0_ap_ready       |  1|   0|    1|          0|
    |clone_stream_ss_ap_fixed_ap_fixed_32_16_5_3_0_342_U0_ap_ready_count           |  2|   0|    2|          0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config69_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config76_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config81_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_ss_ap_fixed_ap_fixed_32_16_5_3_0_config87_U0_ap_ready_count        |  2|   0|    2|          0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config16_U0_ap_ready_count             |  2|   0|    2|          0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config25_U0_ap_ready_count             |  2|   0|    2|          0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config30_U0_ap_ready_count             |  2|   0|    2|          0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config38_U0_ap_ready_count             |  2|   0|    2|          0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config92_U0_ap_ready_count             |  2|   0|    2|          0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config96_U0_ap_ready_count             |  2|   0|    2|          0|
    |resize_nearest_ss_ap_fixed_32_16_5_3_0_config32_U0_ap_ready_count             |  2|   0|    2|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         | 36|   0|   36|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-------+------------+------------------+--------------+
|        RTL Ports        | Dir |  Bits |  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-------+------------+------------------+--------------+
|em_barrel_V_V_TDATA      |  in |     32|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TVALID     |  in |      1|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TREADY     | out |      1|    axis    |   em_barrel_V_V  |    pointer   |
|scalars_V_V_TDATA        |  in |     32|    axis    |    scalars_V_V   |    pointer   |
|scalars_V_V_TVALID       |  in |      1|    axis    |    scalars_V_V   |    pointer   |
|scalars_V_V_TREADY       | out |      1|    axis    |    scalars_V_V   |    pointer   |
|tracks_V_V_TDATA         |  in |     32|    axis    |    tracks_V_V    |    pointer   |
|tracks_V_V_TVALID        |  in |      1|    axis    |    tracks_V_V    |    pointer   |
|tracks_V_V_TREADY        | out |      1|    axis    |    tracks_V_V    |    pointer   |
|layer102_out_V_V_TDATA   | out |     32|    axis    | layer102_out_V_V |    pointer   |
|layer102_out_V_V_TVALID  | out |      1|    axis    | layer102_out_V_V |    pointer   |
|layer102_out_V_V_TREADY  |  in |      1|    axis    | layer102_out_V_V |    pointer   |
|w25_V_address0           | out |      9|  ap_memory |       w25_V      |     array    |
|w25_V_ce0                | out |      1|  ap_memory |       w25_V      |     array    |
|w25_V_d0                 | out |   8192|  ap_memory |       w25_V      |     array    |
|w25_V_q0                 |  in |   8192|  ap_memory |       w25_V      |     array    |
|w25_V_we0                | out |      1|  ap_memory |       w25_V      |     array    |
|w25_V_address1           | out |      9|  ap_memory |       w25_V      |     array    |
|w25_V_ce1                | out |      1|  ap_memory |       w25_V      |     array    |
|w25_V_d1                 | out |   8192|  ap_memory |       w25_V      |     array    |
|w25_V_q1                 |  in |   8192|  ap_memory |       w25_V      |     array    |
|w25_V_we1                | out |      1|  ap_memory |       w25_V      |     array    |
|w30_V_address0           | out |      9|  ap_memory |       w30_V      |     array    |
|w30_V_ce0                | out |      1|  ap_memory |       w30_V      |     array    |
|w30_V_d0                 | out |  16384|  ap_memory |       w30_V      |     array    |
|w30_V_q0                 |  in |  16384|  ap_memory |       w30_V      |     array    |
|w30_V_we0                | out |      1|  ap_memory |       w30_V      |     array    |
|w30_V_address1           | out |      9|  ap_memory |       w30_V      |     array    |
|w30_V_ce1                | out |      1|  ap_memory |       w30_V      |     array    |
|w30_V_d1                 | out |  16384|  ap_memory |       w30_V      |     array    |
|w30_V_q1                 |  in |  16384|  ap_memory |       w30_V      |     array    |
|w30_V_we1                | out |      1|  ap_memory |       w30_V      |     array    |
|w38_V_address0           | out |     10|  ap_memory |       w38_V      |     array    |
|w38_V_ce0                | out |      1|  ap_memory |       w38_V      |     array    |
|w38_V_d0                 | out |  15872|  ap_memory |       w38_V      |     array    |
|w38_V_q0                 |  in |  15872|  ap_memory |       w38_V      |     array    |
|w38_V_we0                | out |      1|  ap_memory |       w38_V      |     array    |
|w38_V_address1           | out |     10|  ap_memory |       w38_V      |     array    |
|w38_V_ce1                | out |      1|  ap_memory |       w38_V      |     array    |
|w38_V_d1                 | out |  15872|  ap_memory |       w38_V      |     array    |
|w38_V_q1                 |  in |  15872|  ap_memory |       w38_V      |     array    |
|w38_V_we1                | out |      1|  ap_memory |       w38_V      |     array    |
|w69_V_address0           | out |     10|  ap_memory |       w69_V      |     array    |
|w69_V_ce0                | out |      1|  ap_memory |       w69_V      |     array    |
|w69_V_d0                 | out |    768|  ap_memory |       w69_V      |     array    |
|w69_V_q0                 |  in |    768|  ap_memory |       w69_V      |     array    |
|w69_V_we0                | out |      1|  ap_memory |       w69_V      |     array    |
|w69_V_address1           | out |     10|  ap_memory |       w69_V      |     array    |
|w69_V_ce1                | out |      1|  ap_memory |       w69_V      |     array    |
|w69_V_d1                 | out |    768|  ap_memory |       w69_V      |     array    |
|w69_V_q1                 |  in |    768|  ap_memory |       w69_V      |     array    |
|w69_V_we1                | out |      1|  ap_memory |       w69_V      |     array    |
|w76_V_address0           | out |     11|  ap_memory |       w76_V      |     array    |
|w76_V_ce0                | out |      1|  ap_memory |       w76_V      |     array    |
|w76_V_d0                 | out |    768|  ap_memory |       w76_V      |     array    |
|w76_V_q0                 |  in |    768|  ap_memory |       w76_V      |     array    |
|w76_V_we0                | out |      1|  ap_memory |       w76_V      |     array    |
|w76_V_address1           | out |     11|  ap_memory |       w76_V      |     array    |
|w76_V_ce1                | out |      1|  ap_memory |       w76_V      |     array    |
|w76_V_d1                 | out |    768|  ap_memory |       w76_V      |     array    |
|w76_V_q1                 |  in |    768|  ap_memory |       w76_V      |     array    |
|w76_V_we1                | out |      1|  ap_memory |       w76_V      |     array    |
|w81_V_address0           | out |     11|  ap_memory |       w81_V      |     array    |
|w81_V_ce0                | out |      1|  ap_memory |       w81_V      |     array    |
|w81_V_d0                 | out |   1536|  ap_memory |       w81_V      |     array    |
|w81_V_q0                 |  in |   1536|  ap_memory |       w81_V      |     array    |
|w81_V_we0                | out |      1|  ap_memory |       w81_V      |     array    |
|w81_V_address1           | out |     11|  ap_memory |       w81_V      |     array    |
|w81_V_ce1                | out |      1|  ap_memory |       w81_V      |     array    |
|w81_V_d1                 | out |   1536|  ap_memory |       w81_V      |     array    |
|w81_V_q1                 |  in |   1536|  ap_memory |       w81_V      |     array    |
|w81_V_we1                | out |      1|  ap_memory |       w81_V      |     array    |
|w87_V_address0           | out |     12|  ap_memory |       w87_V      |     array    |
|w87_V_ce0                | out |      1|  ap_memory |       w87_V      |     array    |
|w87_V_d0                 | out |   1536|  ap_memory |       w87_V      |     array    |
|w87_V_q0                 |  in |   1536|  ap_memory |       w87_V      |     array    |
|w87_V_we0                | out |      1|  ap_memory |       w87_V      |     array    |
|w87_V_address1           | out |     12|  ap_memory |       w87_V      |     array    |
|w87_V_ce1                | out |      1|  ap_memory |       w87_V      |     array    |
|w87_V_d1                 | out |   1536|  ap_memory |       w87_V      |     array    |
|w87_V_q1                 |  in |   1536|  ap_memory |       w87_V      |     array    |
|w87_V_we1                | out |      1|  ap_memory |       w87_V      |     array    |
|w92_V_address0           | out |     12|  ap_memory |       w92_V      |     array    |
|w92_V_ce0                | out |      1|  ap_memory |       w92_V      |     array    |
|w92_V_d0                 | out |   4096|  ap_memory |       w92_V      |     array    |
|w92_V_q0                 |  in |   4096|  ap_memory |       w92_V      |     array    |
|w92_V_we0                | out |      1|  ap_memory |       w92_V      |     array    |
|w92_V_address1           | out |     12|  ap_memory |       w92_V      |     array    |
|w92_V_ce1                | out |      1|  ap_memory |       w92_V      |     array    |
|w92_V_d1                 | out |   4096|  ap_memory |       w92_V      |     array    |
|w92_V_q1                 |  in |   4096|  ap_memory |       w92_V      |     array    |
|w92_V_we1                | out |      1|  ap_memory |       w92_V      |     array    |
|w96_V_address0           | out |      8|  ap_memory |       w96_V      |     array    |
|w96_V_ce0                | out |      1|  ap_memory |       w96_V      |     array    |
|w96_V_d0                 | out |   4096|  ap_memory |       w96_V      |     array    |
|w96_V_q0                 |  in |   4096|  ap_memory |       w96_V      |     array    |
|w96_V_we0                | out |      1|  ap_memory |       w96_V      |     array    |
|w96_V_address1           | out |      8|  ap_memory |       w96_V      |     array    |
|w96_V_ce1                | out |      1|  ap_memory |       w96_V      |     array    |
|w96_V_d1                 | out |   4096|  ap_memory |       w96_V      |     array    |
|w96_V_q1                 |  in |   4096|  ap_memory |       w96_V      |     array    |
|w96_V_we1                | out |      1|  ap_memory |       w96_V      |     array    |
|ap_clk                   |  in |      1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |      1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |      1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |      1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |      1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |      1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-------+------------+------------------+--------------+

