 
****************************************
Report : qor
Design : s15850
Version: L-2016.03-SP5-1
Date   : Sun Mar 10 17:11:00 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          2.33
  Critical Path Slack:           0.12
  Critical Path Clk Period:      6.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        534
  Hierarchical Port Count:       2670
  Leaf Cell Count:               2304
  Buf/Inv Cell Count:             436
  Buf Cell Count:                  98
  Inv Cell Count:                 338
  CT Buf/Inv Cell Count:           94
  Combinational Cell Count:      1770
  Sequential Cell Count:          534
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3936.182310
  Noncombinational Area:  3528.535412
  Buf/Inv Area:            637.393164
  Total Buffer Area:           207.89
  Total Inverter Area:         429.50
  Macro/Black Box Area:      0.000000
  Net Area:               1292.164623
  Net XLength        :       23841.89
  Net YLength        :       25052.87
  -----------------------------------
  Cell Area:              7464.717722
  Design Area:            8756.882345
  Net Length        :        48894.76


  Design Rules
  -----------------------------------
  Total Number of Nets:          2384
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  4.88
  Mapping Optimization:               19.68
  -----------------------------------------
  Overall Compile Time:               27.48
  Overall Compile Wall Clock Time:    28.57

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
