Running: xsim.dir/SR_gated_latch_dataflow_tb_time_synth/xsimk.exe -simmode gui -wdb SR_gated_latch_dataflow_tb_time_synth.wdb -simrunnum 0 -socket 56492
Design successfully loaded
Design Loading Memory Usage: 6068 KB (Peak: 6068 KB)
Design Loading CPU Usage: 31 ms
Simulation completed
Simulation Memory Usage: 6744 KB (Peak: 6744 KB)
Simulation CPU Usage: 31 ms
