Implementation of CMOS full adder on LTspice using 180 nm technology
with proper sizing of each transistor, a delay of 184 ps and power dissipation of 12.7 Î¼W is achieved.
