;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/16/2016 3:51:25 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x16A90000  	5801
0x0008	0x16590000  	5721
0x000C	0x16590000  	5721
0x0010	0x16590000  	5721
0x0014	0x16590000  	5721
0x0018	0x16590000  	5721
0x001C	0x16590000  	5721
0x0020	0x16590000  	5721
0x0024	0x16590000  	5721
0x0028	0x16590000  	5721
0x002C	0x16590000  	5721
0x0030	0x16590000  	5721
0x0034	0x16590000  	5721
0x0038	0x16590000  	5721
0x003C	0x16590000  	5721
0x0040	0x16590000  	5721
0x0044	0x16590000  	5721
0x0048	0x16590000  	5721
0x004C	0x16590000  	5721
0x0050	0x16590000  	5721
0x0054	0x16590000  	5721
0x0058	0x16590000  	5721
0x005C	0x16590000  	5721
0x0060	0x16590000  	5721
0x0064	0x16590000  	5721
0x0068	0x16590000  	5721
0x006C	0x16590000  	5721
0x0070	0x16590000  	5721
0x0074	0x16590000  	5721
0x0078	0x16590000  	5721
0x007C	0x16590000  	5721
0x0080	0x16590000  	5721
0x0084	0x16590000  	5721
0x0088	0x16590000  	5721
0x008C	0x16590000  	5721
0x0090	0x16590000  	5721
0x0094	0x16590000  	5721
0x0098	0x16590000  	5721
0x009C	0x16590000  	5721
0x00A0	0x16590000  	5721
0x00A4	0x16590000  	5721
0x00A8	0x16590000  	5721
0x00AC	0x16590000  	5721
0x00B0	0x16590000  	5721
0x00B4	0x16590000  	5721
0x00B8	0x16610000  	5729
0x00BC	0x16590000  	5721
0x00C0	0x16590000  	5721
0x00C4	0x16590000  	5721
0x00C8	0x16590000  	5721
0x00CC	0x16590000  	5721
0x00D0	0x16590000  	5721
0x00D4	0x16590000  	5721
0x00D8	0x16590000  	5721
0x00DC	0x16590000  	5721
0x00E0	0x16590000  	5721
0x00E4	0x16590000  	5721
0x00E8	0x16590000  	5721
0x00EC	0x16590000  	5721
0x00F0	0x16590000  	5721
0x00F4	0x16590000  	5721
0x00F8	0x16590000  	5721
0x00FC	0x16590000  	5721
0x0100	0x16590000  	5721
0x0104	0x16590000  	5721
0x0108	0x16590000  	5721
0x010C	0x16590000  	5721
0x0110	0x16590000  	5721
0x0114	0x16590000  	5721
0x0118	0x16590000  	5721
0x011C	0x16590000  	5721
0x0120	0x16590000  	5721
0x0124	0x16590000  	5721
0x0128	0x16590000  	5721
0x012C	0x16590000  	5721
0x0130	0x16590000  	5721
0x0134	0x16590000  	5721
0x0138	0x16590000  	5721
0x013C	0x16590000  	5721
0x0140	0x16590000  	5721
0x0144	0x16590000  	5721
0x0148	0x16590000  	5721
0x014C	0x16590000  	5721
0x0150	0x16590000  	5721
0x0154	0x16590000  	5721
0x0158	0x16590000  	5721
0x015C	0x16590000  	5721
0x0160	0x16590000  	5721
0x0164	0x16590000  	5721
0x0168	0x16590000  	5721
0x016C	0x16590000  	5721
0x0170	0x16590000  	5721
0x0174	0x16590000  	5721
0x0178	0x16590000  	5721
0x017C	0x16590000  	5721
0x0180	0x16590000  	5721
0x0184	0x16590000  	5721
; end of ____SysVT
_main:
;main.c, 43 :: 		void main()
0x16A8	0xF000F966  BL	6520
0x16AC	0xF7FFFFE6  BL	5756
0x16B0	0xF000FC48  BL	8004
0x16B4	0xF000FB10  BL	7384
0x16B8	0xF000FBF6  BL	7848
;main.c, 45 :: 		srand(50);
0x16BC	0x2032    MOVS	R0, #50
0x16BE	0xF7FFFF39  BL	_srand+0
;main.c, 48 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_14);
0x16C2	0xF2440100  MOVW	R1, #16384
0x16C6	0x488D    LDR	R0, [PC, #564]
0x16C8	0xF7FFFF6E  BL	_GPIO_Digital_Output+0
;main.c, 49 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_0);
0x16CC	0xF2400101  MOVW	R1, #1
0x16D0	0x488B    LDR	R0, [PC, #556]
0x16D2	0xF7FFFF69  BL	_GPIO_Digital_Output+0
;main.c, 50 :: 		motorDirection = CONTRACT;
0x16D6	0x2201    MOVS	R2, #1
0x16D8	0xB252    SXTB	R2, R2
0x16DA	0x488A    LDR	R0, [PC, #552]
0x16DC	0x6002    STR	R2, [R0, #0]
;main.c, 51 :: 		motorEnable = 0;        // enabled initially
0x16DE	0x2100    MOVS	R1, #0
0x16E0	0xB249    SXTB	R1, R1
0x16E2	0x4889    LDR	R0, [PC, #548]
0x16E4	0x6001    STR	R1, [R0, #0]
;main.c, 54 :: 		RCC_APB1ENR.TIM4EN = 1;                                                     // Enable clock for timer 4
0x16E6	0x4889    LDR	R0, [PC, #548]
0x16E8	0x6002    STR	R2, [R0, #0]
;main.c, 55 :: 		TIM4_CR1.CEN = 0;                                                           // Disable timer/counter
0x16EA	0x4889    LDR	R0, [PC, #548]
0x16EC	0x6001    STR	R1, [R0, #0]
;main.c, 56 :: 		TIM4_PSC = 279;                                                             // Set timer 4 prescaler
0x16EE	0xF2401117  MOVW	R1, #279
0x16F2	0x4888    LDR	R0, [PC, #544]
0x16F4	0x6001    STR	R1, [R0, #0]
;main.c, 57 :: 		TIM4_ARR = 59999;                                                           // Set timer 4 overflow value
0x16F6	0xF64E215F  MOVW	R1, #59999
0x16FA	0x4887    LDR	R0, [PC, #540]
0x16FC	0x6001    STR	R1, [R0, #0]
;main.c, 58 :: 		NVIC_IntEnable(IVT_INT_TIM4);                                               // Enable timer 4 interrupt
0x16FE	0xF240002E  MOVW	R0, #46
0x1702	0xF7FFFF6D  BL	_NVIC_IntEnable+0
;main.c, 59 :: 		TIM4_DIER.UIE = 1;                                                          // Enable timer/counter
0x1706	0x2101    MOVS	R1, #1
0x1708	0xB249    SXTB	R1, R1
0x170A	0x4884    LDR	R0, [PC, #528]
0x170C	0x6001    STR	R1, [R0, #0]
;main.c, 62 :: 		PWM_PERIOD = PWM_TIM1_Init(PWM_FREQUENCY);
0x170E	0xF2427010  MOVW	R0, #10000
0x1712	0xF7FFFF57  BL	_PWM_TIM1_Init+0
0x1716	0x4982    LDR	R1, [PC, #520]
0x1718	0x8008    STRH	R0, [R1, #0]
;main.c, 63 :: 		PWM_TIM1_Set_Duty(50, _PWM_NON_INVERTED, _PWM_CHANNEL1);                     // Set duty for PWM_TIM1
0x171A	0x2200    MOVS	R2, #0
0x171C	0x2100    MOVS	R1, #0
0x171E	0x2032    MOVS	R0, #50
0x1720	0xF7FFFE24  BL	_PWM_TIM1_Set_Duty+0
;main.c, 66 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_0);
0x1724	0xF2400001  MOVW	R0, #1
0x1728	0xF7FFFE30  BL	_ADC_Set_Input_Channel+0
;main.c, 67 :: 		ADC1_Init();
0x172C	0xF7FFFEE8  BL	_ADC1_Init+0
;main.c, 70 :: 		UART1_Init(115200);
0x1730	0xF44F30E1  MOV	R0, #115200
0x1734	0xF7FFFDA4  BL	_UART1_Init+0
;main.c, 71 :: 		delay_ms(100);
0x1738	0xF24727FE  MOVW	R7, #29438
0x173C	0xF2C00755  MOVT	R7, #85
L_main0:
0x1740	0x1E7F    SUBS	R7, R7, #1
0x1742	0xD1FD    BNE	L_main0
0x1744	0xBF00    NOP
0x1746	0xBF00    NOP
0x1748	0xBF00    NOP
0x174A	0xBF00    NOP
0x174C	0xBF00    NOP
;main.c, 72 :: 		UART_Write_Text("\r\nStarted. ");
0x174E	0x4875    LDR	R0, [PC, #468]
0x1750	0xF7FFFDF0  BL	_UART_Write_Text+0
;main.c, 75 :: 		UART1_Write_Text("\nNotes:");
0x1754	0x4874    LDR	R0, [PC, #464]
0x1756	0xF7FFFF19  BL	_UART1_Write_Text+0
;main.c, 76 :: 		UART1_Write_Text("\n- K = ");
0x175A	0x4874    LDR	R0, [PC, #464]
0x175C	0xF7FFFF16  BL	_UART1_Write_Text+0
;main.c, 77 :: 		FloatToStr(K, ToStr);
0x1760	0x4873    LDR	R0, [PC, #460]
0x1762	0xEEB10A04  VMOV.F32	S0, #5
0x1766	0xF7FFFC95  BL	_FloatToStr+0
;main.c, 78 :: 		UART1_Write_Text(ToStr);
0x176A	0x4871    LDR	R0, [PC, #452]
0x176C	0xF7FFFF0E  BL	_UART1_Write_Text+0
;main.c, 79 :: 		UART1_Write_Text("\n- SP = ");
0x1770	0x4870    LDR	R0, [PC, #448]
0x1772	0xF7FFFF0B  BL	_UART1_Write_Text+0
;main.c, 80 :: 		IntToStr(setP, ToStr);
0x1776	0x4870    LDR	R0, [PC, #448]
0x1778	0xF9B00000  LDRSH	R0, [R0, #0]
0x177C	0x496C    LDR	R1, [PC, #432]
0x177E	0xF7FFFB91  BL	_IntToStr+0
;main.c, 81 :: 		UART1_Write_Text(ToStr);
0x1782	0x486B    LDR	R0, [PC, #428]
0x1784	0xF7FFFF02  BL	_UART1_Write_Text+0
;main.c, 82 :: 		UART1_Write_Text("\n- Margin = ");
0x1788	0x486C    LDR	R0, [PC, #432]
0x178A	0xF7FFFEFF  BL	_UART1_Write_Text+0
;main.c, 83 :: 		IntToStr(margin, ToStr);
0x178E	0x4968    LDR	R1, [PC, #416]
0x1790	0xF2400002  MOVW	R0, #2
0x1794	0xB200    SXTH	R0, R0
0x1796	0xF7FFFB85  BL	_IntToStr+0
;main.c, 84 :: 		UART1_Write_Text(ToStr);
0x179A	0x4865    LDR	R0, [PC, #404]
0x179C	0xF7FFFEF6  BL	_UART1_Write_Text+0
;main.c, 85 :: 		UART1_Write_Text("\n- PWM period = ");
0x17A0	0x4867    LDR	R0, [PC, #412]
0x17A2	0xF7FFFEF3  BL	_UART1_Write_Text+0
;main.c, 86 :: 		IntToStr(PWM_PERIOD, ToStr);
0x17A6	0x485E    LDR	R0, [PC, #376]
0x17A8	0x8800    LDRH	R0, [R0, #0]
0x17AA	0x4961    LDR	R1, [PC, #388]
0x17AC	0xF7FFFB7A  BL	_IntToStr+0
;main.c, 87 :: 		UART1_Write_Text(ToStr);
0x17B0	0x485F    LDR	R0, [PC, #380]
0x17B2	0xF7FFFEEB  BL	_UART1_Write_Text+0
;main.c, 89 :: 		TIM4_CR1.CEN = 1;    // start 10 Hz timer
0x17B6	0x2101    MOVS	R1, #1
0x17B8	0xB249    SXTB	R1, R1
0x17BA	0x4855    LDR	R0, [PC, #340]
0x17BC	0x6001    STR	R1, [R0, #0]
;main.c, 90 :: 		PWM_TIM1_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM1_CH1_PE9);
0x17BE	0x4961    LDR	R1, [PC, #388]
0x17C0	0x2000    MOVS	R0, #0
0x17C2	0xF7FFFBA7  BL	_PWM_TIM1_Start+0
;main.c, 92 :: 		for(i = 0; i < 5; i++)
0x17C6	0x2100    MOVS	R1, #0
0x17C8	0xB209    SXTH	R1, R1
0x17CA	0x485F    LDR	R0, [PC, #380]
0x17CC	0x8001    STRH	R1, [R0, #0]
L_main2:
0x17CE	0x485E    LDR	R0, [PC, #376]
0x17D0	0xF9B00000  LDRSH	R0, [R0, #0]
0x17D4	0x2805    CMP	R0, #5
0x17D6	0xDA09    BGE	L_main3
;main.c, 93 :: 		MPV = getForce();   // set up the first 5 samples - HMMMM
0x17D8	0xF7FFFC20  BL	_getForce+0
0x17DC	0x495B    LDR	R1, [PC, #364]
0x17DE	0x8008    STRH	R0, [R1, #0]
;main.c, 92 :: 		for(i = 0; i < 5; i++)
0x17E0	0x4959    LDR	R1, [PC, #356]
0x17E2	0xF9B10000  LDRSH	R0, [R1, #0]
0x17E6	0x1C40    ADDS	R0, R0, #1
0x17E8	0x8008    STRH	R0, [R1, #0]
;main.c, 93 :: 		MPV = getForce();   // set up the first 5 samples - HMMMM
0x17EA	0xE7F0    B	L_main2
L_main3:
;main.c, 95 :: 		while(1)
L_main5:
;main.c, 97 :: 		if(~motorEnable)                 // active low
0x17EC	0x4946    LDR	R1, [PC, #280]
0x17EE	0x6808    LDR	R0, [R1, #0]
0x17F0	0xF0800001  EOR	R0, R0, #1
0x17F4	0xB2C0    UXTB	R0, R0
0x17F6	0x2800    CMP	R0, #0
0x17F8	0xF000807D  BEQ	L_main7
;main.c, 99 :: 		if(sampleFlag)
0x17FC	0x4854    LDR	R0, [PC, #336]
0x17FE	0xF9B00000  LDRSH	R0, [R0, #0]
0x1802	0x2800    CMP	R0, #0
0x1804	0xF0008077  BEQ	L_main8
;main.c, 101 :: 		sampleFlag = 0;   // reset interrupt flag
0x1808	0x2100    MOVS	R1, #0
0x180A	0xB209    SXTH	R1, R1
0x180C	0x4850    LDR	R0, [PC, #320]
0x180E	0x8001    STRH	R1, [R0, #0]
;main.c, 102 :: 		MPV = getForce();   // sample
0x1810	0xF7FFFC04  BL	_getForce+0
0x1814	0x494D    LDR	R1, [PC, #308]
0x1816	0x8008    STRH	R0, [R1, #0]
;main.c, 104 :: 		UART1_Write_Text("\n\nCurrent force = ");
0x1818	0x484E    LDR	R0, [PC, #312]
0x181A	0xF7FFFEB7  BL	_UART1_Write_Text+0
;main.c, 105 :: 		IntToStr(MPV, ToStr);
0x181E	0x484B    LDR	R0, [PC, #300]
0x1820	0xF9B00000  LDRSH	R0, [R0, #0]
0x1824	0x4942    LDR	R1, [PC, #264]
0x1826	0xF7FFFB3D  BL	_IntToStr+0
;main.c, 106 :: 		UART1_Write_Text(ToStr);
0x182A	0x4841    LDR	R0, [PC, #260]
0x182C	0xF7FFFEAE  BL	_UART1_Write_Text+0
;main.c, 108 :: 		dutyCycle = Pcontrol(setP, MPV);
0x1830	0x4846    LDR	R0, [PC, #280]
0x1832	0xF9B01000  LDRSH	R1, [R0, #0]
0x1836	0x4840    LDR	R0, [PC, #256]
0x1838	0xF9B00000  LDRSH	R0, [R0, #0]
0x183C	0xF7FFFBB4  BL	_Pcontrol+0
0x1840	0x4945    LDR	R1, [PC, #276]
0x1842	0x8008    STRH	R0, [R1, #0]
;main.c, 110 :: 		UART1_Write_Text("\nPID control returns ");
0x1844	0x4845    LDR	R0, [PC, #276]
0x1846	0xF7FFFEA1  BL	_UART1_Write_Text+0
;main.c, 111 :: 		IntToStr(dutyCycle, toStr);
0x184A	0x4843    LDR	R0, [PC, #268]
0x184C	0x8800    LDRH	R0, [R0, #0]
0x184E	0x4938    LDR	R1, [PC, #224]
0x1850	0xF7FFFB28  BL	_IntToStr+0
;main.c, 112 :: 		UART1_Write_Text(ToStr);
0x1854	0x4836    LDR	R0, [PC, #216]
0x1856	0xF7FFFE99  BL	_UART1_Write_Text+0
;main.c, 114 :: 		UART1_Write_Text("\nDirection = ");
0x185A	0x4841    LDR	R0, [PC, #260]
0x185C	0xF7FFFE96  BL	_UART1_Write_Text+0
;main.c, 115 :: 		if(motorDirection == EXTEND)
0x1860	0x4928    LDR	R1, [PC, #160]
0x1862	0x6808    LDR	R0, [R1, #0]
0x1864	0xB918    CBNZ	R0, L_main9
;main.c, 116 :: 		UART1_Write_Text("EXTEND");
0x1866	0x483F    LDR	R0, [PC, #252]
0x1868	0xF7FFFE90  BL	_UART1_Write_Text+0
0x186C	0xE002    B	L_main10
L_main9:
;main.c, 118 :: 		UART1_Write_Text("CONTRACT");
0x186E	0x483E    LDR	R0, [PC, #248]
0x1870	0xF7FFFE8C  BL	_UART1_Write_Text+0
L_main10:
;main.c, 120 :: 		UART1_Write_Text("\nSetpoint = ");
0x1874	0x483D    LDR	R0, [PC, #244]
0x1876	0xF7FFFE89  BL	_UART1_Write_Text+0
;main.c, 121 :: 		IntToStr(setP, ToStr);
0x187A	0x482F    LDR	R0, [PC, #188]
0x187C	0xF9B00000  LDRSH	R0, [R0, #0]
0x1880	0x492B    LDR	R1, [PC, #172]
0x1882	0xF7FFFB0F  BL	_IntToStr+0
;main.c, 122 :: 		UART1_Write_Text(ToStr);
0x1886	0x482A    LDR	R0, [PC, #168]
0x1888	0xF7FFFE80  BL	_UART1_Write_Text+0
;main.c, 124 :: 		moveFinger(dutyCycle);
0x188C	0x4832    LDR	R0, [PC, #200]
0x188E	0x8800    LDRH	R0, [R0, #0]
0x1890	0xF7FFFB4E  BL	_moveFinger+0
;main.c, 126 :: 		if(abs(MPV - setP) < margin)
0x1894	0x4828    LDR	R0, [PC, #160]
0x1896	0xF9B01000  LDRSH	R1, [R0, #0]
0x189A	0x482C    LDR	R0, [PC, #176]
0x189C	0xF9B00000  LDRSH	R0, [R0, #0]
0x18A0	0x1A40    SUB	R0, R0, R1
0x18A2	0xF7FFFAF7  BL	_abs+0
0x18A6	0x2802    CMP	R0, #2
0x18A8	0xDA25    BGE	L_main11
;main.c, 130 :: 		moveFinger(0);       // stop the motor
0x18AA	0x2000    MOVS	R0, #0
0x18AC	0xF7FFFB40  BL	_moveFinger+0
;main.c, 133 :: 		sampleFlag = 0;
0x18B0	0x2100    MOVS	R1, #0
0x18B2	0xB209    SXTH	R1, R1
0x18B4	0x4826    LDR	R0, [PC, #152]
0x18B6	0x8001    STRH	R1, [R0, #0]
;main.c, 134 :: 		NVIC_IntDisable(IVT_INT_TIM4);                    // stop sampling
0x18B8	0xF240002E  MOVW	R0, #46
0x18BC	0xF7FFFCFA  BL	_NVIC_IntDisable+0
;main.c, 135 :: 		UART_Write_Text("\n** PV stabilized at ");
0x18C0	0x482B    LDR	R0, [PC, #172]
0x18C2	0xF7FFFD37  BL	_UART_Write_Text+0
;main.c, 136 :: 		IntToStr(MPV, toStr);
0x18C6	0x4821    LDR	R0, [PC, #132]
0x18C8	0xF9B00000  LDRSH	R0, [R0, #0]
0x18CC	0x4918    LDR	R1, [PC, #96]
0x18CE	0xF7FFFAE9  BL	_IntToStr+0
;main.c, 137 :: 		UART1_Write_Text(ToStr);
0x18D2	0x4817    LDR	R0, [PC, #92]
0x18D4	0xF7FFFE5A  BL	_UART1_Write_Text+0
;main.c, 143 :: 		moveFinger(100);       // start the motor
0x18D8	0x2064    MOVS	R0, #100
0x18DA	0xF7FFFB29  BL	_moveFinger+0
;main.c, 146 :: 		NVIC_IntEnable(IVT_INT_TIM4);            // start sampling again
0x18DE	0xF240002E  MOVW	R0, #46
0x18E2	0xF7FFFE7D  BL	_NVIC_IntEnable+0
;main.c, 147 :: 		MPV = getForce();   // sample to break out of stabilization
0x18E6	0xF7FFFB99  BL	_getForce+0
0x18EA	0x4918    LDR	R1, [PC, #96]
0x18EC	0x8008    STRH	R0, [R1, #0]
;main.c, 148 :: 		stabilized = 0;
0x18EE	0x2100    MOVS	R1, #0
0x18F0	0xB209    SXTH	R1, R1
0x18F2	0x4820    LDR	R0, [PC, #128]
0x18F4	0x8001    STRH	R1, [R0, #0]
;main.c, 154 :: 		}
L_main11:
;main.c, 155 :: 		}
L_main8:
;main.c, 156 :: 		}
L_main7:
;main.c, 157 :: 		}
0x18F6	0xE779    B	L_main5
;main.c, 158 :: 		}
L_end_main:
L__main_end_loop:
0x18F8	0xE7FE    B	L__main_end_loop
0x18FA	0xBF00    NOP
0x18FC	0x10004002  	GPIOE_BASE+0
0x1900	0x0C004002  	GPIOD_BASE+0
0x1904	0x02B84242  	GPIOE_ODR+0
0x1908	0x82804241  	GPIOD_ODR+0
0x190C	0x08084247  	RCC_APB1ENR+0
0x1910	0x00004201  	TIM4_CR1+0
0x1914	0x08284000  	TIM4_PSC+0
0x1918	0x082C4000  	TIM4_ARR+0
0x191C	0x01804201  	TIM4_DIER+0
0x1920	0x00D22000  	_PWM_PERIOD+0
0x1924	0x00042000  	?lstr1_main+0
0x1928	0x00102000  	?lstr2_main+0
0x192C	0x00182000  	?lstr3_main+0
0x1930	0x00D42000  	_ToStr+0
0x1934	0x00202000  	?lstr4_main+0
0x1938	0x002A2000  	_setP+0
0x193C	0x002C2000  	?lstr5_main+0
0x1940	0x00392000  	?lstr6_main+0
0x1944	0x1E100000  	__GPIO_MODULE_TIM1_CH1_PE9+0
0x1948	0x00E42000  	_i+0
0x194C	0x00E62000  	_MPV+0
0x1950	0x004A2000  	_sampleFlag+0
0x1954	0x004C2000  	?lstr7_main+0
0x1958	0x00E82000  	_dutyCycle+0
0x195C	0x005F2000  	?lstr8_main+0
0x1960	0x00752000  	?lstr9_main+0
0x1964	0x00832000  	?lstr10_main+0
0x1968	0x008A2000  	?lstr11_main+0
0x196C	0x00932000  	?lstr12_main+0
0x1970	0x00A02000  	?lstr13_main+0
0x1974	0x00B62000  	_stabilized+0
; end of _main
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x15E0	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x15E2	0x2804    CMP	R0, #4
0x15E4	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x15E6	0x4919    LDR	R1, [PC, #100]
0x15E8	0x6809    LDR	R1, [R1, #0]
0x15EA	0xF4413280  ORR	R2, R1, #65536
0x15EE	0x4917    LDR	R1, [PC, #92]
0x15F0	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x15F2	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x15F4	0x2805    CMP	R0, #5
0x15F6	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x15F8	0x4914    LDR	R1, [PC, #80]
0x15FA	0x6809    LDR	R1, [R1, #0]
0x15FC	0xF4413200  ORR	R2, R1, #131072
0x1600	0x4912    LDR	R1, [PC, #72]
0x1602	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x1604	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x1606	0x2806    CMP	R0, #6
0x1608	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x160A	0x4910    LDR	R1, [PC, #64]
0x160C	0x6809    LDR	R1, [R1, #0]
0x160E	0xF4412280  ORR	R2, R1, #262144
0x1612	0x490E    LDR	R1, [PC, #56]
0x1614	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x1616	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x1618	0x280F    CMP	R0, #15
0x161A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x161C	0x490C    LDR	R1, [PC, #48]
0x161E	0x6809    LDR	R1, [R1, #0]
0x1620	0xF0410202  ORR	R2, R1, #2
0x1624	0x490A    LDR	R1, [PC, #40]
0x1626	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x1628	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x162A	0x2810    CMP	R0, #16
0x162C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x162E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x1632	0x0961    LSRS	R1, R4, #5
0x1634	0x008A    LSLS	R2, R1, #2
0x1636	0x4907    LDR	R1, [PC, #28]
0x1638	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x163A	0xF004021F  AND	R2, R4, #31
0x163E	0xF04F0101  MOV	R1, #1
0x1642	0x4091    LSLS	R1, R2
0x1644	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x1646	0xB001    ADD	SP, SP, #4
0x1648	0x4770    BX	LR
0x164A	0xBF00    NOP
0x164C	0xED24E000  	SCB_SHCRS+0
0x1650	0xE010E000  	STK_CTRL+0
0x1654	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_NVIC_IntDisable:
;__Lib_System_4XX.c, 264 :: 		
; ivt start address is: 0 (R0)
0x12B4	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 276 :: 		
0x12B6	0x2804    CMP	R0, #4
0x12B8	0xD107    BNE	L_NVIC_IntDisable18
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 281 :: 		
0x12BA	0x491B    LDR	R1, [PC, #108]
0x12BC	0x680A    LDR	R2, [R1, #0]
0x12BE	0xF46F3180  MVN	R1, #65536
0x12C2	0x400A    ANDS	R2, R1
0x12C4	0x4918    LDR	R1, [PC, #96]
0x12C6	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 282 :: 		
0x12C8	0xE02B    B	L_NVIC_IntDisable19
L_NVIC_IntDisable18:
;__Lib_System_4XX.c, 283 :: 		
; ivt start address is: 0 (R0)
0x12CA	0x2805    CMP	R0, #5
0x12CC	0xD107    BNE	L_NVIC_IntDisable20
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 288 :: 		
0x12CE	0x4916    LDR	R1, [PC, #88]
0x12D0	0x680A    LDR	R2, [R1, #0]
0x12D2	0xF46F3100  MVN	R1, #131072
0x12D6	0x400A    ANDS	R2, R1
0x12D8	0x4913    LDR	R1, [PC, #76]
0x12DA	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 289 :: 		
0x12DC	0xE021    B	L_NVIC_IntDisable21
L_NVIC_IntDisable20:
;__Lib_System_4XX.c, 290 :: 		
; ivt start address is: 0 (R0)
0x12DE	0x2806    CMP	R0, #6
0x12E0	0xD107    BNE	L_NVIC_IntDisable22
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 295 :: 		
0x12E2	0x4911    LDR	R1, [PC, #68]
0x12E4	0x680A    LDR	R2, [R1, #0]
0x12E6	0xF46F2180  MVN	R1, #262144
0x12EA	0x400A    ANDS	R2, R1
0x12EC	0x490E    LDR	R1, [PC, #56]
0x12EE	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 296 :: 		
0x12F0	0xE017    B	L_NVIC_IntDisable23
L_NVIC_IntDisable22:
;__Lib_System_4XX.c, 297 :: 		
; ivt start address is: 0 (R0)
0x12F2	0x280F    CMP	R0, #15
0x12F4	0xD107    BNE	L_NVIC_IntDisable24
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 302 :: 		
0x12F6	0x490D    LDR	R1, [PC, #52]
0x12F8	0x680A    LDR	R2, [R1, #0]
0x12FA	0xF06F0102  MVN	R1, #2
0x12FE	0x400A    ANDS	R2, R1
0x1300	0x490A    LDR	R1, [PC, #40]
0x1302	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 303 :: 		
0x1304	0xE00D    B	L_NVIC_IntDisable25
L_NVIC_IntDisable24:
;__Lib_System_4XX.c, 304 :: 		
; ivt start address is: 0 (R0)
0x1306	0x2810    CMP	R0, #16
0x1308	0xD30B    BCC	L_NVIC_IntDisable26
;__Lib_System_4XX.c, 309 :: 		
0x130A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x130E	0x0961    LSRS	R1, R4, #5
0x1310	0x008A    LSLS	R2, R1, #2
0x1312	0x4907    LDR	R1, [PC, #28]
0x1314	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 310 :: 		
0x1316	0xF004021F  AND	R2, R4, #31
0x131A	0xF04F0101  MOV	R1, #1
0x131E	0x4091    LSLS	R1, R2
0x1320	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 311 :: 		
L_NVIC_IntDisable26:
L_NVIC_IntDisable25:
L_NVIC_IntDisable23:
L_NVIC_IntDisable21:
L_NVIC_IntDisable19:
;__Lib_System_4XX.c, 312 :: 		
L_end_NVIC_IntDisable:
0x1322	0xB001    ADD	SP, SP, #4
0x1324	0x4770    BX	LR
0x1326	0xBF00    NOP
0x1328	0xED24E000  	SCB_SHCRS+0
0x132C	0xE010E000  	STK_CTRL+0
0x1330	0xE180E000  	NVIC_ICER0+0
; end of _NVIC_IntDisable
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x1080	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x1082	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x1086	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x108A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x108E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1090	0xB001    ADD	SP, SP, #4
0x1092	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x1550	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x1552	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x1556	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x155A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x155E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x1560	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x1564	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x1566	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x1568	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x156A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x156E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x1572	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x1574	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x1578	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x157A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x157C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x1580	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x1584	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x1586	0xB001    ADD	SP, SP, #4
0x1588	0x4770    BX	LR
; end of ___FillZeros
_srand:
;__Lib_CStdlib.c, 301 :: 		
; x start address is: 0 (R0)
0x1534	0xB081    SUB	SP, SP, #4
; x end address is: 0 (R0)
; x start address is: 0 (R0)
;__Lib_CStdlib.c, 302 :: 		
0x1536	0x4904    LDR	R1, [PC, #16]
0x1538	0x6008    STR	R0, [R1, #0]
; x end address is: 0 (R0)
;__Lib_CStdlib.c, 303 :: 		
0x153A	0x2201    MOVS	R2, #1
0x153C	0xB212    SXTH	R2, R2
0x153E	0x4903    LDR	R1, [PC, #12]
0x1540	0x800A    STRH	R2, [R1, #0]
;__Lib_CStdlib.c, 304 :: 		
L_end_srand:
0x1542	0xB001    ADD	SP, SP, #4
0x1544	0x4770    BX	LR
0x1546	0xBF00    NOP
0x1548	0x00F02000  	__Lib_CStdlib_randx+0
0x154C	0x00EA2000  	__Lib_CStdlib_randf+0
; end of _srand
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x15A8	0xB081    SUB	SP, SP, #4
0x15AA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x15AE	0x4A04    LDR	R2, [PC, #16]
0x15B0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x15B2	0xF7FFF8D1  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x15B6	0xF8DDE000  LDR	LR, [SP, #0]
0x15BA	0xB001    ADD	SP, SP, #4
0x15BC	0x4770    BX	LR
0x15BE	0xBF00    NOP
0x15C0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0758	0xB084    SUB	SP, SP, #16
0x075A	0xF8CDE000  STR	LR, [SP, #0]
0x075E	0xB28D    UXTH	R5, R1
0x0760	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0762	0x4B86    LDR	R3, [PC, #536]
0x0764	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0768	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x076A	0x4618    MOV	R0, R3
0x076C	0xF7FFFEAC  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0770	0xF1B50FFF  CMP	R5, #255
0x0774	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0776	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0778	0x4B81    LDR	R3, [PC, #516]
0x077A	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x077E	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0780	0x4B80    LDR	R3, [PC, #512]
0x0782	0x429E    CMP	R6, R3
0x0784	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0786	0xF2455355  MOVW	R3, #21845
0x078A	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x078E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0790	0x1D3D    ADDS	R5, R7, #4
0x0792	0x682C    LDR	R4, [R5, #0]
0x0794	0xF06F03FF  MVN	R3, #255
0x0798	0xEA040303  AND	R3, R4, R3, LSL #0
0x079C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x079E	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x07A2	0x682C    LDR	R4, [R5, #0]
0x07A4	0xF64F73FF  MOVW	R3, #65535
0x07A8	0xEA440303  ORR	R3, R4, R3, LSL #0
0x07AC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x07AE	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x07B0	0x2E42    CMP	R6, #66
0x07B2	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x07B4	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x07B6	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x07B8	0xF64F73FF  MOVW	R3, #65535
0x07BC	0x429D    CMP	R5, R3
0x07BE	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x07C0	0x4B70    LDR	R3, [PC, #448]
0x07C2	0x429E    CMP	R6, R3
0x07C4	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x07C6	0xF04F3355  MOV	R3, #1431655765
0x07CA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x07CC	0x1D3C    ADDS	R4, R7, #4
0x07CE	0x2300    MOVS	R3, #0
0x07D0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x07D2	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x07D6	0xF04F33FF  MOV	R3, #-1
0x07DA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x07DC	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x07DE	0x2E42    CMP	R6, #66
0x07E0	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x07E2	0x2300    MOVS	R3, #0
0x07E4	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x07E6	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x07E8	0xF0060301  AND	R3, R6, #1
0x07EC	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x07EE	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x07F0	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x07F2	0xF0060308  AND	R3, R6, #8
0x07F6	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x07F8	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x07FA	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x07FC	0xF0060304  AND	R3, R6, #4
0x0800	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0802	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0804	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x0806	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0808	0xF4062301  AND	R3, R6, #528384
0x080C	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x080E	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0810	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0812	0xF4066300  AND	R3, R6, #2048
0x0816	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0818	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x081A	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x081C	0xF4066380  AND	R3, R6, #1024
0x0820	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0822	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0824	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x0826	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0828	0xF0060320  AND	R3, R6, #32
0x082C	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x082E	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0830	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0832	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0834	0xF4067380  AND	R3, R6, #256
0x0838	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x083A	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x083C	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x083E	0xF0060380  AND	R3, R6, #128
0x0842	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0844	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x0846	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0848	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x084A	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x084E	0x9201    STR	R2, [SP, #4]
0x0850	0xFA1FF985  UXTH	R9, R5
0x0854	0x46B0    MOV	R8, R6
0x0856	0x4606    MOV	R6, R0
0x0858	0x4618    MOV	R0, R3
0x085A	0x460A    MOV	R2, R1
0x085C	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x085E	0xF1BA0F10  CMP	R10, #16
0x0862	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0866	0xF04F0301  MOV	R3, #1
0x086A	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x086E	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0872	0x42A3    CMP	R3, R4
0x0874	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0878	0xEA4F044A  LSL	R4, R10, #1
0x087C	0xF04F0303  MOV	R3, #3
0x0880	0x40A3    LSLS	R3, R4
0x0882	0x43DC    MVN	R4, R3
0x0884	0x683B    LDR	R3, [R7, #0]
0x0886	0x4023    ANDS	R3, R4
0x0888	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x088A	0xEA4F034A  LSL	R3, R10, #1
0x088E	0xFA06F403  LSL	R4, R6, R3
0x0892	0x683B    LDR	R3, [R7, #0]
0x0894	0x4323    ORRS	R3, R4
0x0896	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0898	0xF008030C  AND	R3, R8, #12
0x089C	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x089E	0xF2070508  ADDW	R5, R7, #8
0x08A2	0xEA4F044A  LSL	R4, R10, #1
0x08A6	0xF04F0303  MOV	R3, #3
0x08AA	0x40A3    LSLS	R3, R4
0x08AC	0x43DC    MVN	R4, R3
0x08AE	0x682B    LDR	R3, [R5, #0]
0x08B0	0x4023    ANDS	R3, R4
0x08B2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x08B4	0xF2070508  ADDW	R5, R7, #8
0x08B8	0xEA4F034A  LSL	R3, R10, #1
0x08BC	0xFA02F403  LSL	R4, R2, R3
0x08C0	0x682B    LDR	R3, [R5, #0]
0x08C2	0x4323    ORRS	R3, R4
0x08C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x08C6	0x1D3D    ADDS	R5, R7, #4
0x08C8	0xFA1FF48A  UXTH	R4, R10
0x08CC	0xF04F0301  MOV	R3, #1
0x08D0	0x40A3    LSLS	R3, R4
0x08D2	0x43DC    MVN	R4, R3
0x08D4	0x682B    LDR	R3, [R5, #0]
0x08D6	0x4023    ANDS	R3, R4
0x08D8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x08DA	0x1D3D    ADDS	R5, R7, #4
0x08DC	0xFA1FF48A  UXTH	R4, R10
0x08E0	0xB28B    UXTH	R3, R1
0x08E2	0xFA03F404  LSL	R4, R3, R4
0x08E6	0xB2A4    UXTH	R4, R4
0x08E8	0x682B    LDR	R3, [R5, #0]
0x08EA	0x4323    ORRS	R3, R4
0x08EC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x08EE	0xF207050C  ADDW	R5, R7, #12
0x08F2	0xFA1FF38A  UXTH	R3, R10
0x08F6	0x005C    LSLS	R4, R3, #1
0x08F8	0xB2A4    UXTH	R4, R4
0x08FA	0xF04F0303  MOV	R3, #3
0x08FE	0x40A3    LSLS	R3, R4
0x0900	0x43DC    MVN	R4, R3
0x0902	0x682B    LDR	R3, [R5, #0]
0x0904	0x4023    ANDS	R3, R4
0x0906	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0908	0xF207050C  ADDW	R5, R7, #12
0x090C	0xEA4F034A  LSL	R3, R10, #1
0x0910	0xFA00F403  LSL	R4, R0, R3
0x0914	0x682B    LDR	R3, [R5, #0]
0x0916	0x4323    ORRS	R3, R4
0x0918	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x091A	0xF0080308  AND	R3, R8, #8
0x091E	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0920	0xF4080370  AND	R3, R8, #15728640
0x0924	0x0D1B    LSRS	R3, R3, #20
0x0926	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x092A	0xF1BA0F07  CMP	R10, #7
0x092E	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0930	0xF2070324  ADDW	R3, R7, #36
0x0934	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x0936	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x093A	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x093C	0xF2070320  ADDW	R3, R7, #32
0x0940	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0942	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0944	0x00AC    LSLS	R4, R5, #2
0x0946	0xF04F030F  MOV	R3, #15
0x094A	0x40A3    LSLS	R3, R4
0x094C	0x43DC    MVN	R4, R3
0x094E	0x9B02    LDR	R3, [SP, #8]
0x0950	0x681B    LDR	R3, [R3, #0]
0x0952	0xEA030404  AND	R4, R3, R4, LSL #0
0x0956	0x9B02    LDR	R3, [SP, #8]
0x0958	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x095A	0xF89D400C  LDRB	R4, [SP, #12]
0x095E	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0960	0x409C    LSLS	R4, R3
0x0962	0x9B02    LDR	R3, [SP, #8]
0x0964	0x681B    LDR	R3, [R3, #0]
0x0966	0xEA430404  ORR	R4, R3, R4, LSL #0
0x096A	0x9B02    LDR	R3, [SP, #8]
0x096C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x096E	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0972	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0974	0xF8DDE000  LDR	LR, [SP, #0]
0x0978	0xB004    ADD	SP, SP, #16
0x097A	0x4770    BX	LR
0x097C	0xFC00FFFF  	#-1024
0x0980	0x0000FFFF  	#-65536
0x0984	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x04C8	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x04CA	0x491E    LDR	R1, [PC, #120]
0x04CC	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x04D0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x04D2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x04D4	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x04D6	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x04D8	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x04DA	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x04DC	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x04DE	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x04E0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x04E2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x04E4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x04E6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x04E8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x04EA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x04EC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x04EE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x04F0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x04F2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x04F4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x04F6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x04FA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x04FC	0x4912    LDR	R1, [PC, #72]
0x04FE	0x4288    CMP	R0, R1
0x0500	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x0502	0x4912    LDR	R1, [PC, #72]
0x0504	0x4288    CMP	R0, R1
0x0506	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0508	0x4911    LDR	R1, [PC, #68]
0x050A	0x4288    CMP	R0, R1
0x050C	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x050E	0x4911    LDR	R1, [PC, #68]
0x0510	0x4288    CMP	R0, R1
0x0512	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0514	0x4910    LDR	R1, [PC, #64]
0x0516	0x4288    CMP	R0, R1
0x0518	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x051A	0x4910    LDR	R1, [PC, #64]
0x051C	0x4288    CMP	R0, R1
0x051E	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0520	0x490F    LDR	R1, [PC, #60]
0x0522	0x4288    CMP	R0, R1
0x0524	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0526	0x490F    LDR	R1, [PC, #60]
0x0528	0x4288    CMP	R0, R1
0x052A	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x052C	0x490E    LDR	R1, [PC, #56]
0x052E	0x4288    CMP	R0, R1
0x0530	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0532	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0534	0x490D    LDR	R1, [PC, #52]
0x0536	0x6809    LDR	R1, [R1, #0]
0x0538	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x053C	0x490B    LDR	R1, [PC, #44]
0x053E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0540	0xB001    ADD	SP, SP, #4
0x0542	0x4770    BX	LR
0x0544	0xFC00FFFF  	#-1024
0x0548	0x00004002  	#1073872896
0x054C	0x04004002  	#1073873920
0x0550	0x08004002  	#1073874944
0x0554	0x0C004002  	#1073875968
0x0558	0x10004002  	#1073876992
0x055C	0x14004002  	#1073878016
0x0560	0x18004002  	#1073879040
0x0564	0x1C004002  	#1073880064
0x0568	0x20004002  	#1073881088
0x056C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_PWM_TIM1_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 194 :: 		
; freq_hz start address is: 0 (R0)
0x15C4	0xB081    SUB	SP, SP, #4
0x15C6	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 195 :: 		
0x15CA	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x15CC	0x4803    LDR	R0, [PC, #12]
0x15CE	0xF7FEFFF7  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 196 :: 		
L_end_PWM_TIM1_Init:
0x15D2	0xF8DDE000  LDR	LR, [SP, #0]
0x15D6	0xB001    ADD	SP, SP, #4
0x15D8	0x4770    BX	LR
0x15DA	0xBF00    NOP
0x15DC	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x05C0	0xB081    SUB	SP, SP, #4
0x05C2	0xF8CDE000  STR	LR, [SP, #0]
0x05C6	0x460C    MOV	R4, R1
0x05C8	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x05CA	0xF06F02FF  MVN	R2, #255
0x05CE	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x05D2	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x05D4	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x05D6	0x2301    MOVS	R3, #1
0x05D8	0xB25B    SXTB	R3, R3
0x05DA	0x4A41    LDR	R2, [PC, #260]
0x05DC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x05DE	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x05E0	0x2301    MOVS	R3, #1
0x05E2	0xB25B    SXTB	R3, R3
0x05E4	0x4A3F    LDR	R2, [PC, #252]
0x05E6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x05E8	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x05EA	0x2301    MOVS	R3, #1
0x05EC	0xB25B    SXTB	R3, R3
0x05EE	0x4A3E    LDR	R2, [PC, #248]
0x05F0	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x05F2	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x05F4	0x2301    MOVS	R3, #1
0x05F6	0xB25B    SXTB	R3, R3
0x05F8	0x4A3C    LDR	R2, [PC, #240]
0x05FA	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x05FC	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x05FE	0x2301    MOVS	R3, #1
0x0600	0xB25B    SXTB	R3, R3
0x0602	0x4A3B    LDR	R2, [PC, #236]
0x0604	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x0606	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x0608	0x2301    MOVS	R3, #1
0x060A	0xB25B    SXTB	R3, R3
0x060C	0x4A39    LDR	R2, [PC, #228]
0x060E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x0610	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x0612	0x2301    MOVS	R3, #1
0x0614	0xB25B    SXTB	R3, R3
0x0616	0x4A38    LDR	R2, [PC, #224]
0x0618	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x061A	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x061C	0x2301    MOVS	R3, #1
0x061E	0xB25B    SXTB	R3, R3
0x0620	0x4A36    LDR	R2, [PC, #216]
0x0622	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x0624	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x0626	0x2301    MOVS	R3, #1
0x0628	0xB25B    SXTB	R3, R3
0x062A	0x4A35    LDR	R2, [PC, #212]
0x062C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x062E	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x0630	0x2301    MOVS	R3, #1
0x0632	0xB25B    SXTB	R3, R3
0x0634	0x4A33    LDR	R2, [PC, #204]
0x0636	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x0638	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x063A	0x2301    MOVS	R3, #1
0x063C	0xB25B    SXTB	R3, R3
0x063E	0x4A32    LDR	R2, [PC, #200]
0x0640	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x0642	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x0644	0x2301    MOVS	R3, #1
0x0646	0xB25B    SXTB	R3, R3
0x0648	0x4A30    LDR	R2, [PC, #192]
0x064A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x064C	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x064E	0x4A30    LDR	R2, [PC, #192]
0x0650	0x4290    CMP	R0, R2
0x0652	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x0654	0xF1B04F80  CMP	R0, #1073741824
0x0658	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x065A	0x4A2E    LDR	R2, [PC, #184]
0x065C	0x4290    CMP	R0, R2
0x065E	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x0660	0x4A2D    LDR	R2, [PC, #180]
0x0662	0x4290    CMP	R0, R2
0x0664	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x0666	0x4A2D    LDR	R2, [PC, #180]
0x0668	0x4290    CMP	R0, R2
0x066A	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x066C	0x4A2C    LDR	R2, [PC, #176]
0x066E	0x4290    CMP	R0, R2
0x0670	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x0672	0x4A2C    LDR	R2, [PC, #176]
0x0674	0x4290    CMP	R0, R2
0x0676	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x0678	0x4A2B    LDR	R2, [PC, #172]
0x067A	0x4290    CMP	R0, R2
0x067C	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x067E	0x4A2B    LDR	R2, [PC, #172]
0x0680	0x4290    CMP	R0, R2
0x0682	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x0684	0x4A2A    LDR	R2, [PC, #168]
0x0686	0x4290    CMP	R0, R2
0x0688	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x068A	0x4A2A    LDR	R2, [PC, #168]
0x068C	0x4290    CMP	R0, R2
0x068E	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x0690	0x4A29    LDR	R2, [PC, #164]
0x0692	0x4290    CMP	R0, R2
0x0694	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x0696	0xF7FFFF11  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x069A	0x680B    LDR	R3, [R1, #0]
0x069C	0xF06F0210  MVN	R2, #16
0x06A0	0xEA030202  AND	R2, R3, R2, LSL #0
0x06A4	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x06A6	0xF24032E8  MOVW	R2, #1000
0x06AA	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x06AC	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x06B0	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x06B2	0xF64F72FF  MOVW	R2, #65535
0x06B6	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x06BA	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x06BC	0xF2010328  ADDW	R3, R1, #40
0x06C0	0xB292    UXTH	R2, R2
0x06C2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x06C4	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x06C6	0xFBB0F2F2  UDIV	R2, R0, R2
0x06CA	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x06CC	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x06D0	0xB292    UXTH	R2, R2
0x06D2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x06D4	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x06D6	0xF8DDE000  LDR	LR, [SP, #0]
0x06DA	0xB001    ADD	SP, SP, #4
0x06DC	0x4770    BX	LR
0x06DE	0xBF00    NOP
0x06E0	0x08804247  	RCC_APB2ENR+0
0x06E4	0x08004247  	RCC_APB1ENR+0
0x06E8	0x08044247  	RCC_APB1ENR+0
0x06EC	0x08084247  	RCC_APB1ENR+0
0x06F0	0x080C4247  	RCC_APB1ENR+0
0x06F4	0x08844247  	RCC_APB2ENR+0
0x06F8	0x08C04247  	RCC_APB2ENR+0
0x06FC	0x08C44247  	RCC_APB2ENR+0
0x0700	0x08C84247  	RCC_APB2ENR+0
0x0704	0x08184247  	RCC_APB1ENR+0
0x0708	0x081C4247  	RCC_APB1ENR+0
0x070C	0x08204247  	RCC_APB1ENR+0
0x0710	0x00004001  	#1073807360
0x0714	0x04004000  	#1073742848
0x0718	0x08004000  	#1073743872
0x071C	0x0C004000  	#1073744896
0x0720	0x04004001  	#1073808384
0x0724	0x40004001  	#1073823744
0x0728	0x44004001  	#1073824768
0x072C	0x48004001  	#1073825792
0x0730	0x18004000  	#1073747968
0x0734	0x1C004000  	#1073748992
0x0738	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x04BC	0x4801    LDR	R0, [PC, #4]
0x04BE	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x04C0	0x4770    BX	LR
0x04C2	0xBF00    NOP
0x04C4	0x00F42000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM1_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 198 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x136C	0xB081    SUB	SP, SP, #4
0x136E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 199 :: 		
0x1372	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x1374	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x1376	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x1378	0x4803    LDR	R0, [PC, #12]
0x137A	0xF7FFFCB7  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 200 :: 		
L_end_PWM_TIM1_Set_Duty:
0x137E	0xF8DDE000  LDR	LR, [SP, #0]
0x1382	0xB001    ADD	SP, SP, #4
0x1384	0x4770    BX	LR
0x1386	0xBF00    NOP
0x1388	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0CEC	0xB081    SUB	SP, SP, #4
0x0CEE	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x0CF0	0xF2000420  ADDW	R4, R0, #32
0x0CF4	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x0CF6	0x2D01    CMP	R5, #1
0x0CF8	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x0CFA	0x009C    LSLS	R4, R3, #2
0x0CFC	0xB224    SXTH	R4, R4
0x0CFE	0x1C65    ADDS	R5, R4, #1
0x0D00	0xB22D    SXTH	R5, R5
0x0D02	0xF04F0401  MOV	R4, #1
0x0D06	0x40AC    LSLS	R4, R5
0x0D08	0x4322    ORRS	R2, R4
0x0D0A	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x0D0C	0x009C    LSLS	R4, R3, #2
0x0D0E	0xB224    SXTH	R4, R4
0x0D10	0x1C65    ADDS	R5, R4, #1
0x0D12	0xB22D    SXTH	R5, R5
0x0D14	0xF04F0401  MOV	R4, #1
0x0D18	0x40AC    LSLS	R4, R5
0x0D1A	0x43E4    MVN	R4, R4
0x0D1C	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x0D1E	0xF2000420  ADDW	R4, R0, #32
0x0D22	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x0D24	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x0D28	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x0D2A	0x192C    ADDS	R4, R5, R4
0x0D2C	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x0D2E	0xB001    ADD	SP, SP, #4
0x0D30	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x138C	0xB081    SUB	SP, SP, #4
0x138E	0xF8CDE000  STR	LR, [SP, #0]
0x1392	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x1396	0xF3CB0100  UBFX	R1, R11, #0, #1
0x139A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x139C	0xF2400101  MOVW	R1, #1
0x13A0	0x4853    LDR	R0, [PC, #332]
0x13A2	0xF7FFFCE1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x13A6	0xF3CB0140  UBFX	R1, R11, #1, #1
0x13AA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x13AC	0xF2400102  MOVW	R1, #2
0x13B0	0x484F    LDR	R0, [PC, #316]
0x13B2	0xF7FFFCD9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x13B6	0xF3CB0180  UBFX	R1, R11, #2, #1
0x13BA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x13BC	0xF2400104  MOVW	R1, #4
0x13C0	0x484B    LDR	R0, [PC, #300]
0x13C2	0xF7FFFCD1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x13C6	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x13CA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x13CC	0xF2400108  MOVW	R1, #8
0x13D0	0x4847    LDR	R0, [PC, #284]
0x13D2	0xF7FFFCC9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x13D6	0xF3CB1100  UBFX	R1, R11, #4, #1
0x13DA	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x13DC	0xF2400110  MOVW	R1, #16
0x13E0	0x4843    LDR	R0, [PC, #268]
0x13E2	0xF7FFFCC1  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x13E6	0xF2400140  MOVW	R1, #64
0x13EA	0x4842    LDR	R0, [PC, #264]
0x13EC	0xF7FFFCBC  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x13F0	0xF3CB1140  UBFX	R1, R11, #5, #1
0x13F4	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x13F6	0xF2400120  MOVW	R1, #32
0x13FA	0x483D    LDR	R0, [PC, #244]
0x13FC	0xF7FFFCB4  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x1400	0xF2400180  MOVW	R1, #128
0x1404	0x483B    LDR	R0, [PC, #236]
0x1406	0xF7FFFCAF  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x140A	0xF3CB1180  UBFX	R1, R11, #6, #1
0x140E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x1410	0xF2400140  MOVW	R1, #64
0x1414	0x4836    LDR	R0, [PC, #216]
0x1416	0xF7FFFCA7  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x141A	0xF2401100  MOVW	R1, #256
0x141E	0x4835    LDR	R0, [PC, #212]
0x1420	0xF7FFFCA2  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x1424	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x1428	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x142A	0xF2400180  MOVW	R1, #128
0x142E	0x4830    LDR	R0, [PC, #192]
0x1430	0xF7FFFC9A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x1434	0xF2402100  MOVW	R1, #512
0x1438	0x482E    LDR	R0, [PC, #184]
0x143A	0xF7FFFC95  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x143E	0xF3CB2100  UBFX	R1, R11, #8, #1
0x1442	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x1444	0xF2400101  MOVW	R1, #1
0x1448	0x482B    LDR	R0, [PC, #172]
0x144A	0xF7FFFC8D  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x144E	0xF2404100  MOVW	R1, #1024
0x1452	0x4828    LDR	R0, [PC, #160]
0x1454	0xF7FFFC88  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x1458	0xF3CB2140  UBFX	R1, R11, #9, #1
0x145C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x145E	0xF2400102  MOVW	R1, #2
0x1462	0x4825    LDR	R0, [PC, #148]
0x1464	0xF7FFFC80  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x1468	0xF2400108  MOVW	R1, #8
0x146C	0x4821    LDR	R0, [PC, #132]
0x146E	0xF7FFFC7B  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x1472	0xF3CB2180  UBFX	R1, R11, #10, #1
0x1476	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x1478	0xF2400101  MOVW	R1, #1
0x147C	0x481F    LDR	R0, [PC, #124]
0x147E	0xF7FFFC73  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x1482	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x1486	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x1488	0xF2400102  MOVW	R1, #2
0x148C	0x481B    LDR	R0, [PC, #108]
0x148E	0xF7FFFC6B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x1492	0xF3CB3100  UBFX	R1, R11, #12, #1
0x1496	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x1498	0xF2400104  MOVW	R1, #4
0x149C	0x4817    LDR	R0, [PC, #92]
0x149E	0xF7FFFC63  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x14A2	0xF3CB3140  UBFX	R1, R11, #13, #1
0x14A6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x14A8	0xF2400108  MOVW	R1, #8
0x14AC	0x4813    LDR	R0, [PC, #76]
0x14AE	0xF7FFFC5B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x14B2	0xF3CB3180  UBFX	R1, R11, #14, #1
0x14B6	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x14B8	0xF2400110  MOVW	R1, #16
0x14BC	0x480F    LDR	R0, [PC, #60]
0x14BE	0xF7FFFC53  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x14C2	0xF2400110  MOVW	R1, #16
0x14C6	0x480B    LDR	R0, [PC, #44]
0x14C8	0xF7FFFC4E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x14CC	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x14D0	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x14D2	0xF2400120  MOVW	R1, #32
0x14D6	0x4809    LDR	R0, [PC, #36]
0x14D8	0xF7FFFC46  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x14DC	0xF2400120  MOVW	R1, #32
0x14E0	0x4804    LDR	R0, [PC, #16]
0x14E2	0xF7FFFC41  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x14E6	0xF8DDE000  LDR	LR, [SP, #0]
0x14EA	0xB001    ADD	SP, SP, #4
0x14EC	0x4770    BX	LR
0x14EE	0xBF00    NOP
0x14F0	0x00004002  	GPIOA_BASE+0
0x14F4	0x14004002  	GPIOF_BASE+0
0x14F8	0x04004002  	GPIOB_BASE+0
0x14FC	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0D68	0xB081    SUB	SP, SP, #4
0x0D6A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x0D6E	0xF04F0201  MOV	R2, #1
0x0D72	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0D74	0xF7FFFCF0  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x0D78	0xF8DDE000  LDR	LR, [SP, #0]
0x0D7C	0xB001    ADD	SP, SP, #4
0x0D7E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x1500	0xB081    SUB	SP, SP, #4
0x1502	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x1506	0x4907    LDR	R1, [PC, #28]
0x1508	0x4807    LDR	R0, [PC, #28]
0x150A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x150C	0x2101    MOVS	R1, #1
0x150E	0xB249    SXTB	R1, R1
0x1510	0x4806    LDR	R0, [PC, #24]
0x1512	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x1514	0x4806    LDR	R0, [PC, #24]
0x1516	0xF7FFFC33  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x151A	0xF8DDE000  LDR	LR, [SP, #0]
0x151E	0xB001    ADD	SP, SP, #4
0x1520	0x4770    BX	LR
0x1522	0xBF00    NOP
0x1524	0x073D0000  	_ADC1_Get_Sample+0
0x1528	0x00EC2000  	_ADC_Get_Sample_Ptr+0
0x152C	0x08A04247  	RCC_APB2ENRbits+0
0x1530	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x0D80	0xB086    SUB	SP, SP, #24
0x0D82	0xF8CDE000  STR	LR, [SP, #0]
0x0D86	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x0D88	0xA901    ADD	R1, SP, #4
0x0D8A	0x4608    MOV	R0, R1
0x0D8C	0xF7FFFAB4  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x0D90	0x9A04    LDR	R2, [SP, #16]
0x0D92	0x4939    LDR	R1, [PC, #228]
0x0D94	0x428A    CMP	R2, R1
0x0D96	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x0D98	0x2201    MOVS	R2, #1
0x0D9A	0xB252    SXTB	R2, R2
0x0D9C	0x4937    LDR	R1, [PC, #220]
0x0D9E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x0DA0	0x4937    LDR	R1, [PC, #220]
0x0DA2	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x0DA4	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x0DA6	0x9A04    LDR	R2, [SP, #16]
0x0DA8	0x4936    LDR	R1, [PC, #216]
0x0DAA	0x428A    CMP	R2, R1
0x0DAC	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x0DAE	0x2200    MOVS	R2, #0
0x0DB0	0xB252    SXTB	R2, R2
0x0DB2	0x4932    LDR	R1, [PC, #200]
0x0DB4	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x0DB6	0x2201    MOVS	R2, #1
0x0DB8	0xB252    SXTB	R2, R2
0x0DBA	0x4931    LDR	R1, [PC, #196]
0x0DBC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x0DBE	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x0DC0	0x9A04    LDR	R2, [SP, #16]
0x0DC2	0x4931    LDR	R1, [PC, #196]
0x0DC4	0x428A    CMP	R2, R1
0x0DC6	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x0DC8	0x2201    MOVS	R2, #1
0x0DCA	0xB252    SXTB	R2, R2
0x0DCC	0x492B    LDR	R1, [PC, #172]
0x0DCE	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x0DD0	0x2200    MOVS	R2, #0
0x0DD2	0xB252    SXTB	R2, R2
0x0DD4	0x492A    LDR	R1, [PC, #168]
0x0DD6	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x0DD8	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x0DDA	0x2200    MOVS	R2, #0
0x0DDC	0xB252    SXTB	R2, R2
0x0DDE	0x4927    LDR	R1, [PC, #156]
0x0DE0	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x0DE2	0x4927    LDR	R1, [PC, #156]
0x0DE4	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x0DE6	0x1D23    ADDS	R3, R4, #4
0x0DE8	0x681A    LDR	R2, [R3, #0]
0x0DEA	0x4928    LDR	R1, [PC, #160]
0x0DEC	0xEA020101  AND	R1, R2, R1, LSL #0
0x0DF0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x0DF2	0xF2040308  ADDW	R3, R4, #8
0x0DF6	0x681A    LDR	R2, [R3, #0]
0x0DF8	0x4925    LDR	R1, [PC, #148]
0x0DFA	0xEA020101  AND	R1, R2, R1, LSL #0
0x0DFE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x0E00	0x1D23    ADDS	R3, R4, #4
0x0E02	0x2200    MOVS	R2, #0
0x0E04	0x6819    LDR	R1, [R3, #0]
0x0E06	0xF3622108  BFI	R1, R2, #8, #1
0x0E0A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0E0C	0xF2040308  ADDW	R3, R4, #8
0x0E10	0x2200    MOVS	R2, #0
0x0E12	0x6819    LDR	R1, [R3, #0]
0x0E14	0xF3620141  BFI	R1, R2, #1, #1
0x0E18	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x0E1A	0xF2040308  ADDW	R3, R4, #8
0x0E1E	0x2200    MOVS	R2, #0
0x0E20	0x6819    LDR	R1, [R3, #0]
0x0E22	0xF36221CB  BFI	R1, R2, #11, #1
0x0E26	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x0E28	0xF204032C  ADDW	R3, R4, #44
0x0E2C	0x2200    MOVS	R2, #0
0x0E2E	0x6819    LDR	R1, [R3, #0]
0x0E30	0xF3625114  BFI	R1, R2, #20, #1
0x0E34	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x0E36	0xF204032C  ADDW	R3, R4, #44
0x0E3A	0x2200    MOVS	R2, #0
0x0E3C	0x6819    LDR	R1, [R3, #0]
0x0E3E	0xF3625155  BFI	R1, R2, #21, #1
0x0E42	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x0E44	0xF204032C  ADDW	R3, R4, #44
0x0E48	0x2200    MOVS	R2, #0
0x0E4A	0x6819    LDR	R1, [R3, #0]
0x0E4C	0xF3625196  BFI	R1, R2, #22, #1
0x0E50	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x0E52	0xF204032C  ADDW	R3, R4, #44
0x0E56	0x2200    MOVS	R2, #0
0x0E58	0x6819    LDR	R1, [R3, #0]
0x0E5A	0xF36251D7  BFI	R1, R2, #23, #1
0x0E5E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x0E60	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x0E64	0x2201    MOVS	R2, #1
0x0E66	0x6819    LDR	R1, [R3, #0]
0x0E68	0xF3620100  BFI	R1, R2, #0, #1
0x0E6C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x0E6E	0xF8DDE000  LDR	LR, [SP, #0]
0x0E72	0xB006    ADD	SP, SP, #24
0x0E74	0x4770    BX	LR
0x0E76	0xBF00    NOP
0x0E78	0x95000ABA  	#180000000
0x0E7C	0x60C04224  	ADC_CCR+0
0x0E80	0x60C44224  	ADC_CCR+0
0x0E84	0x0E000727  	#120000000
0x0E88	0x87000393  	#60000000
0x0E8C	0xFEFFFFF0  	#-983297
0x0E90	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x02F8	0xB082    SUB	SP, SP, #8
0x02FA	0xF8CDE000  STR	LR, [SP, #0]
0x02FE	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0300	0x4619    MOV	R1, R3
0x0302	0x9101    STR	R1, [SP, #4]
0x0304	0xF000F8DA  BL	_Get_Fosc_kHz+0
0x0308	0xF24031E8  MOVW	R1, #1000
0x030C	0xFB00F201  MUL	R2, R0, R1
0x0310	0x9901    LDR	R1, [SP, #4]
0x0312	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0314	0x4917    LDR	R1, [PC, #92]
0x0316	0x6809    LDR	R1, [R1, #0]
0x0318	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x031C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x031E	0x4916    LDR	R1, [PC, #88]
0x0320	0x1889    ADDS	R1, R1, R2
0x0322	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0324	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0326	0x1D1A    ADDS	R2, R3, #4
0x0328	0x6819    LDR	R1, [R3, #0]
0x032A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x032C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x032E	0x4911    LDR	R1, [PC, #68]
0x0330	0x6809    LDR	R1, [R1, #0]
0x0332	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x0336	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0338	0x490F    LDR	R1, [PC, #60]
0x033A	0x1889    ADDS	R1, R1, R2
0x033C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x033E	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0340	0xF2030208  ADDW	R2, R3, #8
0x0344	0x1D19    ADDS	R1, R3, #4
0x0346	0x6809    LDR	R1, [R1, #0]
0x0348	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x034A	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x034C	0x4909    LDR	R1, [PC, #36]
0x034E	0x6809    LDR	R1, [R1, #0]
0x0350	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0354	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0356	0x4908    LDR	R1, [PC, #32]
0x0358	0x1889    ADDS	R1, R1, R2
0x035A	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x035C	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x035E	0xF203020C  ADDW	R2, R3, #12
0x0362	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0364	0x6809    LDR	R1, [R1, #0]
0x0366	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0368	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x036A	0xF8DDE000  LDR	LR, [SP, #0]
0x036E	0xB002    ADD	SP, SP, #8
0x0370	0x4770    BX	LR
0x0372	0xBF00    NOP
0x0374	0x38084002  	RCC_CFGR+0
0x0378	0x00C22000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x1280	0xB081    SUB	SP, SP, #4
0x1282	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x1286	0x4A09    LDR	R2, [PC, #36]
0x1288	0xF2400100  MOVW	R1, #0
0x128C	0xB404    PUSH	(R2)
0x128E	0xB402    PUSH	(R1)
0x1290	0xF2400300  MOVW	R3, #0
0x1294	0xF2400200  MOVW	R2, #0
0x1298	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x129A	0x4805    LDR	R0, [PC, #20]
0x129C	0xF7FFFBC8  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x12A0	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x12A2	0xF8DDE000  LDR	LR, [SP, #0]
0x12A6	0xB001    ADD	SP, SP, #4
0x12A8	0x4770    BX	LR
0x12AA	0xBF00    NOP
0x12AC	0x1DA40000  	__GPIO_MODULE_USART1_PA9_10+0
0x12B0	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0A30	0xB08B    SUB	SP, SP, #44
0x0A32	0xF8CDE000  STR	LR, [SP, #0]
0x0A36	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0A38	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0A3C	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x0A3E	0xAC06    ADD	R4, SP, #24
0x0A40	0xF8AD3004  STRH	R3, [SP, #4]
0x0A44	0xF8AD2008  STRH	R2, [SP, #8]
0x0A48	0x9103    STR	R1, [SP, #12]
0x0A4A	0x9004    STR	R0, [SP, #16]
0x0A4C	0x4620    MOV	R0, R4
0x0A4E	0xF7FFFC53  BL	_RCC_GetClocksFrequency+0
0x0A52	0x9804    LDR	R0, [SP, #16]
0x0A54	0x9903    LDR	R1, [SP, #12]
0x0A56	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A5A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x0A5E	0x4C71    LDR	R4, [PC, #452]
0x0A60	0x42A0    CMP	R0, R4
0x0A62	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0A64	0x2501    MOVS	R5, #1
0x0A66	0xB26D    SXTB	R5, R5
0x0A68	0x4C6F    LDR	R4, [PC, #444]
0x0A6A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0A6C	0x4D6F    LDR	R5, [PC, #444]
0x0A6E	0x4C70    LDR	R4, [PC, #448]
0x0A70	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0A72	0x4D70    LDR	R5, [PC, #448]
0x0A74	0x4C70    LDR	R4, [PC, #448]
0x0A76	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0A78	0x4D70    LDR	R5, [PC, #448]
0x0A7A	0x4C71    LDR	R4, [PC, #452]
0x0A7C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0A7E	0x4D71    LDR	R5, [PC, #452]
0x0A80	0x4C71    LDR	R4, [PC, #452]
0x0A82	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0A84	0x9C09    LDR	R4, [SP, #36]
0x0A86	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0A88	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0A8A	0x4C70    LDR	R4, [PC, #448]
0x0A8C	0x42A0    CMP	R0, R4
0x0A8E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0A90	0x2501    MOVS	R5, #1
0x0A92	0xB26D    SXTB	R5, R5
0x0A94	0x4C6E    LDR	R4, [PC, #440]
0x0A96	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0A98	0x4D6E    LDR	R5, [PC, #440]
0x0A9A	0x4C65    LDR	R4, [PC, #404]
0x0A9C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0A9E	0x4D6E    LDR	R5, [PC, #440]
0x0AA0	0x4C65    LDR	R4, [PC, #404]
0x0AA2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0AA4	0x4D6D    LDR	R5, [PC, #436]
0x0AA6	0x4C66    LDR	R4, [PC, #408]
0x0AA8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0AAA	0x4D6D    LDR	R5, [PC, #436]
0x0AAC	0x4C66    LDR	R4, [PC, #408]
0x0AAE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0AB0	0x9C08    LDR	R4, [SP, #32]
0x0AB2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0AB4	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x0AB6	0x4C6B    LDR	R4, [PC, #428]
0x0AB8	0x42A0    CMP	R0, R4
0x0ABA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0ABC	0x2501    MOVS	R5, #1
0x0ABE	0xB26D    SXTB	R5, R5
0x0AC0	0x4C69    LDR	R4, [PC, #420]
0x0AC2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x0AC4	0x4D69    LDR	R5, [PC, #420]
0x0AC6	0x4C5A    LDR	R4, [PC, #360]
0x0AC8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x0ACA	0x4D69    LDR	R5, [PC, #420]
0x0ACC	0x4C5A    LDR	R4, [PC, #360]
0x0ACE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x0AD0	0x4D68    LDR	R5, [PC, #416]
0x0AD2	0x4C5B    LDR	R4, [PC, #364]
0x0AD4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x0AD6	0x4D68    LDR	R5, [PC, #416]
0x0AD8	0x4C5B    LDR	R4, [PC, #364]
0x0ADA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x0ADC	0x9C08    LDR	R4, [SP, #32]
0x0ADE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x0AE0	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x0AE2	0x4C66    LDR	R4, [PC, #408]
0x0AE4	0x42A0    CMP	R0, R4
0x0AE6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x0AE8	0x2501    MOVS	R5, #1
0x0AEA	0xB26D    SXTB	R5, R5
0x0AEC	0x4C64    LDR	R4, [PC, #400]
0x0AEE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x0AF0	0x4D64    LDR	R5, [PC, #400]
0x0AF2	0x4C4F    LDR	R4, [PC, #316]
0x0AF4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0AF6	0x4D64    LDR	R5, [PC, #400]
0x0AF8	0x4C4F    LDR	R4, [PC, #316]
0x0AFA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x0AFC	0x4D63    LDR	R5, [PC, #396]
0x0AFE	0x4C50    LDR	R4, [PC, #320]
0x0B00	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0B02	0x4D63    LDR	R5, [PC, #396]
0x0B04	0x4C50    LDR	R4, [PC, #320]
0x0B06	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0B08	0x9C08    LDR	R4, [SP, #32]
0x0B0A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0B0C	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x0B0E	0x4C61    LDR	R4, [PC, #388]
0x0B10	0x42A0    CMP	R0, R4
0x0B12	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0B14	0x2501    MOVS	R5, #1
0x0B16	0xB26D    SXTB	R5, R5
0x0B18	0x4C5F    LDR	R4, [PC, #380]
0x0B1A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0B1C	0x4D5F    LDR	R5, [PC, #380]
0x0B1E	0x4C44    LDR	R4, [PC, #272]
0x0B20	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0B22	0x4D5F    LDR	R5, [PC, #380]
0x0B24	0x4C44    LDR	R4, [PC, #272]
0x0B26	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0B28	0x4D5E    LDR	R5, [PC, #376]
0x0B2A	0x4C45    LDR	R4, [PC, #276]
0x0B2C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0B2E	0x4D5E    LDR	R5, [PC, #376]
0x0B30	0x4C45    LDR	R4, [PC, #276]
0x0B32	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0B34	0x9C08    LDR	R4, [SP, #32]
0x0B36	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0B38	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0B3A	0x4C5C    LDR	R4, [PC, #368]
0x0B3C	0x42A0    CMP	R0, R4
0x0B3E	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0B40	0x2501    MOVS	R5, #1
0x0B42	0xB26D    SXTB	R5, R5
0x0B44	0x4C5A    LDR	R4, [PC, #360]
0x0B46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0B48	0x4D5A    LDR	R5, [PC, #360]
0x0B4A	0x4C39    LDR	R4, [PC, #228]
0x0B4C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0B4E	0x4D5A    LDR	R5, [PC, #360]
0x0B50	0x4C39    LDR	R4, [PC, #228]
0x0B52	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0B54	0x4D59    LDR	R5, [PC, #356]
0x0B56	0x4C3A    LDR	R4, [PC, #232]
0x0B58	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0B5A	0x4D59    LDR	R5, [PC, #356]
0x0B5C	0x4C3A    LDR	R4, [PC, #232]
0x0B5E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0B60	0x9C09    LDR	R4, [SP, #36]
0x0B62	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0B64	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0B68	0xF8AD2008  STRH	R2, [SP, #8]
0x0B6C	0x9103    STR	R1, [SP, #12]
0x0B6E	0x9004    STR	R0, [SP, #16]
0x0B70	0x4630    MOV	R0, R6
0x0B72	0xF7FFFC03  BL	_GPIO_Alternate_Function_Enable+0
0x0B76	0x9804    LDR	R0, [SP, #16]
0x0B78	0x9903    LDR	R1, [SP, #12]
0x0B7A	0xF8BD2008  LDRH	R2, [SP, #8]
0x0B7E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0B82	0xF2000510  ADDW	R5, R0, #16
0x0B86	0x2400    MOVS	R4, #0
0x0B88	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0B8A	0xF2000510  ADDW	R5, R0, #16
0x0B8E	0x682C    LDR	R4, [R5, #0]
0x0B90	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0B92	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0B94	0xF200050C  ADDW	R5, R0, #12
0x0B98	0x2400    MOVS	R4, #0
0x0B9A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0B9C	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0B9E	0xF4426280  ORR	R2, R2, #1024
0x0BA2	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0BA4	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0BA6	0xF200050C  ADDW	R5, R0, #12
0x0BAA	0x682C    LDR	R4, [R5, #0]
0x0BAC	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0BAE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0BB0	0xF200060C  ADDW	R6, R0, #12
0x0BB4	0x2501    MOVS	R5, #1
0x0BB6	0x6834    LDR	R4, [R6, #0]
0x0BB8	0xF365344D  BFI	R4, R5, #13, #1
0x0BBC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0BBE	0xF200060C  ADDW	R6, R0, #12
0x0BC2	0x2501    MOVS	R5, #1
0x0BC4	0x6834    LDR	R4, [R6, #0]
0x0BC6	0xF36504C3  BFI	R4, R5, #3, #1
0x0BCA	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0BCC	0xF200060C  ADDW	R6, R0, #12
0x0BD0	0x2501    MOVS	R5, #1
0x0BD2	0x6834    LDR	R4, [R6, #0]
0x0BD4	0xF3650482  BFI	R4, R5, #2, #1
0x0BD8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0BDA	0xF2000514  ADDW	R5, R0, #20
0x0BDE	0x2400    MOVS	R4, #0
0x0BE0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0BE2	0x9D05    LDR	R5, [SP, #20]
0x0BE4	0x2419    MOVS	R4, #25
0x0BE6	0x4365    MULS	R5, R4, R5
0x0BE8	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0BEA	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0BEE	0x2464    MOVS	R4, #100
0x0BF0	0xFBB7F4F4  UDIV	R4, R7, R4
0x0BF4	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0BF6	0x0935    LSRS	R5, R6, #4
0x0BF8	0x2464    MOVS	R4, #100
0x0BFA	0x436C    MULS	R4, R5, R4
0x0BFC	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0BFE	0x0124    LSLS	R4, R4, #4
0x0C00	0xF2040532  ADDW	R5, R4, #50
0x0C04	0x2464    MOVS	R4, #100
0x0C06	0xFBB5F4F4  UDIV	R4, R5, R4
0x0C0A	0xF004040F  AND	R4, R4, #15
0x0C0E	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0C12	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0C16	0xB2A4    UXTH	R4, R4
0x0C18	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0C1A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C1E	0xB00B    ADD	SP, SP, #44
0x0C20	0x4770    BX	LR
0x0C22	0xBF00    NOP
0x0C24	0x10004001  	USART1_SR+0
0x0C28	0x08904247  	RCC_APB2ENR+0
0x0C2C	0x02C10000  	_UART1_Write+0
0x0C30	0x00FC2000  	_UART_Wr_Ptr+0
0x0C34	0xFFFFFFFF  	_UART1_Read+0
0x0C38	0x01002000  	_UART_Rd_Ptr+0
0x0C3C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0C40	0x01042000  	_UART_Rdy_Ptr+0
0x0C44	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0C48	0x01082000  	_UART_Tx_Idle_Ptr+0
0x0C4C	0x44004000  	USART2_SR+0
0x0C50	0x08444247  	RCC_APB1ENR+0
0x0C54	0x02DD0000  	_UART2_Write+0
0x0C58	0xFFFFFFFF  	_UART2_Read+0
0x0C5C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0C60	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0C64	0x48004000  	USART3_SR+0
0x0C68	0x08484247  	RCC_APB1ENR+0
0x0C6C	0x03C50000  	_UART3_Write+0
0x0C70	0xFFFFFFFF  	_UART3_Read+0
0x0C74	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0C78	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0C7C	0x4C004000  	UART4_SR+0
0x0C80	0x084C4247  	RCC_APB1ENR+0
0x0C84	0x04850000  	_UART4_Write+0
0x0C88	0xFFFFFFFF  	_UART4_Read+0
0x0C8C	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0C90	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0C94	0x50004000  	UART5_SR+0
0x0C98	0x08504247  	RCC_APB1ENR+0
0x0C9C	0x04A10000  	_UART5_Write+0
0x0CA0	0xFFFFFFFF  	_UART5_Read+0
0x0CA4	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0CA8	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0CAC	0x14004001  	USART6_SR+0
0x0CB0	0x08944247  	RCC_APB2ENR+0
0x0CB4	0x03E10000  	_UART6_Write+0
0x0CB8	0xFFFFFFFF  	_UART6_Read+0
0x0CBC	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0CC0	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x037C	0xB083    SUB	SP, SP, #12
0x037E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0382	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0384	0x00A1    LSLS	R1, R4, #2
0x0386	0x1841    ADDS	R1, R0, R1
0x0388	0x6809    LDR	R1, [R1, #0]
0x038A	0xF1B13FFF  CMP	R1, #-1
0x038E	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0390	0xF2000134  ADDW	R1, R0, #52
0x0394	0x00A3    LSLS	R3, R4, #2
0x0396	0x18C9    ADDS	R1, R1, R3
0x0398	0x6809    LDR	R1, [R1, #0]
0x039A	0x460A    MOV	R2, R1
0x039C	0x18C1    ADDS	R1, R0, R3
0x039E	0x6809    LDR	R1, [R1, #0]
0x03A0	0x9001    STR	R0, [SP, #4]
0x03A2	0xF8AD4008  STRH	R4, [SP, #8]
0x03A6	0x4608    MOV	R0, R1
0x03A8	0x4611    MOV	R1, R2
0x03AA	0xF7FFFEED  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x03AE	0xF8BD4008  LDRH	R4, [SP, #8]
0x03B2	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x03B4	0x1C64    ADDS	R4, R4, #1
0x03B6	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x03B8	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x03BA	0xF8DDE000  LDR	LR, [SP, #0]
0x03BE	0xB003    ADD	SP, SP, #12
0x03C0	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0188	0xB083    SUB	SP, SP, #12
0x018A	0xF8CDE000  STR	LR, [SP, #0]
0x018E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0190	0xF00403FF  AND	R3, R4, #255
0x0194	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0196	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0198	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x019C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x019E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01A0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01A4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01A6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01A8	0x4A2D    LDR	R2, [PC, #180]
0x01AA	0x9202    STR	R2, [SP, #8]
0x01AC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01AE	0x4A2D    LDR	R2, [PC, #180]
0x01B0	0x9202    STR	R2, [SP, #8]
0x01B2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01B4	0x4A2C    LDR	R2, [PC, #176]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01BA	0x4A2C    LDR	R2, [PC, #176]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01C0	0x4A2B    LDR	R2, [PC, #172]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01C6	0x4A2B    LDR	R2, [PC, #172]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01CC	0x4A2A    LDR	R2, [PC, #168]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01D2	0x4A2A    LDR	R2, [PC, #168]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01D8	0x4A29    LDR	R2, [PC, #164]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01DE	0x2800    CMP	R0, #0
0x01E0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01E2	0x2801    CMP	R0, #1
0x01E4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01E6	0x2802    CMP	R0, #2
0x01E8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01EA	0x2803    CMP	R0, #3
0x01EC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01EE	0x2804    CMP	R0, #4
0x01F0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01F2	0x2805    CMP	R0, #5
0x01F4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x01F6	0x2806    CMP	R0, #6
0x01F8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x01FA	0x2807    CMP	R0, #7
0x01FC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x01FE	0x2808    CMP	R0, #8
0x0200	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0202	0x2201    MOVS	R2, #1
0x0204	0xB212    SXTH	R2, R2
0x0206	0xFA02F20C  LSL	R2, R2, R12
0x020A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x020E	0x9802    LDR	R0, [SP, #8]
0x0210	0x460A    MOV	R2, R1
0x0212	0xF8BD1004  LDRH	R1, [SP, #4]
0x0216	0xF000FA9F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x021A	0x9A02    LDR	R2, [SP, #8]
0x021C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0220	0xF1BC0F07  CMP	R12, #7
0x0224	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0226	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0228	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x022A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x022E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0230	0x9101    STR	R1, [SP, #4]
0x0232	0x4601    MOV	R1, R0
0x0234	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0236	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0238	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x023A	0x0083    LSLS	R3, R0, #2
0x023C	0xF04F020F  MOV	R2, #15
0x0240	0x409A    LSLS	R2, R3
0x0242	0x43D3    MVN	R3, R2
0x0244	0x680A    LDR	R2, [R1, #0]
0x0246	0x401A    ANDS	R2, R3
0x0248	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x024A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x024C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0250	0x680A    LDR	R2, [R1, #0]
0x0252	0x431A    ORRS	R2, R3
0x0254	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0256	0xF8DDE000  LDR	LR, [SP, #0]
0x025A	0xB003    ADD	SP, SP, #12
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x00004002  	#1073872896
0x0264	0x04004002  	#1073873920
0x0268	0x08004002  	#1073874944
0x026C	0x0C004002  	#1073875968
0x0270	0x10004002  	#1073876992
0x0274	0x14004002  	#1073878016
0x0278	0x18004002  	#1073879040
0x027C	0x1C004002  	#1073880064
0x0280	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_UART_Write_Text:
;__Lib_UART_123_45_6.c, 476 :: 		
; uart_text start address is: 0 (R0)
0x1334	0xB083    SUB	SP, SP, #12
0x1336	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 477 :: 		
; counter start address is: 8 (R2)
0x133A	0x2200    MOVS	R2, #0
;__Lib_UART_123_45_6.c, 479 :: 		
0x133C	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x133E	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x1340	0xB2D9    UXTB	R1, R3
;__Lib_UART_123_45_6.c, 480 :: 		
L_UART_Write_Text27:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x1342	0xB171    CBZ	R1, L_UART_Write_Text28
; uart_text end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 481 :: 		
; uart_text start address is: 0 (R0)
0x1344	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x1346	0xF88D2008  STRB	R2, [SP, #8]
0x134A	0xB2C8    UXTB	R0, R1
0x134C	0xF7FFFB64  BL	_UART_Write+0
0x1350	0xF89D2008  LDRB	R2, [SP, #8]
0x1354	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123_45_6.c, 482 :: 		
0x1356	0x1C51    ADDS	R1, R2, #1
0x1358	0xB2C9    UXTB	R1, R1
0x135A	0xB2CA    UXTB	R2, R1
;__Lib_UART_123_45_6.c, 483 :: 		
0x135C	0x1841    ADDS	R1, R0, R1
0x135E	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 484 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x1360	0xE7EF    B	L_UART_Write_Text27
L_UART_Write_Text28:
;__Lib_UART_123_45_6.c, 485 :: 		
L_end_UART_Write_Text:
0x1362	0xF8DDE000  LDR	LR, [SP, #0]
0x1366	0xB003    ADD	SP, SP, #12
0x1368	0x4770    BX	LR
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART_123_45_6.c, 472 :: 		
; _data start address is: 0 (R0)
0x0A18	0xB081    SUB	SP, SP, #4
0x0A1A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 473 :: 		
; _data end address is: 0 (R0)
0x0A1E	0x4C03    LDR	R4, [PC, #12]
0x0A20	0x6824    LDR	R4, [R4, #0]
0x0A22	0x47A0    BLX	R4
;__Lib_UART_123_45_6.c, 474 :: 		
L_end_UART_Write:
0x0A24	0xF8DDE000  LDR	LR, [SP, #0]
0x0A28	0xB001    ADD	SP, SP, #4
0x0A2A	0x4770    BX	LR
0x0A2C	0x00FC2000  	_UART_Wr_Ptr+0
; end of _UART_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x02C0	0xB081    SUB	SP, SP, #4
0x02C2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x02C6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x02C8	0x4803    LDR	R0, [PC, #12]
0x02CA	0xF7FFFFDB  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x02CE	0xF8DDE000  LDR	LR, [SP, #0]
0x02D2	0xB001    ADD	SP, SP, #4
0x02D4	0x4770    BX	LR
0x02D6	0xBF00    NOP
0x02D8	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0284	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0286	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x028A	0x4601    MOV	R1, R0
0x028C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0290	0x680B    LDR	R3, [R1, #0]
0x0292	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0296	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0298	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x029A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x029C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x029E	0xB001    ADD	SP, SP, #4
0x02A0	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x02DC	0xB081    SUB	SP, SP, #4
0x02DE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x02E2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x02E4	0x4803    LDR	R0, [PC, #12]
0x02E6	0xF7FFFFCD  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x02EA	0xF8DDE000  LDR	LR, [SP, #0]
0x02EE	0xB001    ADD	SP, SP, #4
0x02F0	0x4770    BX	LR
0x02F2	0xBF00    NOP
0x02F4	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x03C4	0xB081    SUB	SP, SP, #4
0x03C6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x03CA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x03CC	0x4803    LDR	R0, [PC, #12]
0x03CE	0xF7FFFF59  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x03D2	0xF8DDE000  LDR	LR, [SP, #0]
0x03D6	0xB001    ADD	SP, SP, #4
0x03D8	0x4770    BX	LR
0x03DA	0xBF00    NOP
0x03DC	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x0484	0xB081    SUB	SP, SP, #4
0x0486	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x048A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x048C	0x4803    LDR	R0, [PC, #12]
0x048E	0xF7FFFEF9  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x0492	0xF8DDE000  LDR	LR, [SP, #0]
0x0496	0xB001    ADD	SP, SP, #4
0x0498	0x4770    BX	LR
0x049A	0xBF00    NOP
0x049C	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x04A0	0xB081    SUB	SP, SP, #4
0x04A2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x04A6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x04A8	0x4803    LDR	R0, [PC, #12]
0x04AA	0xF7FFFEEB  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x04AE	0xF8DDE000  LDR	LR, [SP, #0]
0x04B2	0xB001    ADD	SP, SP, #4
0x04B4	0x4770    BX	LR
0x04B6	0xBF00    NOP
0x04B8	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x03E0	0xB081    SUB	SP, SP, #4
0x03E2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x03E6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x03E8	0x4803    LDR	R0, [PC, #12]
0x03EA	0xF7FFFF4B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x03EE	0xF8DDE000  LDR	LR, [SP, #0]
0x03F2	0xB001    ADD	SP, SP, #4
0x03F4	0x4770    BX	LR
0x03F6	0xBF00    NOP
0x03F8	0x14004001  	USART6_SR+0
; end of _UART6_Write
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x158C	0xB081    SUB	SP, SP, #4
0x158E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x1592	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1594	0x4803    LDR	R0, [PC, #12]
0x1596	0xF7FFFBCD  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x159A	0xF8DDE000  LDR	LR, [SP, #0]
0x159E	0xB001    ADD	SP, SP, #4
0x15A0	0x4770    BX	LR
0x15A2	0xBF00    NOP
0x15A4	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0D34	0xB081    SUB	SP, SP, #4
0x0D36	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x0D3A	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0D3C	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0D3E	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0D40	0x4605    MOV	R5, R0
0x0D42	0xB2D8    UXTB	R0, R3
0x0D44	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0D46	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0D48	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0D4A	0x4628    MOV	R0, R5
0x0D4C	0xF7FFFA9A  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x0D50	0x1C72    ADDS	R2, R6, #1
0x0D52	0xB2D2    UXTB	R2, R2
0x0D54	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x0D56	0x18A2    ADDS	R2, R4, R2
0x0D58	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0D5A	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0D5C	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x0D5E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D62	0xB001    ADD	SP, SP, #4
0x0D64	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x1094	0xB083    SUB	SP, SP, #12
0x1096	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x109A	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x109C	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x109E	0x2300    MOVS	R3, #0
0x10A0	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x10A2	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x10A6	0x9902    LDR	R1, [SP, #8]
0x10A8	0xF1B13FFF  CMP	R1, #-1
0x10AC	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x10AE	0x4970    LDR	R1, [PC, #448]
0x10B0	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x10B2	0xF7FFFE07  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x10B6	0x2003    MOVS	R0, #3
0x10B8	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x10BA	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x10BC	0xA902    ADD	R1, SP, #8
0x10BE	0x1CC9    ADDS	R1, R1, #3
0x10C0	0x7809    LDRB	R1, [R1, #0]
0x10C2	0xF0010180  AND	R1, R1, #128
0x10C6	0xB2C9    UXTB	R1, R1
0x10C8	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x10CA	0xA902    ADD	R1, SP, #8
0x10CC	0x1CCA    ADDS	R2, R1, #3
0x10CE	0x7811    LDRB	R1, [R2, #0]
0x10D0	0xF0810180  EOR	R1, R1, #128
0x10D4	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x10D6	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x10D8	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x10DA	0x212D    MOVS	R1, #45
0x10DC	0x7021    STRB	R1, [R4, #0]
0x10DE	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x10E0	0xB2D7    UXTB	R7, R2
0x10E2	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x10E4	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x10E6	0x4626    MOV	R6, R4
0x10E8	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x10EA	0x9902    LDR	R1, [SP, #8]
0x10EC	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x10EE	0x4961    LDR	R1, [PC, #388]
0x10F0	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x10F2	0xF7FFFDE7  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x10F6	0x2000    MOVS	R0, #0
0x10F8	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x10FA	0x9902    LDR	R1, [SP, #8]
0x10FC	0xF1B14FFF  CMP	R1, #2139095040
0x1100	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x1102	0x495D    LDR	R1, [PC, #372]
0x1104	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x1106	0xF7FFFDDD  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x110A	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x110C	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x110E	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x1112	0xB2C3    UXTB	R3, R0
0x1114	0x4634    MOV	R4, R6
0x1116	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x111A	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x111E	0xEEB70A00  VMOV.F32	S0, #1
0x1122	0xEEF40AC0  VCMPE.F32	S1, S0
0x1126	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x112A	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x112C	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1130	0xEEB20A04  VMOV.F32	S0, #10
0x1134	0xEE200A80  VMUL.F32	S0, S1, S0
0x1138	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x113C	0x1E40    SUBS	R0, R0, #1
0x113E	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x1140	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x1142	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1146	0xEEB20A04  VMOV.F32	S0, #10
0x114A	0xEEF40AC0  VCMPE.F32	S1, S0
0x114E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1152	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x1154	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1158	0x4948    LDR	R1, [PC, #288]
0x115A	0xEE001A10  VMOV	S0, R1
0x115E	0xEE200A80  VMUL.F32	S0, S1, S0
0x1162	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x1166	0x1C40    ADDS	R0, R0, #1
0x1168	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x116A	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x116C	0x9902    LDR	R1, [SP, #8]
0x116E	0x0049    LSLS	R1, R1, #1
0x1170	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x1172	0xA902    ADD	R1, SP, #8
0x1174	0x1CC9    ADDS	R1, R1, #3
0x1176	0x7809    LDRB	R1, [R1, #0]
0x1178	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x117A	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x117C	0xA902    ADD	R1, SP, #8
0x117E	0x1CCA    ADDS	R2, R1, #3
0x1180	0x2101    MOVS	R1, #1
0x1182	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x1184	0x9902    LDR	R1, [SP, #8]
0x1186	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x1188	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x118A	0xA902    ADD	R1, SP, #8
0x118C	0x1CC9    ADDS	R1, R1, #3
0x118E	0x7809    LDRB	R1, [R1, #0]
0x1190	0x3130    ADDS	R1, #48
0x1192	0x7021    STRB	R1, [R4, #0]
0x1194	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x1196	0x2801    CMP	R0, #1
0x1198	0xDB03    BLT	L__FloatToStr178
0x119A	0x2806    CMP	R0, #6
0x119C	0xDC01    BGT	L__FloatToStr177
0x119E	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x11A0	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x11A2	0x212E    MOVS	R1, #46
0x11A4	0x7011    STRB	R1, [R2, #0]
0x11A6	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x11A8	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x11AA	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x11AC	0xB244    SXTB	R4, R0
0x11AE	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x11B0	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x11B2	0xA902    ADD	R1, SP, #8
0x11B4	0x1CCA    ADDS	R2, R1, #3
0x11B6	0x2100    MOVS	R1, #0
0x11B8	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x11BA	0x9902    LDR	R1, [SP, #8]
0x11BC	0x008A    LSLS	R2, R1, #2
0x11BE	0x9902    LDR	R1, [SP, #8]
0x11C0	0x1889    ADDS	R1, R1, R2
0x11C2	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x11C4	0x9902    LDR	R1, [SP, #8]
0x11C6	0x0049    LSLS	R1, R1, #1
0x11C8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x11CA	0xA902    ADD	R1, SP, #8
0x11CC	0x1CC9    ADDS	R1, R1, #3
0x11CE	0x7809    LDRB	R1, [R1, #0]
0x11D0	0x3130    ADDS	R1, #48
0x11D2	0x7029    STRB	R1, [R5, #0]
0x11D4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x11D6	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x11D8	0x1E61    SUBS	R1, R4, #1
0x11DA	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x11DC	0xB24A    SXTB	R2, R1
0x11DE	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x11E0	0x212E    MOVS	R1, #46
0x11E2	0x7029    STRB	R1, [R5, #0]
0x11E4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x11E6	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x11E8	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x11EA	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x11EC	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x11EE	0xB2CB    UXTB	R3, R1
0x11F0	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x11F2	0x1E40    SUBS	R0, R0, #1
0x11F4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x11F6	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x11F8	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x11FA	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x11FC	0x1E51    SUBS	R1, R2, #1
0x11FE	0x7809    LDRB	R1, [R1, #0]
0x1200	0x2930    CMP	R1, #48
0x1202	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x1204	0x1E52    SUBS	R2, R2, #1
0x1206	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x1208	0x1E51    SUBS	R1, R2, #1
0x120A	0x7809    LDRB	R1, [R1, #0]
0x120C	0x292E    CMP	R1, #46
0x120E	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x1210	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x1212	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x1214	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x1216	0x2165    MOVS	R1, #101
0x1218	0x7011    STRB	R1, [R2, #0]
0x121A	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x121C	0x2800    CMP	R0, #0
0x121E	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x1220	0x212D    MOVS	R1, #45
0x1222	0x7011    STRB	R1, [R2, #0]
0x1224	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x1226	0x4241    RSBS	R1, R0, #0
0x1228	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x122A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x122C	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x122E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x1230	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x1232	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x1234	0x2909    CMP	R1, #9
0x1236	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x1238	0x210A    MOVS	R1, #10
0x123A	0xFBB0F1F1  UDIV	R1, R0, R1
0x123E	0xB2C9    UXTB	R1, R1
0x1240	0x3130    ADDS	R1, #48
0x1242	0x7011    STRB	R1, [R2, #0]
0x1244	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x1246	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x1248	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x124A	0x220A    MOVS	R2, #10
0x124C	0xFBB0F1F2  UDIV	R1, R0, R2
0x1250	0xFB020111  MLS	R1, R2, R1, R0
0x1254	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x1256	0x3130    ADDS	R1, #48
0x1258	0x7019    STRB	R1, [R3, #0]
0x125A	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x125C	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x125E	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x1260	0x2100    MOVS	R1, #0
0x1262	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x1264	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x1266	0xF8DDE000  LDR	LR, [SP, #0]
0x126A	0xB003    ADD	SP, SP, #12
0x126C	0x4770    BX	LR
0x126E	0xBF00    NOP
0x1270	0x00B82000  	?lstr1___Lib_Conversions+0
0x1274	0x00BC2000  	?lstr2___Lib_Conversions+0
0x1278	0x00BE2000  	?lstr3___Lib_Conversions+0
0x127C	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0CC4	0xB081    SUB	SP, SP, #4
0x0CC6	0x9100    STR	R1, [SP, #0]
0x0CC8	0x4601    MOV	R1, R0
0x0CCA	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x0CCC	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x0CCE	0x461C    MOV	R4, R3
0x0CD0	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0CD2	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0CD4	0x4603    MOV	R3, R0
0x0CD6	0x1C42    ADDS	R2, R0, #1
0x0CD8	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x0CDA	0x781A    LDRB	R2, [R3, #0]
0x0CDC	0x7022    STRB	R2, [R4, #0]
0x0CDE	0x7822    LDRB	R2, [R4, #0]
0x0CE0	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x0CE2	0x462B    MOV	R3, R5
0x0CE4	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0CE6	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0CE8	0xB001    ADD	SP, SP, #4
0x0CEA	0x4770    BX	LR
; end of _strcpy
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0EA4	0xB081    SUB	SP, SP, #4
0x0EA6	0xF8CDE000  STR	LR, [SP, #0]
0x0EAA	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x0EAC	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x0EAE	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x0EB0	0x2800    CMP	R0, #0
0x0EB2	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x0EB4	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x0EB6	0x4240    RSBS	R0, R0, #0
0x0EB8	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x0EBA	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x0EBC	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x0EBE	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x0EC0	0xB298    UXTH	R0, R3
0x0EC2	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x0EC4	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x0EC6	0xF7FFFB53  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x0ECA	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x0ECC	0x4634    MOV	R4, R6
0x0ECE	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x0ED0	0x2900    CMP	R1, #0
0x0ED2	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x0ED4	0x1863    ADDS	R3, R4, R1
0x0ED6	0x1E4A    SUBS	R2, R1, #1
0x0ED8	0xB292    UXTH	R2, R2
0x0EDA	0x18A2    ADDS	R2, R4, R2
0x0EDC	0x7812    LDRB	R2, [R2, #0]
0x0EDE	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x0EE0	0x1E49    SUBS	R1, R1, #1
0x0EE2	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x0EE4	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x0EE6	0x2220    MOVS	R2, #32
0x0EE8	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x0EEA	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x0EEC	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x0EEE	0xB281    UXTH	R1, R0
0x0EF0	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x0EF2	0x1842    ADDS	R2, R0, R1
0x0EF4	0x7812    LDRB	R2, [R2, #0]
0x0EF6	0x2A20    CMP	R2, #32
0x0EF8	0xD102    BNE	L_IntToStr42
0x0EFA	0x1C49    ADDS	R1, R1, #1
0x0EFC	0xB289    UXTH	R1, R1
0x0EFE	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x0F00	0x1E4A    SUBS	R2, R1, #1
0x0F02	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x0F04	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x0F06	0x222D    MOVS	R2, #45
0x0F08	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x0F0A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F0E	0xB001    ADD	SP, SP, #4
0x0F10	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0570	0xB081    SUB	SP, SP, #4
0x0572	0x460A    MOV	R2, R1
0x0574	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0576	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0578	0xB28D    UXTH	R5, R1
0x057A	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x057C	0x2805    CMP	R0, #5
0x057E	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0580	0x180B    ADDS	R3, R1, R0
0x0582	0x2220    MOVS	R2, #32
0x0584	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0586	0x1C40    ADDS	R0, R0, #1
0x0588	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x058A	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x058C	0x180B    ADDS	R3, R1, R0
0x058E	0x2200    MOVS	R2, #0
0x0590	0x701A    STRB	R2, [R3, #0]
0x0592	0x1E40    SUBS	R0, R0, #1
0x0594	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0596	0x180C    ADDS	R4, R1, R0
0x0598	0x230A    MOVS	R3, #10
0x059A	0xFBB5F2F3  UDIV	R2, R5, R3
0x059E	0xFB035212  MLS	R2, R3, R2, R5
0x05A2	0xB292    UXTH	R2, R2
0x05A4	0x3230    ADDS	R2, #48
0x05A6	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x05A8	0x220A    MOVS	R2, #10
0x05AA	0xFBB5F2F2  UDIV	R2, R5, R2
0x05AE	0xB292    UXTH	R2, R2
0x05B0	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x05B2	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x05B4	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x05B6	0x1E40    SUBS	R0, R0, #1
0x05B8	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x05BA	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x05BC	0xB001    ADD	SP, SP, #4
0x05BE	0x4770    BX	LR
; end of _WordToStr
_PWM_TIM1_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 202 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0F14	0xB081    SUB	SP, SP, #4
0x0F16	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 203 :: 		
0x0F1A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0F1C	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0F1E	0x4803    LDR	R0, [PC, #12]
0x0F20	0xF7FFFD32  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 204 :: 		
L_end_PWM_TIM1_Start:
0x0F24	0xF8DDE000  LDR	LR, [SP, #0]
0x0F28	0xB001    ADD	SP, SP, #4
0x0F2A	0x4770    BX	LR
0x0F2C	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0988	0xB083    SUB	SP, SP, #12
0x098A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x098E	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x0992	0x9002    STR	R0, [SP, #8]
0x0994	0x4610    MOV	R0, R2
0x0996	0xF7FFFCF1  BL	_GPIO_Alternate_Function_Enable+0
0x099A	0x9802    LDR	R0, [SP, #8]
0x099C	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x09A0	0xF2000320  ADDW	R3, R0, #32
0x09A4	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x09A6	0x008C    LSLS	R4, R1, #2
0x09A8	0xB224    SXTH	R4, R4
0x09AA	0xF04F0301  MOV	R3, #1
0x09AE	0x40A3    LSLS	R3, R4
0x09B0	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x09B2	0xF2000320  ADDW	R3, R0, #32
0x09B6	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x09B8	0xF2000444  ADDW	R4, R0, #68
0x09BC	0x6823    LDR	R3, [R4, #0]
0x09BE	0xF4434300  ORR	R3, R3, #32768
0x09C2	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x09C4	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x09C8	0x2901    CMP	R1, #1
0x09CA	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x09CC	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x09CE	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x09D0	0x084B    LSRS	R3, R1, #1
0x09D2	0xB2DB    UXTB	R3, R3
0x09D4	0x005B    LSLS	R3, R3, #1
0x09D6	0xB21B    SXTH	R3, R3
0x09D8	0x428B    CMP	R3, R1
0x09DA	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x09DC	0x6814    LDR	R4, [R2, #0]
0x09DE	0xF46F53D8  MVN	R3, #6912
0x09E2	0xEA040303  AND	R3, R4, R3, LSL #0
0x09E6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x09E8	0x6813    LDR	R3, [R2, #0]
0x09EA	0xF44343C0  ORR	R3, R3, #24576
0x09EE	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x09F0	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x09F2	0x6814    LDR	R4, [R2, #0]
0x09F4	0xF06F031B  MVN	R3, #27
0x09F8	0xEA040303  AND	R3, R4, R3, LSL #0
0x09FC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x09FE	0x6813    LDR	R3, [R2, #0]
0x0A00	0xF0430360  ORR	R3, R3, #96
0x0A04	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x0A06	0x6803    LDR	R3, [R0, #0]
0x0A08	0xF0430301  ORR	R3, R3, #1
0x0A0C	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x0A0E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A12	0xB003    ADD	SP, SP, #12
0x0A14	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_getForce:
;main.c, 181 :: 		int getForce()
0x101C	0xB081    SUB	SP, SP, #4
0x101E	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 186 :: 		measure = ADC1_Get_Sample(0);         // read analog value from channel 0
0x1022	0x2000    MOVS	R0, #0
0x1024	0xF7FFFB8A  BL	_ADC1_Get_Sample+0
;main.c, 187 :: 		averageForceReading = (((averageForceReading * 4) + measure) / 5);
0x1028	0x4912    LDR	R1, [PC, #72]
0x102A	0xED510A00  VLDR.32	S1, [R1, #0]
0x102E	0xEEB10A00  VMOV.F32	S0, #4
0x1032	0xEE600A80  VMUL.F32	S1, S1, S0
0x1036	0xEE000A10  VMOV	S0, R0
0x103A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x103E	0xEE700A80  VADD.F32	S1, S1, S0
0x1042	0xEEB10A04  VMOV.F32	S0, #5
0x1046	0xEEC00A80  VDIV.F32	S1, S1, S0
0x104A	0xED410A00  VSTR.32	S1, [R1, #0]
;main.c, 189 :: 		return (int)(averageForceReading*100/(3700-350));       //Converts read value to value between 0 and 100
0x104E	0x480A    LDR	R0, [PC, #40]
0x1050	0xEE000A10  VMOV	S0, R0
0x1054	0xEE600A80  VMUL.F32	S1, S1, S0
0x1058	0x4808    LDR	R0, [PC, #32]
0x105A	0xEE000A10  VMOV	S0, R0
0x105E	0xEE800A80  VDIV.F32	S0, S1, S0
0x1062	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1066	0xEE100A10  VMOV	R0, S0
0x106A	0xB200    SXTH	R0, R0
;main.c, 190 :: 		}
L_end_getForce:
0x106C	0xF8DDE000  LDR	LR, [SP, #0]
0x1070	0xB001    ADD	SP, SP, #4
0x1072	0x4770    BX	LR
0x1074	0x00002000  	_averageForceReading+0
0x1078	0x000042C8  	#1120403456
0x107C	0x60004551  	#1162960896
; end of _getForce
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x073C	0xB081    SUB	SP, SP, #4
0x073E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x0742	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0744	0x4803    LDR	R0, [PC, #12]
0x0746	0xF7FFFE59  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x074A	0xF8DDE000  LDR	LR, [SP, #0]
0x074E	0xB001    ADD	SP, SP, #4
0x0750	0x4770    BX	LR
0x0752	0xBF00    NOP
0x0754	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x03FC	0xB081    SUB	SP, SP, #4
0x03FE	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x0402	0xF2000434  ADDW	R4, R0, #52
0x0406	0x090A    LSRS	R2, R1, #4
0x0408	0xB292    UXTH	R2, R2
0x040A	0xB293    UXTH	R3, R2
0x040C	0x6822    LDR	R2, [R4, #0]
0x040E	0xF3631204  BFI	R2, R3, #4, #1
0x0412	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x0414	0xF2000434  ADDW	R4, R0, #52
0x0418	0x08CA    LSRS	R2, R1, #3
0x041A	0xB292    UXTH	R2, R2
0x041C	0xB293    UXTH	R3, R2
0x041E	0x6822    LDR	R2, [R4, #0]
0x0420	0xF36302C3  BFI	R2, R3, #3, #1
0x0424	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x0426	0xF2000434  ADDW	R4, R0, #52
0x042A	0x088A    LSRS	R2, R1, #2
0x042C	0xB292    UXTH	R2, R2
0x042E	0xB293    UXTH	R3, R2
0x0430	0x6822    LDR	R2, [R4, #0]
0x0432	0xF3630282  BFI	R2, R3, #2, #1
0x0436	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x0438	0xF2000434  ADDW	R4, R0, #52
0x043C	0x084A    LSRS	R2, R1, #1
0x043E	0xB292    UXTH	R2, R2
0x0440	0xB293    UXTH	R3, R2
0x0442	0x6822    LDR	R2, [R4, #0]
0x0444	0xF3630241  BFI	R2, R3, #1, #1
0x0448	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x044A	0xF2000434  ADDW	R4, R0, #52
0x044E	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0450	0x6822    LDR	R2, [R4, #0]
0x0452	0xF3630200  BFI	R2, R3, #0, #1
0x0456	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x0458	0xF2000408  ADDW	R4, R0, #8
0x045C	0x2301    MOVS	R3, #1
0x045E	0x6822    LDR	R2, [R4, #0]
0x0460	0xF363729E  BFI	R2, R3, #30, #1
0x0464	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x0466	0xF7FFFF1F  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x046A	0x6803    LDR	R3, [R0, #0]
0x046C	0xF3C30240  UBFX	R2, R3, #1, #1
0x0470	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x0472	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x0474	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0478	0x6812    LDR	R2, [R2, #0]
0x047A	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x047C	0xF8DDE000  LDR	LR, [SP, #0]
0x0480	0xB001    ADD	SP, SP, #4
0x0482	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x02A8	0xF2400736  MOVW	R7, #54
0x02AC	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x02B0	0x1E7F    SUBS	R7, R7, #1
0x02B2	0xD1FD    BNE	L_Delay_1us0
0x02B4	0xBF00    NOP
0x02B6	0xBF00    NOP
0x02B8	0xBF00    NOP
0x02BA	0xBF00    NOP
0x02BC	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x02BE	0x4770    BX	LR
; end of _Delay_1us
_Pcontrol:
;main.c, 161 :: 		unsigned int Pcontrol(int setP, int MPV)   // must return duty cycle which is an int
; MPV start address is: 4 (R1)
; setP start address is: 0 (R0)
0x0FA8	0xB081    SUB	SP, SP, #4
0x0FAA	0xF8CDE000  STR	LR, [SP, #0]
0x0FAE	0xB204    SXTH	R4, R0
0x0FB0	0xB20D    SXTH	R5, R1
; MPV end address is: 4 (R1)
; setP end address is: 0 (R0)
; setP start address is: 16 (R4)
; MPV start address is: 20 (R5)
;main.c, 163 :: 		if((setP-MPV) < 0)
0x0FB2	0x1B62    SUB	R2, R4, R5
0x0FB4	0xB212    SXTH	R2, R2
0x0FB6	0x2A00    CMP	R2, #0
0x0FB8	0xDA04    BGE	L_Pcontrol12
;main.c, 164 :: 		motorDirection = EXTEND; // handle direction change
0x0FBA	0x2300    MOVS	R3, #0
0x0FBC	0xB25B    SXTB	R3, R3
0x0FBE	0x4A16    LDR	R2, [PC, #88]
0x0FC0	0x6013    STR	R3, [R2, #0]
0x0FC2	0xE003    B	L_Pcontrol13
L_Pcontrol12:
;main.c, 166 :: 		motorDirection = CONTRACT;
0x0FC4	0x2301    MOVS	R3, #1
0x0FC6	0xB25B    SXTB	R3, R3
0x0FC8	0x4A13    LDR	R2, [PC, #76]
0x0FCA	0x6013    STR	R3, [R2, #0]
L_Pcontrol13:
;main.c, 168 :: 		if(abs(setP-MPV) > 60)
0x0FCC	0x1B62    SUB	R2, R4, R5
0x0FCE	0xB210    SXTH	R0, R2
0x0FD0	0xF7FFFF60  BL	_abs+0
0x0FD4	0x283C    CMP	R0, #60
0x0FD6	0xDD01    BLE	L_Pcontrol14
; setP end address is: 16 (R4)
; MPV end address is: 20 (R5)
;main.c, 169 :: 		return 100;       // cap duty cycle
0x0FD8	0x2064    MOVS	R0, #100
0x0FDA	0xE019    B	L_end_Pcontrol
L_Pcontrol14:
;main.c, 170 :: 		else if(abs(setP-MPV) >= 10)
; MPV start address is: 20 (R5)
; setP start address is: 16 (R4)
0x0FDC	0x1B62    SUB	R2, R4, R5
0x0FDE	0xB210    SXTH	R0, R2
0x0FE0	0xF7FFFF58  BL	_abs+0
0x0FE4	0x280A    CMP	R0, #10
0x0FE6	0xDB12    BLT	L_Pcontrol16
;main.c, 171 :: 		return (unsigned int)(K*abs(setP - MPV));
0x0FE8	0x1B62    SUB	R2, R4, R5
; setP end address is: 16 (R4)
; MPV end address is: 20 (R5)
0x0FEA	0xB210    SXTH	R0, R2
0x0FEC	0xF7FFFF52  BL	_abs+0
0x0FF0	0xEE000A90  VMOV	S1, R0
0x0FF4	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x0FF8	0xEEB10A04  VMOV.F32	S0, #5
0x0FFC	0xEE200A20  VMUL.F32	S0, S0, S1
0x1000	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1004	0xEE102A10  VMOV	R2, S0
0x1008	0xB292    UXTH	R2, R2
0x100A	0xB290    UXTH	R0, R2
0x100C	0xE000    B	L_end_Pcontrol
L_Pcontrol16:
;main.c, 173 :: 		return 0;         // boost duty cycle
0x100E	0x2000    MOVS	R0, #0
;main.c, 174 :: 		}
L_end_Pcontrol:
0x1010	0xF8DDE000  LDR	LR, [SP, #0]
0x1014	0xB001    ADD	SP, SP, #4
0x1016	0x4770    BX	LR
0x1018	0x02B84242  	GPIOE_ODR+0
; end of _Pcontrol
_abs:
;__Lib_CStdlib.c, 37 :: 		
; a start address is: 0 (R0)
0x0E94	0xB081    SUB	SP, SP, #4
; a end address is: 0 (R0)
; a start address is: 0 (R0)
;__Lib_CStdlib.c, 38 :: 		
0x0E96	0x2800    CMP	R0, #0
0x0E98	0xDA02    BGE	L_abs0
;__Lib_CStdlib.c, 39 :: 		
0x0E9A	0x4241    RSBS	R1, R0, #0
; a end address is: 0 (R0)
0x0E9C	0xB208    SXTH	R0, R1
0x0E9E	0xE7FF    B	L_end_abs
L_abs0:
;__Lib_CStdlib.c, 40 :: 		
; a start address is: 0 (R0)
; a end address is: 0 (R0)
;__Lib_CStdlib.c, 41 :: 		
L_end_abs:
0x0EA0	0xB001    ADD	SP, SP, #4
0x0EA2	0x4770    BX	LR
; end of _abs
_moveFinger:
;main.c, 176 :: 		void moveFinger(unsigned int dutyCycle)
; dutyCycle start address is: 0 (R0)
0x0F30	0xB081    SUB	SP, SP, #4
0x0F32	0xF8CDE000  STR	LR, [SP, #0]
; dutyCycle end address is: 0 (R0)
; dutyCycle start address is: 0 (R0)
;main.c, 178 :: 		PWM_TIM1_Set_Duty((dutyCycle*(PWM_PERIOD/100)), _PWM_NON_INVERTED, _PWM_CHANNEL1);       // set new duty cycle
0x0F36	0x4908    LDR	R1, [PC, #32]
0x0F38	0x880A    LDRH	R2, [R1, #0]
0x0F3A	0x2164    MOVS	R1, #100
0x0F3C	0xFBB2F1F1  UDIV	R1, R2, R1
0x0F40	0xB289    UXTH	R1, R1
0x0F42	0x4341    MULS	R1, R0, R1
; dutyCycle end address is: 0 (R0)
0x0F44	0x2200    MOVS	R2, #0
0x0F46	0xB288    UXTH	R0, R1
0x0F48	0x2100    MOVS	R1, #0
0x0F4A	0xF000FA0F  BL	_PWM_TIM1_Set_Duty+0
;main.c, 179 :: 		}
L_end_moveFinger:
0x0F4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F52	0xB001    ADD	SP, SP, #4
0x0F54	0x4770    BX	LR
0x0F56	0xBF00    NOP
0x0F58	0x00D22000  	_PWM_PERIOD+0
; end of _moveFinger
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1978	0xB082    SUB	SP, SP, #8
0x197A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x197E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1980	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x1982	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1984	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1986	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1988	0x2803    CMP	R0, #3
0x198A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x198E	0x4893    LDR	R0, [PC, #588]
0x1990	0x4281    CMP	R1, R0
0x1992	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x1994	0x4892    LDR	R0, [PC, #584]
0x1996	0x6800    LDR	R0, [R0, #0]
0x1998	0xF0400105  ORR	R1, R0, #5
0x199C	0x4890    LDR	R0, [PC, #576]
0x199E	0x6001    STR	R1, [R0, #0]
0x19A0	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19A2	0x4890    LDR	R0, [PC, #576]
0x19A4	0x4281    CMP	R1, R0
0x19A6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x19A8	0x488D    LDR	R0, [PC, #564]
0x19AA	0x6800    LDR	R0, [R0, #0]
0x19AC	0xF0400104  ORR	R1, R0, #4
0x19B0	0x488B    LDR	R0, [PC, #556]
0x19B2	0x6001    STR	R1, [R0, #0]
0x19B4	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19B6	0x488C    LDR	R0, [PC, #560]
0x19B8	0x4281    CMP	R1, R0
0x19BA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x19BC	0x4888    LDR	R0, [PC, #544]
0x19BE	0x6800    LDR	R0, [R0, #0]
0x19C0	0xF0400103  ORR	R1, R0, #3
0x19C4	0x4886    LDR	R0, [PC, #536]
0x19C6	0x6001    STR	R1, [R0, #0]
0x19C8	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19CA	0xF64E2060  MOVW	R0, #60000
0x19CE	0x4281    CMP	R1, R0
0x19D0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x19D2	0x4883    LDR	R0, [PC, #524]
0x19D4	0x6800    LDR	R0, [R0, #0]
0x19D6	0xF0400102  ORR	R1, R0, #2
0x19DA	0x4881    LDR	R0, [PC, #516]
0x19DC	0x6001    STR	R1, [R0, #0]
0x19DE	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x19E0	0xF2475030  MOVW	R0, #30000
0x19E4	0x4281    CMP	R1, R0
0x19E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x19E8	0x487D    LDR	R0, [PC, #500]
0x19EA	0x6800    LDR	R0, [R0, #0]
0x19EC	0xF0400101  ORR	R1, R0, #1
0x19F0	0x487B    LDR	R0, [PC, #492]
0x19F2	0x6001    STR	R1, [R0, #0]
0x19F4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x19F6	0x487A    LDR	R0, [PC, #488]
0x19F8	0x6801    LDR	R1, [R0, #0]
0x19FA	0xF06F0007  MVN	R0, #7
0x19FE	0x4001    ANDS	R1, R0
0x1A00	0x4877    LDR	R0, [PC, #476]
0x1A02	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x1A04	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1A06	0x2802    CMP	R0, #2
0x1A08	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1A0C	0x4877    LDR	R0, [PC, #476]
0x1A0E	0x4281    CMP	R1, R0
0x1A10	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x1A12	0x4873    LDR	R0, [PC, #460]
0x1A14	0x6800    LDR	R0, [R0, #0]
0x1A16	0xF0400106  ORR	R1, R0, #6
0x1A1A	0x4871    LDR	R0, [PC, #452]
0x1A1C	0x6001    STR	R1, [R0, #0]
0x1A1E	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A20	0x4870    LDR	R0, [PC, #448]
0x1A22	0x4281    CMP	R1, R0
0x1A24	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x1A26	0x486E    LDR	R0, [PC, #440]
0x1A28	0x6800    LDR	R0, [R0, #0]
0x1A2A	0xF0400105  ORR	R1, R0, #5
0x1A2E	0x486C    LDR	R0, [PC, #432]
0x1A30	0x6001    STR	R1, [R0, #0]
0x1A32	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A34	0x486E    LDR	R0, [PC, #440]
0x1A36	0x4281    CMP	R1, R0
0x1A38	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x1A3A	0x4869    LDR	R0, [PC, #420]
0x1A3C	0x6800    LDR	R0, [R0, #0]
0x1A3E	0xF0400104  ORR	R1, R0, #4
0x1A42	0x4867    LDR	R0, [PC, #412]
0x1A44	0x6001    STR	R1, [R0, #0]
0x1A46	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A48	0x486A    LDR	R0, [PC, #424]
0x1A4A	0x4281    CMP	R1, R0
0x1A4C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1A4E	0x4864    LDR	R0, [PC, #400]
0x1A50	0x6800    LDR	R0, [R0, #0]
0x1A52	0xF0400103  ORR	R1, R0, #3
0x1A56	0x4862    LDR	R0, [PC, #392]
0x1A58	0x6001    STR	R1, [R0, #0]
0x1A5A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A5C	0xF64B3080  MOVW	R0, #48000
0x1A60	0x4281    CMP	R1, R0
0x1A62	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x1A64	0x485E    LDR	R0, [PC, #376]
0x1A66	0x6800    LDR	R0, [R0, #0]
0x1A68	0xF0400102  ORR	R1, R0, #2
0x1A6C	0x485C    LDR	R0, [PC, #368]
0x1A6E	0x6001    STR	R1, [R0, #0]
0x1A70	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1A72	0xF64550C0  MOVW	R0, #24000
0x1A76	0x4281    CMP	R1, R0
0x1A78	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x1A7A	0x4859    LDR	R0, [PC, #356]
0x1A7C	0x6800    LDR	R0, [R0, #0]
0x1A7E	0xF0400101  ORR	R1, R0, #1
0x1A82	0x4857    LDR	R0, [PC, #348]
0x1A84	0x6001    STR	R1, [R0, #0]
0x1A86	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1A88	0x4855    LDR	R0, [PC, #340]
0x1A8A	0x6801    LDR	R1, [R0, #0]
0x1A8C	0xF06F0007  MVN	R0, #7
0x1A90	0x4001    ANDS	R1, R0
0x1A92	0x4853    LDR	R0, [PC, #332]
0x1A94	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x1A96	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1A98	0x2801    CMP	R0, #1
0x1A9A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x1A9E	0x4851    LDR	R0, [PC, #324]
0x1AA0	0x4281    CMP	R1, R0
0x1AA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x1AA4	0x484E    LDR	R0, [PC, #312]
0x1AA6	0x6800    LDR	R0, [R0, #0]
0x1AA8	0xF0400107  ORR	R1, R0, #7
0x1AAC	0x484C    LDR	R0, [PC, #304]
0x1AAE	0x6001    STR	R1, [R0, #0]
0x1AB0	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AB2	0x4851    LDR	R0, [PC, #324]
0x1AB4	0x4281    CMP	R1, R0
0x1AB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1AB8	0x4849    LDR	R0, [PC, #292]
0x1ABA	0x6800    LDR	R0, [R0, #0]
0x1ABC	0xF0400106  ORR	R1, R0, #6
0x1AC0	0x4847    LDR	R0, [PC, #284]
0x1AC2	0x6001    STR	R1, [R0, #0]
0x1AC4	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AC6	0x4848    LDR	R0, [PC, #288]
0x1AC8	0x4281    CMP	R1, R0
0x1ACA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1ACC	0x4844    LDR	R0, [PC, #272]
0x1ACE	0x6800    LDR	R0, [R0, #0]
0x1AD0	0xF0400105  ORR	R1, R0, #5
0x1AD4	0x4842    LDR	R0, [PC, #264]
0x1AD6	0x6001    STR	R1, [R0, #0]
0x1AD8	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1ADA	0x4846    LDR	R0, [PC, #280]
0x1ADC	0x4281    CMP	R1, R0
0x1ADE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1AE0	0x483F    LDR	R0, [PC, #252]
0x1AE2	0x6800    LDR	R0, [R0, #0]
0x1AE4	0xF0400104  ORR	R1, R0, #4
0x1AE8	0x483D    LDR	R0, [PC, #244]
0x1AEA	0x6001    STR	R1, [R0, #0]
0x1AEC	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1AEE	0xF24D20F0  MOVW	R0, #54000
0x1AF2	0x4281    CMP	R1, R0
0x1AF4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x1AF6	0x483A    LDR	R0, [PC, #232]
0x1AF8	0x6800    LDR	R0, [R0, #0]
0x1AFA	0xF0400103  ORR	R1, R0, #3
0x1AFE	0x4838    LDR	R0, [PC, #224]
0x1B00	0x6001    STR	R1, [R0, #0]
0x1B02	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B04	0xF64840A0  MOVW	R0, #36000
0x1B08	0x4281    CMP	R1, R0
0x1B0A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1B0C	0x4834    LDR	R0, [PC, #208]
0x1B0E	0x6800    LDR	R0, [R0, #0]
0x1B10	0xF0400102  ORR	R1, R0, #2
0x1B14	0x4832    LDR	R0, [PC, #200]
0x1B16	0x6001    STR	R1, [R0, #0]
0x1B18	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B1A	0xF2446050  MOVW	R0, #18000
0x1B1E	0x4281    CMP	R1, R0
0x1B20	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x1B22	0x482F    LDR	R0, [PC, #188]
0x1B24	0x6800    LDR	R0, [R0, #0]
0x1B26	0xF0400101  ORR	R1, R0, #1
0x1B2A	0x482D    LDR	R0, [PC, #180]
0x1B2C	0x6001    STR	R1, [R0, #0]
0x1B2E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x1B30	0x482B    LDR	R0, [PC, #172]
0x1B32	0x6801    LDR	R1, [R0, #0]
0x1B34	0xF06F0007  MVN	R0, #7
0x1B38	0x4001    ANDS	R1, R0
0x1B3A	0x4829    LDR	R0, [PC, #164]
0x1B3C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x1B3E	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1B40	0x2800    CMP	R0, #0
0x1B42	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x1B46	0x482D    LDR	R0, [PC, #180]
0x1B48	0x4281    CMP	R1, R0
0x1B4A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1B4C	0x4824    LDR	R0, [PC, #144]
0x1B4E	0x6800    LDR	R0, [R0, #0]
0x1B50	0xF0400107  ORR	R1, R0, #7
0x1B54	0x4822    LDR	R0, [PC, #136]
0x1B56	0x6001    STR	R1, [R0, #0]
0x1B58	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B5A	0x4825    LDR	R0, [PC, #148]
0x1B5C	0x4281    CMP	R1, R0
0x1B5E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1B60	0x481F    LDR	R0, [PC, #124]
0x1B62	0x6800    LDR	R0, [R0, #0]
0x1B64	0xF0400106  ORR	R1, R0, #6
0x1B68	0x481D    LDR	R0, [PC, #116]
0x1B6A	0x6001    STR	R1, [R0, #0]
0x1B6C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B6E	0x4824    LDR	R0, [PC, #144]
0x1B70	0x4281    CMP	R1, R0
0x1B72	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1B74	0x481A    LDR	R0, [PC, #104]
0x1B76	0x6800    LDR	R0, [R0, #0]
0x1B78	0xF0400105  ORR	R1, R0, #5
0x1B7C	0x4818    LDR	R0, [PC, #96]
0x1B7E	0x6001    STR	R1, [R0, #0]
0x1B80	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B82	0xF5B14F7A  CMP	R1, #64000
0x1B86	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1B88	0x4815    LDR	R0, [PC, #84]
0x1B8A	0x6800    LDR	R0, [R0, #0]
0x1B8C	0xF0400104  ORR	R1, R0, #4
0x1B90	0x4813    LDR	R0, [PC, #76]
0x1B92	0x6001    STR	R1, [R0, #0]
0x1B94	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1B96	0xF64B3080  MOVW	R0, #48000
0x1B9A	0x4281    CMP	R1, R0
0x1B9C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1B9E	0x4810    LDR	R0, [PC, #64]
0x1BA0	0x6800    LDR	R0, [R0, #0]
0x1BA2	0xF0400103  ORR	R1, R0, #3
0x1BA6	0x480E    LDR	R0, [PC, #56]
0x1BA8	0x6001    STR	R1, [R0, #0]
0x1BAA	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1BAC	0xF5B14FFA  CMP	R1, #32000
0x1BB0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x1BB2	0x480B    LDR	R0, [PC, #44]
0x1BB4	0x6800    LDR	R0, [R0, #0]
0x1BB6	0xF0400102  ORR	R1, R0, #2
0x1BBA	0x4809    LDR	R0, [PC, #36]
0x1BBC	0x6001    STR	R1, [R0, #0]
0x1BBE	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1BC0	0xF5B15F7A  CMP	R1, #16000
0x1BC4	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1BC6	0xE01D    B	#58
0x1BC8	0x00800101  	#16842880
0x1BCC	0x54190440  	#71324697
0x1BD0	0x00023D60  	#1029701634
0x1BD4	0x00030000  	#3
0x1BD8	0x90400002  	#168000
0x1BDC	0x49F00002  	#150000
0x1BE0	0x3C004002  	FLASH_ACR+0
0x1BE4	0xD4C00001  	#120000
0x1BE8	0x5F900001  	#90000
0x1BEC	0x32800002  	#144000
0x1BF0	0x77000001  	#96000
0x1BF4	0x19400001  	#72000
0x1BF8	0xA5E00001  	#108000
0x1BFC	0xB5800001  	#112000
0x1C00	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1C04	0x482D    LDR	R0, [PC, #180]
0x1C06	0x6800    LDR	R0, [R0, #0]
0x1C08	0xF0400101  ORR	R1, R0, #1
0x1C0C	0x482B    LDR	R0, [PC, #172]
0x1C0E	0x6001    STR	R1, [R0, #0]
0x1C10	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x1C12	0x482A    LDR	R0, [PC, #168]
0x1C14	0x6801    LDR	R1, [R0, #0]
0x1C16	0xF06F0007  MVN	R0, #7
0x1C1A	0x4001    ANDS	R1, R0
0x1C1C	0x4827    LDR	R0, [PC, #156]
0x1C1E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1C20	0x2101    MOVS	R1, #1
0x1C22	0xB249    SXTB	R1, R1
0x1C24	0x4826    LDR	R0, [PC, #152]
0x1C26	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1C28	0x4826    LDR	R0, [PC, #152]
0x1C2A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1C2C	0xF7FFF996  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1C30	0x4825    LDR	R0, [PC, #148]
0x1C32	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x1C34	0x4825    LDR	R0, [PC, #148]
0x1C36	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1C38	0x4825    LDR	R0, [PC, #148]
0x1C3A	0xEA020100  AND	R1, R2, R0, LSL #0
0x1C3E	0x4825    LDR	R0, [PC, #148]
0x1C40	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x1C42	0xF0020001  AND	R0, R2, #1
0x1C46	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1C48	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1C4A	0x4822    LDR	R0, [PC, #136]
0x1C4C	0x6800    LDR	R0, [R0, #0]
0x1C4E	0xF0000002  AND	R0, R0, #2
0x1C52	0x2800    CMP	R0, #0
0x1C54	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x1C56	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1C58	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1C5A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1C5C	0xF4023080  AND	R0, R2, #65536
0x1C60	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1C62	0x481C    LDR	R0, [PC, #112]
0x1C64	0x6800    LDR	R0, [R0, #0]
0x1C66	0xF4003000  AND	R0, R0, #131072
0x1C6A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1C6C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1C6E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1C70	0x460A    MOV	R2, R1
0x1C72	0x9901    LDR	R1, [SP, #4]
0x1C74	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1C76	0x9101    STR	R1, [SP, #4]
0x1C78	0x4611    MOV	R1, R2
0x1C7A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1C7C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1C80	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x1C82	0x4814    LDR	R0, [PC, #80]
0x1C84	0x6800    LDR	R0, [R0, #0]
0x1C86	0xF0407180  ORR	R1, R0, #16777216
0x1C8A	0x4812    LDR	R0, [PC, #72]
0x1C8C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1C8E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1C90	0x4810    LDR	R0, [PC, #64]
0x1C92	0x6800    LDR	R0, [R0, #0]
0x1C94	0xF0007000  AND	R0, R0, #33554432
0x1C98	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1C9A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1C9C	0x460A    MOV	R2, R1
0x1C9E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1CA0	0x480A    LDR	R0, [PC, #40]
0x1CA2	0x6800    LDR	R0, [R0, #0]
0x1CA4	0xF000010C  AND	R1, R0, #12
0x1CA8	0x0090    LSLS	R0, R2, #2
0x1CAA	0xF000000C  AND	R0, R0, #12
0x1CAE	0x4281    CMP	R1, R0
0x1CB0	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1CB2	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1CB4	0xF8DDE000  LDR	LR, [SP, #0]
0x1CB8	0xB002    ADD	SP, SP, #8
0x1CBA	0x4770    BX	LR
0x1CBC	0x3C004002  	FLASH_ACR+0
0x1CC0	0x80204247  	FLASH_ACR+0
0x1CC4	0x80244247  	FLASH_ACR+0
0x1CC8	0x38044002  	RCC_PLLCFGR+0
0x1CCC	0x38084002  	RCC_CFGR+0
0x1CD0	0xFFFF000F  	#1048575
0x1CD4	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0F5C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0F5E	0x480D    LDR	R0, [PC, #52]
0x0F60	0x6800    LDR	R0, [R0, #0]
0x0F62	0xF0400101  ORR	R1, R0, #1
0x0F66	0x480B    LDR	R0, [PC, #44]
0x0F68	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0F6A	0x2100    MOVS	R1, #0
0x0F6C	0x480A    LDR	R0, [PC, #40]
0x0F6E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0F70	0x4808    LDR	R0, [PC, #32]
0x0F72	0x6801    LDR	R1, [R0, #0]
0x0F74	0x4809    LDR	R0, [PC, #36]
0x0F76	0x4001    ANDS	R1, R0
0x0F78	0x4806    LDR	R0, [PC, #24]
0x0F7A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0F7C	0x4908    LDR	R1, [PC, #32]
0x0F7E	0x4809    LDR	R0, [PC, #36]
0x0F80	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0F82	0x4804    LDR	R0, [PC, #16]
0x0F84	0x6801    LDR	R1, [R0, #0]
0x0F86	0xF46F2080  MVN	R0, #262144
0x0F8A	0x4001    ANDS	R1, R0
0x0F8C	0x4801    LDR	R0, [PC, #4]
0x0F8E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0F90	0xB001    ADD	SP, SP, #4
0x0F92	0x4770    BX	LR
0x0F94	0x38004002  	RCC_CR+0
0x0F98	0x38084002  	RCC_CFGR+0
0x0F9C	0xFFFFFEF6  	#-17367041
0x0FA0	0x30102400  	#603992080
0x0FA4	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1CD8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x1CDA	0x4904    LDR	R1, [PC, #16]
0x1CDC	0x4804    LDR	R0, [PC, #16]
0x1CDE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1CE0	0x4904    LDR	R1, [PC, #16]
0x1CE2	0x4805    LDR	R0, [PC, #20]
0x1CE4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1CE6	0xB001    ADD	SP, SP, #4
0x1CE8	0x4770    BX	LR
0x1CEA	0xBF00    NOP
0x1CEC	0x90400002  	#168000
0x1CF0	0x00F42000  	___System_CLOCK_IN_KHZ+0
0x1CF4	0x00030000  	#3
0x1CF8	0x00F82000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1658	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x165A	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x165C	0xB001    ADD	SP, SP, #4
0x165E	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x167C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x167E	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x1682	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x1686	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x1688	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x168C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x168E	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x1690	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x1692	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x1694	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x1696	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x169A	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x169E	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x16A2	0xB001    ADD	SP, SP, #4
0x16A4	0x4770    BX	LR
; end of ___EnableFPU
0x1EA8	0xB500    PUSH	(R14)
0x1EAA	0xF8DFB024  LDR	R11, [PC, #36]
0x1EAE	0xF8DFA024  LDR	R10, [PC, #36]
0x1EB2	0xF8DFC024  LDR	R12, [PC, #36]
0x1EB6	0xF7FFF8E3  BL	4224
0x1EBA	0xF8DFB020  LDR	R11, [PC, #32]
0x1EBE	0xF8DFA020  LDR	R10, [PC, #32]
0x1EC2	0xF8DFC020  LDR	R12, [PC, #32]
0x1EC6	0xF7FFF8DB  BL	4224
0x1ECA	0xBD00    POP	(R15)
0x1ECC	0x4770    BX	LR
0x1ECE	0xBF00    NOP
0x1ED0	0x00002000  	#536870912
0x1ED4	0x00292000  	#536870953
0x1ED8	0x1E7C0000  	#7804
0x1EDC	0x002A2000  	#536870954
0x1EE0	0x00D22000  	#536871122
0x1EE4	0x1CFC0000  	#7420
0x1F44	0xB500    PUSH	(R14)
0x1F46	0xF8DFB010  LDR	R11, [PC, #16]
0x1F4A	0xF8DFA010  LDR	R10, [PC, #16]
0x1F4E	0xF7FFFAFF  BL	5456
0x1F52	0xBD00    POP	(R15)
0x1F54	0x4770    BX	LR
0x1F56	0xBF00    NOP
0x1F58	0x00002000  	#536870912
0x1F5C	0x010C2000  	#536871180
_timer4_ISR:
;main.c, 37 :: 		void timer4_ISR() iv IVT_INT_TIM4 {
;main.c, 38 :: 		TIM4_SR.UIF = 0;                   // Clear timer 4 interrupt flag
0x1660	0x2100    MOVS	R1, #0
0x1662	0xB249    SXTB	R1, R1
0x1664	0x4803    LDR	R0, [PC, #12]
0x1666	0x6001    STR	R1, [R0, #0]
;main.c, 39 :: 		sampleFlag = 1;
0x1668	0x2101    MOVS	R1, #1
0x166A	0xB209    SXTH	R1, R1
0x166C	0x4802    LDR	R0, [PC, #8]
0x166E	0x8001    STRH	R1, [R0, #0]
;main.c, 40 :: 		}
L_end_timer4_ISR:
0x1670	0x4770    BX	LR
0x1672	0xBF00    NOP
0x1674	0x02004201  	TIM4_SR+0
0x1678	0x004A2000  	_sampleFlag+0
; end of _timer4_ISR
;main.c,0 :: ?ICS_setP [2]
0x1CFC	0x003C ;?ICS_setP+0
; end of ?ICS_setP
;,0 :: _initBlock_1 [30]
; Containing: ?ICS?lstr5_main [13]
;             ?ICS?lstr6_main [17]
0x1CFE	0x4D202D0A ;_initBlock_1+0 : ?ICS?lstr5_main at 0x1CFE
0x1D02	0x69677261 ;_initBlock_1+4
0x1D06	0x203D206E ;_initBlock_1+8
0x1D0A	0x202D0A00 ;_initBlock_1+12 : ?ICS?lstr6_main at 0x1D0B
0x1D0E	0x204D5750 ;_initBlock_1+16
0x1D12	0x69726570 ;_initBlock_1+20
0x1D16	0x3D20646F ;_initBlock_1+24
0x1D1A	0x0020 ;_initBlock_1+28
; end of _initBlock_1
;main.c,0 :: ?ICS_sampleFlag [2]
0x1D1C	0x0000 ;?ICS_sampleFlag+0
; end of ?ICS_sampleFlag
;,0 :: _initBlock_3 [62]
; Containing: ?ICS?lstr7_main [19]
;             ?ICS?lstr8_main [22]
;             ?ICS?lstr9_main [14]
;             ?ICS?lstr10_main [7]
0x1D1E	0x75430A0A ;_initBlock_3+0 : ?ICS?lstr7_main at 0x1D1E
0x1D22	0x6E657272 ;_initBlock_3+4
0x1D26	0x6F662074 ;_initBlock_3+8
0x1D2A	0x20656372 ;_initBlock_3+12
0x1D2E	0x0A00203D ;_initBlock_3+16 : ?ICS?lstr8_main at 0x1D31
0x1D32	0x20444950 ;_initBlock_3+20
0x1D36	0x746E6F63 ;_initBlock_3+24
0x1D3A	0x206C6F72 ;_initBlock_3+28
0x1D3E	0x75746572 ;_initBlock_3+32
0x1D42	0x20736E72 ;_initBlock_3+36
0x1D46	0x69440A00 ;_initBlock_3+40 : ?ICS?lstr9_main at 0x1D47
0x1D4A	0x74636572 ;_initBlock_3+44
0x1D4E	0x206E6F69 ;_initBlock_3+48
0x1D52	0x4500203D ;_initBlock_3+52 : ?ICS?lstr10_main at 0x1D55
0x1D56	0x4E455458 ;_initBlock_3+56
0x1D5A	0x0044 ;_initBlock_3+60
; end of _initBlock_3
;,0 :: _initBlock_4 [22]
; Containing: ?ICS?lstr11_main [9]
;             ?ICS?lstr12_main [13]
0x1D5C	0x544E4F43 ;_initBlock_4+0 : ?ICS?lstr11_main at 0x1D5C
0x1D60	0x54434152 ;_initBlock_4+4
0x1D64	0x65530A00 ;_initBlock_4+8 : ?ICS?lstr12_main at 0x1D65
0x1D68	0x696F7074 ;_initBlock_4+12
0x1D6C	0x3D20746E ;_initBlock_4+16
0x1D70	0x0020 ;_initBlock_4+20
; end of _initBlock_4
;main.c,0 :: ?ICS?lstr13_main [22]
0x1D72	0x202A2A0A ;?ICS?lstr13_main+0
0x1D76	0x73205650 ;?ICS?lstr13_main+4
0x1D7A	0x69626174 ;?ICS?lstr13_main+8
0x1D7E	0x657A696C ;?ICS?lstr13_main+12
0x1D82	0x74612064 ;?ICS?lstr13_main+16
0x1D86	0x0020 ;?ICS?lstr13_main+20
; end of ?ICS?lstr13_main
;main.c,0 :: ?ICS_stabilized [2]
0x1D88	0x0000 ;?ICS_stabilized+0
; end of ?ICS_stabilized
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x1D8A	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x1D8E	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x1D90	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x1D94	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x1D98	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x1D9C	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x1DA0	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x1DA4	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x1DA8	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x1DAC	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1DB0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1DB4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1DB8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1DBC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1DC0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1DC4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1DC8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1DCC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1DD0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1DD4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1DD8	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x1DDC	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1DE0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1DE4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1DE8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1DEC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1DF0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1DF4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1DF8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1DFC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1E00	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1E04	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1E08	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1E0C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F4xx_Defs.c,448 :: __GPIO_MODULE_TIM1_CH1_PE9 [108]
0x1E10	0x00000149 ;__GPIO_MODULE_TIM1_CH1_PE9+0
0x1E14	0xFFFFFFFF ;__GPIO_MODULE_TIM1_CH1_PE9+4
0x1E18	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+8
0x1E1C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+12
0x1E20	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+16
0x1E24	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+20
0x1E28	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+24
0x1E2C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+28
0x1E30	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+32
0x1E34	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+36
0x1E38	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+40
0x1E3C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+44
0x1E40	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+48
0x1E44	0x00001018 ;__GPIO_MODULE_TIM1_CH1_PE9+52
0x1E48	0xFFFFFFFF ;__GPIO_MODULE_TIM1_CH1_PE9+56
0x1E4C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+60
0x1E50	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+64
0x1E54	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+68
0x1E58	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+72
0x1E5C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+76
0x1E60	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+80
0x1E64	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+84
0x1E68	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+88
0x1E6C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+92
0x1E70	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+96
0x1E74	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+100
0x1E78	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+104
; end of __GPIO_MODULE_TIM1_CH1_PE9
;main.c,0 :: ?ICS_averageForceReading [4]
0x1E7C	0x00000000 ;?ICS_averageForceReading+0
; end of ?ICS_averageForceReading
;main.c,0 :: ?ICS?lstr1_main [12]
0x1E80	0x74530A0D ;?ICS?lstr1_main+0
0x1E84	0x65747261 ;?ICS?lstr1_main+4
0x1E88	0x00202E64 ;?ICS?lstr1_main+8
; end of ?ICS?lstr1_main
;main.c,0 :: ?ICS?lstr2_main [8]
0x1E8C	0x746F4E0A ;?ICS?lstr2_main+0
0x1E90	0x003A7365 ;?ICS?lstr2_main+4
; end of ?ICS?lstr2_main
;main.c,0 :: ?ICS?lstr3_main [8]
0x1E94	0x4B202D0A ;?ICS?lstr3_main+0
0x1E98	0x00203D20 ;?ICS?lstr3_main+4
; end of ?ICS?lstr3_main
;main.c,0 :: ?ICS?lstr4_main [9]
0x1E9C	0x53202D0A ;?ICS?lstr4_main+0
0x1EA0	0x203D2050 ;?ICS?lstr4_main+4
0x1EA4	0x00 ;?ICS?lstr4_main+8
; end of ?ICS?lstr4_main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0284      [30]    __Lib_UART_123_45_6_UARTx_Write
0x02A8      [24]    _Delay_1us
0x02C0      [28]    _UART1_Write
0x02DC      [28]    _UART2_Write
0x02F8     [132]    _RCC_GetClocksFrequency
0x037C      [70]    _GPIO_Alternate_Function_Enable
0x03C4      [28]    _UART3_Write
0x03E0      [28]    _UART6_Write
0x03FC     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x0484      [28]    _UART4_Write
0x04A0      [28]    _UART5_Write
0x04BC      [12]    _Get_Fosc_kHz
0x04C8     [168]    _GPIO_Clk_Enable
0x0570      [80]    _WordToStr
0x05C0     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x073C      [28]    _ADC1_Get_Sample
0x0758     [560]    _GPIO_Config
0x0988     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x0A18      [24]    _UART_Write
0x0A30     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0CC4      [40]    _strcpy
0x0CEC      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x0D34      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x0D68      [24]    _GPIO_Analog_Input
0x0D80     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x0E94      [16]    _abs
0x0EA4     [110]    _IntToStr
0x0F14      [28]    _PWM_TIM1_Start
0x0F30      [44]    _moveFinger
0x0F5C      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0FA8     [116]    _Pcontrol
0x101C     [100]    _getForce
0x1080      [20]    ___CC2DW
0x1094     [492]    _FloatToStr
0x1280      [52]    _UART1_Init
0x12B4     [128]    _NVIC_IntDisable
0x1334      [54]    _UART_Write_Text
0x136C      [32]    _PWM_TIM1_Set_Duty
0x138C     [372]    _ADC_Set_Input_Channel
0x1500      [52]    _ADC1_Init
0x1534      [28]    _srand
0x1550      [58]    ___FillZeros
0x158C      [28]    _UART1_Write_Text
0x15A8      [28]    _GPIO_Digital_Output
0x15C4      [28]    _PWM_TIM1_Init
0x15E0     [120]    _NVIC_IntEnable
0x1658       [8]    ___GenExcept
0x1660      [28]    _timer4_ISR
0x167C      [42]    ___EnableFPU
0x16A8     [720]    _main
0x1978     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1CD8      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000       [4]    _averageForceReading
0x20000004      [12]    ?lstr1_main
0x20000010       [8]    ?lstr2_main
0x20000018       [8]    ?lstr3_main
0x20000020       [9]    ?lstr4_main
0x2000002A       [2]    _setP
0x2000002C      [13]    ?lstr5_main
0x20000039      [17]    ?lstr6_main
0x2000004A       [2]    _sampleFlag
0x2000004C      [19]    ?lstr7_main
0x2000005F      [22]    ?lstr8_main
0x20000075      [14]    ?lstr9_main
0x20000083       [7]    ?lstr10_main
0x2000008A       [9]    ?lstr11_main
0x20000093      [13]    ?lstr12_main
0x200000A0      [22]    ?lstr13_main
0x200000B6       [2]    _stabilized
0x200000B8       [4]    ?lstr1___Lib_Conversions
0x200000BC       [2]    ?lstr2___Lib_Conversions
0x200000BE       [4]    ?lstr3___Lib_Conversions
0x200000C2      [16]    __Lib_System_4XX_APBAHBPrescTable
0x200000D2       [2]    _PWM_PERIOD
0x200000D4      [15]    _ToStr
0x200000E4       [2]    _i
0x200000E6       [2]    _MPV
0x200000E8       [2]    _dutyCycle
0x200000EA       [2]    __Lib_CStdlib_randf
0x200000EC       [4]    _ADC_Get_Sample_Ptr
0x200000F0       [4]    __Lib_CStdlib_randx
0x200000F4       [4]    ___System_CLOCK_IN_KHZ
0x200000F8       [4]    __VOLTAGE_RANGE
0x200000FC       [4]    _UART_Wr_Ptr
0x20000100       [4]    _UART_Rd_Ptr
0x20000104       [4]    _UART_Rdy_Ptr
0x20000108       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1CFC       [2]    ?ICS_setP
0x1CFE      [13]    ?ICS?lstr5_main
0x1D0B      [17]    ?ICS?lstr6_main
0x1D1C       [2]    ?ICS_sampleFlag
0x1D1E      [19]    ?ICS?lstr7_main
0x1D31      [22]    ?ICS?lstr8_main
0x1D47      [14]    ?ICS?lstr9_main
0x1D55       [7]    ?ICS?lstr10_main
0x1D5C       [9]    ?ICS?lstr11_main
0x1D65      [13]    ?ICS?lstr12_main
0x1D72      [22]    ?ICS?lstr13_main
0x1D88       [2]    ?ICS_stabilized
0x1D8A       [4]    ?ICS?lstr1___Lib_Conversions
0x1D8E       [2]    ?ICS?lstr2___Lib_Conversions
0x1D90       [4]    ?ICS?lstr3___Lib_Conversions
0x1D94      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x1DA4     [108]    __GPIO_MODULE_USART1_PA9_10
0x1E10     [108]    __GPIO_MODULE_TIM1_CH1_PE9
0x1E7C       [4]    ?ICS_averageForceReading
0x1E80      [12]    ?ICS?lstr1_main
0x1E8C       [8]    ?ICS?lstr2_main
0x1E94       [8]    ?ICS?lstr3_main
0x1E9C       [9]    ?ICS?lstr4_main
