# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do CLOCK_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/86769/Desktop/CLOCK {C:/Users/86769/Desktop/CLOCK/DP4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:20 on Jul 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/86769/Desktop/CLOCK" C:/Users/86769/Desktop/CLOCK/DP4.v 
# -- Compiling module DP4_P
# -- Compiling module DP4_N
# 
# Top level modules:
# 	DP4_P
# 	DP4_N
# End time: 17:14:20 on Jul 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/86769/Desktop/CLOCK {C:/Users/86769/Desktop/CLOCK/DP1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:20 on Jul 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/86769/Desktop/CLOCK" C:/Users/86769/Desktop/CLOCK/DP1.v 
# -- Compiling module DP1_P
# -- Compiling module DP1_N
# 
# Top level modules:
# 	DP1_P
# 	DP1_N
# End time: 17:14:20 on Jul 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/86769/Desktop/CLOCK {C:/Users/86769/Desktop/CLOCK/COUNTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:20 on Jul 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/86769/Desktop/CLOCK" C:/Users/86769/Desktop/CLOCK/COUNTER.v 
# -- Compiling module COUNTER
# 
# Top level modules:
# 	COUNTER
# End time: 17:14:21 on Jul 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/86769/Desktop/CLOCK {C:/Users/86769/Desktop/CLOCK/CLOCK_DIVIDE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:21 on Jul 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/86769/Desktop/CLOCK" C:/Users/86769/Desktop/CLOCK/CLOCK_DIVIDE.v 
# -- Compiling module CLOCK_DIVIDE
# ** Error: C:/Users/86769/Desktop/CLOCK/CLOCK_DIVIDE.v(2): Parameter declaration missing required 'parameter' keyword.
# End time: 17:14:21 on Jul 14,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./CLOCK_run_msim_rtl_verilog.do line 11
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/86769/Desktop/CLOCK {C:/Users/86769/Desktop/CLOCK/CLOCK_DIVIDE.v}"
