#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 25 12:03:55 2024
# Process ID: 23724
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23988 E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\edit_Fully_Connected_1_v1_0.xpr
# Log file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/vivado.log
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :16137 MB
# Total Virtual     :24620 MB
# Available Virtual :15166 MB
#-----------------------------------------------------------
start_gui
open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2024.1/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.723 ; gain = 428.934
update_compile_order -fileset sources_1
ipx::open_ipxact_file {E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\Fully_Connected_1_1_0\component.xml}
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'multiply' - hence not re-generating.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC,XPM_MEMORY' to ''
ipx::open_ipxact_file: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.539 ; gain = 17.930
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/synth/multiply.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/sim/multiply.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from 'XPM_CDC,XPM_MEMORY' to ''
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0_1/multiply_mult_gen_0_0_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0_1/multiply_mult_gen_0_0_ooc.xdc
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/multiply_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data/ram_data_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/multiply_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data/ram_data_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/multiply_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data/ram_data_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0_1/multiply_mult_gen_0_0_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
import_files -force -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v}
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
import_files -force {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v'.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v}
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-377] There are no source files from the current project to package.
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/fxp_multiplier.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
set_property is_enabled false [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv]
set_property is_enabled true [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv
import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv
import_files -force -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv'.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv}
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci}
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP 'blk_mem_gen_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'ram_data_fc64_2' is locked:
* IP 'ram_data_fc64_2' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'ram_data_fc64_1' is locked:
* IP 'ram_data_fc64_1' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'rom_weight_fc64_3' is locked:
* IP 'rom_weight_fc64_3' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'multiply_mult_gen_0_0' is locked:
* IP 'multiply_mult_gen_0_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_1' is locked:
* IP 'blk_mem_gen_1' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'rom_weight_fc64_1' is locked:
* IP 'rom_weight_fc64_1' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'ram_data_fc64_3' is locked:
* IP 'ram_data_fc64_3' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP 'ila_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'rom_bias_fc64' is locked:
* IP 'rom_bias_fc64' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'ram_data_fc64_0' is locked:
* IP 'ram_data_fc64_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'rom_weight_fc64_0' is locked:
* IP 'rom_weight_fc64_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [IP_Flow 19-2162] IP 'rom_weight_fc64_2' is locked:
* IP 'rom_weight_fc64_2' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/ram_data_fc64_2'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/ram_data_fc64_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/rom_weight_fc64_3'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/blk_mem_gen_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/rom_weight_fc64_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/ram_data_fc64_3'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/rom_bias_fc64'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/ram_data_fc64_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/rom_weight_fc64_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1.gen/sources_1/ip/rom_weight_fc64_2'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
add_files: Time (s): cpu = 00:01:29 ; elapsed = 00:01:42 . Memory (MB): peak = 2566.691 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci}] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci'.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from '' to 'XPM_MEMORY'
ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci'.
ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
remove_files  {e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_bias_fc64.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_3.coe}
add_files -fileset constrs_1 -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/blk_mem_gen_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_mult_gen_0_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_3_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_bias_fc64_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_0_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_1_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_2_ooc.xdc E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_3_ooc.xdc}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci'.
ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd'.
ipx::remove_file xci_sm/ila_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_bias_fc64.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_weight_fc64_3.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_weight_fc64_2.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_weight_fc64_1.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/rom_weight_fc64_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/ram_data_fc64_3.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/ram_data_fc64_2.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/ram_data_fc64_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file xci_sm/ram_data_fc64_1.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci}
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci}
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/ram_data'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/ram_data_fc64_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/ram_data_fc64_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/rom_weight_fc64_2'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/ram_data_fc64_3'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/rom_weight_fc64_3'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/rom_bias_fc64'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/rom_weight_fc64_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/rom_weight_fc64_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/blk_mem_gen_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/project_1.gen/sources_1/ip/ram_data_fc64_2'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
add_files: Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 2566.691 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci}] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/test_ram_data_init.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0.coe] -no_script -reset -force -quiet
remove_files  {e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/test_ram_data_init.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1.coe e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0.coe}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_bias_fc64.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_bias_fc64.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::remove_file ip_sm/ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci'.
ipx::remove_file ip_sm/rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ip_sm/ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd}
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd' cannot be added to the project because it already exists in the project, skipping this file
set_property source_mgmt_mode All [current_project]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Coe File(Coe_File)' with current value '../ram_data_fc64_0.coe' for IP 'ram_data_fc64_0'. Invalid COE File- Unable to open the file 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
import_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/synth/ila_0.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/ila_0.veo}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/ila_0/synth/ila_0.v] -no_script -reset -force -quiet
remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/ila_0/synth/ila_0.v
WARNING: [filemgmt 20-1445] Cannot import file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci
export_ip_user_files -of_objects  [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet
remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] ila_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som_som240_1_connector_kv260_carrier_som240_1_connector:part0:1.4'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci'.
WARNING: [IP_Flow 19-5226] Project source file 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/ila_0/ila_0.veo' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0.coe' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from 'XPM_MEMORY' to 'XPM_CDC,XPM_MEMORY'
import_files -force -norecurse {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data/ram_data.xci}
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci': IP name 'blk_mem_gen_1' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [filemgmt 20-984] The source file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci': IP name 'blk_mem_gen_0' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [filemgmt 20-984] The source file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data/ram_data.xci': IP name 'ram_data' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [filemgmt 20-984] The source file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data/ram_data.xci' cannot be added to the fileset 'sources_1'.
import_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2566.691 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ram_data/ram_data.xci}] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci
