Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 10 23:05:23 2024
| Host         : DESKTOP-1U5LP56 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           18 |
| No           | No                    | Yes                    |              25 |           11 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |              74 |           30 |
| Yes          | No                    | Yes                    |            2130 |          520 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   | disp1/m7/M2/EN_i_1_n_0             |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | disp1/m7/M2/state                  |                                   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG   |                                    |                                   |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG   |                                    | kb/uut0/state                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | kb/uut0/key_clk_neg                | g0/rst                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   | disp1/m7/M2/shift_count[5]_i_1_n_0 |                                   |                2 |              6 |         3.00 |
|  div_res_BUFG[1] |                                    | disp0/vga_sync/rdn_reg_n_0        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG   | kb/uut0/key_byte[7]_i_1_n_0        | g0/rst                            |                2 |              9 |         4.50 |
|  div_res_BUFG[1] |                                    | disp0/vga_sync/h_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  div_res_BUFG[1] | disp0/vga_sync/v_count             | g0/rst                            |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG   | g0/readAddr[10]_i_1_n_0            | g0/rst                            |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG   |                                    | g0/rst                            |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG   | g0/score0                          | g0/rst                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG   | g0/score1                          | g0/rst                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG   | g0/score2                          | g0/rst                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG   | g0/score3                          | g0/rst                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG   | g0/timecnt[31]_i_1_n_0             | g0/rst                            |                7 |             32 |         4.57 |
|  div_res_BUFG[1] |                                    |                                   |               14 |             33 |         2.36 |
|  clk_IBUF_BUFG   | disp1/m7/M2/buffer[63]_i_1_n_0     |                                   |               26 |             64 |         2.46 |
|  clk_IBUF_BUFG   | g0/readcnt[15]_i_1_n_0             | g0/rst                            |               25 |            176 |         7.04 |
|  clk_IBUF_BUFG   | g0/track1[479]_i_1_n_0             | g0/rst                            |              445 |           1760 |         3.96 |
+------------------+------------------------------------+-----------------------------------+------------------+----------------+--------------+


