Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,2757
design__instance__area,35558.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006801371928304434
power__switching__total,0.00020653051615227014
power__leakage__total,0.000001800817017283407
power__total,0.0008884685230441391
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27190739318627244
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27190739318627244
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10244339000392907
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.020905722189552
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.102443
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29670575169927965
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29670575169927965
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5968108398626476
timing__setup__ws__corner:nom_slow_1p08V_125C,11.546426364067232
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.596811
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.349335
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.28146849536687263
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28146849536687263
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28160341522375604
timing__setup__ws__corner:nom_typ_1p20V_25C,13.109748324645652
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.281603
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27190739318627244
clock__skew__worst_setup,0.27190739318627244
timing__hold__ws,0.10244339000392907
timing__setup__ws,11.546426364067232
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.102443
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.349335
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2757
design__instance__area__stdcell,35558.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.591566
design__instance__utilization__stdcell,0.591566
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,76
design__instance__area__class:inverter,420.941
design__instance__count__class:sequential_cell,185
design__instance__area__class:sequential_cell,8727.26
design__instance__count__class:multi_input_combinational_cell,2082
design__instance__area__class:multi_input_combinational_cell,21357.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,353
design__instance__area__class:timing_repair_buffer,4537.81
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,68187.9
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,136
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
design__instance__area__class:antenna_cell,16.3296
route__net,2951
route__net__special,2
route__drc_errors__iter:0,1712
route__wirelength__iter:0,79734
route__drc_errors__iter:1,905
route__wirelength__iter:1,79102
route__drc_errors__iter:2,809
route__wirelength__iter:2,78831
route__drc_errors__iter:3,143
route__wirelength__iter:3,78306
route__drc_errors__iter:4,24
route__wirelength__iter:4,78227
route__drc_errors__iter:5,6
route__wirelength__iter:5,78226
route__drc_errors__iter:6,0
route__wirelength__iter:6,78209
route__drc_errors,0
route__wirelength,78209
route__vias,19078
route__vias__singlecut,19078
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,591.77
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,182
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,182
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,182
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,182
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000146215
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000130697
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000533418
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000130697
design_powergrid__voltage__worst,0.0000130697
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000146215
design_powergrid__drop__worst__net:VPWR,0.0000146215
design_powergrid__voltage__worst__net:VGND,0.0000130697
design_powergrid__drop__worst__net:VGND,0.0000130697
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000548999999999999995273745889701189071274711750447750091552734375
ir__drop__worst,0.000014600000000000000821630090352964970179527881555259227752685546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
