// Seed: 2501110309
module module_0 (
    input id_0,
    output logic id_1
);
  always @("" or posedge 1) if (id_0) id_1 = 1;
  logic id_2;
  logic id_3, id_4;
  type_10(
      1'h0 == id_0, id_3
  );
  logic id_5;
  assign id_5 = 1'b0;
  logic id_6 = 1;
endmodule
