Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Fri Mar  1 18:24:17 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------+---------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|        Instance       |        Module       | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------+---------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| top                   |               (top) |         86 |         86 |       0 |    0 | 108 |      0 |      0 |            0 |
|   (top)               |               (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |            0 |
|   AudVid_ClockManager | AudVid_ClockManager |          0 |          0 |       0 |    0 |   8 |      0 |      0 |            0 |
|     cm1               |                 CM1 |          0 |          0 |       0 |    0 |   8 |      0 |      0 |            0 |
|   SD_SPI              |              SD_SPI |         86 |         86 |       0 |    0 | 100 |      0 |      0 |            0 |
|     (SD_SPI)          |              SD_SPI |         53 |         53 |       0 |    0 |  71 |      0 |      0 |            0 |
|     spi               |             FullSPI |         24 |         24 |       0 |    0 |  20 |      0 |      0 |            0 |
|     spiInitClock      |  FrequencyGenerator |          9 |          9 |       0 |    0 |   9 |      0 |      0 |            0 |
+-----------------------+---------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


