Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 14 20:29:58 2024
| Host         : LAPTOP-3F3DSVGS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   236 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |              39 |           18 |
| No           | Yes                   | No                     |              10 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------+----------------------------------+------------------+----------------+--------------+
|            Clock Signal           |        Enable Signal       |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+----------------------------+----------------------------------+------------------+----------------+--------------+
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[3]_LDC_i_1_n_0 |                            | Conv/sequence_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[1]_LDC_i_1_n_0 |                            | Conv/sequence_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            |                                  |                1 |              1 |         1.00 |
|  Conv/sequence_reg[2]_LDC_i_1_n_0 |                            | Conv/sequence_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[8]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[9]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | Conv/sequence_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[4]_LDC_i_1_n_0 |                            | Conv/sequence_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[9]_LDC_i_1_n_0 |                            | Conv/sequence_reg[9]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[7]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[8]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     | Conv/sequence[9]_P_i_1_n_0 | Conv/sequence_reg[9]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[0]_LDC_i_1_n_0 |                            | Conv/sequence_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[6]_LDC_i_1_n_0 |                            | Conv/sequence_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[5]_LDC_i_1_n_0 |                            | Conv/sequence_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[7]_LDC_i_1_n_0 |                            | Conv/sequence_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Conv/sequence_reg[8]_LDC_i_1_n_0 |                            | Conv/sequence_reg[8]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  TarClock/CLK                     |                            | rst_IBUF                         |                1 |              2 |         2.00 |
|  sev_seg/refresh_tick             |                            |                                  |                1 |              2 |         2.00 |
|  TarClock/CLK                     | SM/out[3]_i_1_n_0          | rst_IBUF                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    |                            |                                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                    |                            | rst_IBUF                         |                8 |             28 |         3.50 |
+-----------------------------------+----------------------------+----------------------------------+------------------+----------------+--------------+


