EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 19 43
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 8950 1200 0    197  ~ 39
EMIF-DDR3-2
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:IS43TR16256B-107MBLI U14
U 1 1 60BC0666
P 4600 3400
F 0 "U14" H 5325 3665 50  0000 C CNN
F 1 "IS43TR16256B-107MBLI" H 5325 3574 50  0000 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA-96_9x16_9.0x13.0mm" H 4650 3650 50  0001 L CNN
F 3 "https://www.mouser.vn/datasheet/2/198/43_46TR16256B_85120BL-1518528.pdf" H 4620 3720 50  0001 L CNN
F 4 "96-TWBGA (9x13)" H 4650 3900 50  0001 L CNN "Chip Set"
F 5 "ISSI, Integrated Silicon Solution Inc" H 4650 3975 50  0001 L CNN "Manufacturer"
F 6 "IS43TR16256B-107MBLI" H 4650 3800 50  0001 L CNN "MPN"
F 7 "706-1726-ND" H 4650 3725 50  0001 L CNN "Digi-Key_PN"
	1    4600 3400
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:EV1320QI IC?
U 1 1 60BC687C
P 11750 3500
F 0 "IC?" H 11750 4631 50  0000 C CNN
F 1 "EV1320QI" H 11750 4540 50  0000 C CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:QFN50P300X300X60-16N-D" H 12420 1895 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/ev1320qi_06831.pdf" H 11970 895 50  0001 L CNN
F 4 "16-QFN (3x3)" H 11750 4813 50  0001 C CNN "Chip Set"
F 5 "Intel" H 11750 4722 50  0001 C CNN "Manufacturer"
F 6 "EV1320QI" H 11750 4631 50  0001 C CNN "MPN"
F 7 "544-2881-1-ND" H 11750 4540 50  0001 C CNN "Digi-Key_PN"
	1    11750 3500
	1    0    0    -1  
$EndComp
$EndSCHEMATC
