

================================================================
== Vitis HLS Report for 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1'
================================================================
* Date:           Sat Sep 27 23:15:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.521 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589826|   589826|  2.359 ms|  2.359 ms|  589825|  589825|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- mem_rd_VITIS_LOOP_25_1  |   589824|   589824|         2|          1|          1|  589824|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       34|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       68|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|      102|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_91_p2                      |         +|   0|  0|  20|          20|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_97_p2                     |      icmp|   0|  0|   8|          20|          20|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  34|          43|          25|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   1|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |  32|          2|   20|         40|
    |gmem1_blk_n_R                         |   1|          2|    1|          2|
    |indvar_flatten_fu_56                  |  32|          2|   20|         40|
    |matrix_stream_blk_n                   |   1|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  68|         12|   44|         88|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_56     |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1|  return value|
|m_axi_gmem1_0_AWVALID         |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWREADY         |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWADDR          |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWID            |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWLEN           |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE          |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWBURST         |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK          |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE         |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWPROT          |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWQOS           |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWREGION        |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWUSER          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WVALID          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WREADY          |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WDATA           |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WSTRB           |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WLAST           |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WID             |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WUSER           |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARVALID         |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARREADY         |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARADDR          |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARID            |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARLEN           |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE          |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARBURST         |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK          |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE         |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARPROT          |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARQOS           |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARREGION        |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARUSER          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RVALID          |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RREADY          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RDATA           |   in|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RLAST           |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RID             |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM        |   in|   13|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RUSER           |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RRESP           |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BVALID          |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BREADY          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BRESP           |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BID             |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BUSER           |   in|    1|       m_axi|                                     gmem1|       pointer|
|matrix_stream_din             |  out|   32|     ap_fifo|                             matrix_stream|       pointer|
|matrix_stream_full_n          |   in|    1|     ap_fifo|                             matrix_stream|       pointer|
|matrix_stream_write           |  out|    1|     ap_fifo|                             matrix_stream|       pointer|
|matrix_stream_num_data_valid  |   in|    7|     ap_fifo|                             matrix_stream|       pointer|
|matrix_stream_fifo_cap        |   in|    7|     ap_fifo|                             matrix_stream|       pointer|
|sext_ln23                     |   in|   62|   ap_stable|                                 sext_ln23|        scalar|
+------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln23_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln23"   --->   Operation 6 'read' 'sext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln23_cast = sext i62 %sext_ln23_read"   --->   Operation 7 'sext' 'sext_ln23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem1, i1 1, void @p_str"   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_54, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_57, void @empty_56, void @empty_113, i32 16, i32 16, i32 256, i32 16, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i20 %indvar_flatten" [kernel_MatMul.cpp:23]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.80ns)   --->   "%add_ln23 = add i20 %indvar_flatten_load, i20 1" [kernel_MatMul.cpp:23]   --->   Operation 14 'add' 'add_ln23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.63ns)   --->   "%icmp_ln23 = icmp_eq  i20 %indvar_flatten_load, i20 589824" [kernel_MatMul.cpp:23]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.63> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc5, void %for.end7.exitStub" [kernel_MatMul.cpp:23]   --->   Operation 16 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln23 = store i20 %add_ln23, i20 %indvar_flatten" [kernel_MatMul.cpp:23]   --->   Operation 17 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln23_cast" [kernel_MatMul.cpp:23]   --->   Operation 18 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mem_rd_VITIS_LOOP_25_1_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MatMul.cpp:26]   --->   Operation 21 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.54ns) (share mux size 5)   --->   "%muxLogicAXIMCE_to_gmem1_addr_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicAXIMCE_to_gmem1_addr_read' <Predicate = true> <Delay = 0.54>
ST_2 : Operation 23 [1/1] (0.99ns) (share mux size 5)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem1_addr" [kernel_MatMul.cpp:28]   --->   Operation 23 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln28 = muxlogic i32 %gmem1_addr_read"   --->   Operation 24 'muxlogic' 'muxLogicFIFOData_to_write_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrix_stream, i32 %gmem1_addr_read" [kernel_MatMul.cpp:28]   --->   Operation 25 'write' 'write_ln28' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [kernel_MatMul.cpp:25]   --->   Operation 26 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ matrix_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten                    (alloca           ) [ 010]
sext_ln23_read                    (read             ) [ 000]
sext_ln23_cast                    (sext             ) [ 011]
specstablecontent_ln0             (specstablecontent) [ 000]
specinterface_ln0                 (specinterface    ) [ 000]
specinterface_ln0                 (specinterface    ) [ 000]
store_ln0                         (store            ) [ 000]
br_ln0                            (br               ) [ 000]
indvar_flatten_load               (load             ) [ 000]
add_ln23                          (add              ) [ 000]
icmp_ln23                         (icmp             ) [ 010]
br_ln23                           (br               ) [ 000]
store_ln23                        (store            ) [ 000]
gmem1_addr                        (getelementptr    ) [ 000]
specloopname_ln0                  (specloopname     ) [ 000]
speclooptripcount_ln0             (speclooptripcount) [ 000]
specpipeline_ln26                 (specpipeline     ) [ 000]
muxLogicAXIMCE_to_gmem1_addr_read (muxlogic         ) [ 000]
gmem1_addr_read                   (read             ) [ 000]
muxLogicFIFOData_to_write_ln28    (muxlogic         ) [ 000]
write_ln28                        (write            ) [ 000]
br_ln25                           (br               ) [ 000]
ret_ln0                           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_113"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_rd_VITIS_LOOP_25_1_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln23_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="62" slack="0"/>
<pin id="62" dir="0" index="1" bw="62" slack="0"/>
<pin id="63" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln23_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln28_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="gmem1_addr_read_read_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sext_ln23_cast_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="62" slack="0"/>
<pin id="81" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_cast/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="20" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="20" slack="0"/>
<pin id="90" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln23_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="20" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln23_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="20" slack="0"/>
<pin id="99" dir="0" index="1" bw="20" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln23_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="20" slack="0"/>
<pin id="105" dir="0" index="1" bw="20" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="gmem1_addr_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="1"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="muxLogicAXIMCE_to_gmem1_addr_read_fu_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="muxLogicFIFOData_to_write_ln28_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln28/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvar_flatten_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="20" slack="0"/>
<pin id="122" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="127" class="1005" name="sext_ln23_cast_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="52" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="73" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="82"><net_src comp="60" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="91" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="108" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="119"><net_src comp="73" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="56" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="130"><net_src comp="79" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: matrix_stream | {2 }
 - Input state : 
	Port: load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 : gmem1 | {2 }
	Port: load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 : sext_ln23 | {1 }
	Port: load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1 : matrix_stream | {}
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten_load : 1
		add_ln23 : 2
		icmp_ln23 : 2
		br_ln23 : 3
		store_ln23 : 3
	State 2
		gmem1_addr_read : 1
		muxLogicFIFOData_to_write_ln28 : 1
		write_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |              add_ln23_fu_91              |    0    |    20   |
|----------|------------------------------------------|---------|---------|
|   icmp   |              icmp_ln23_fu_97             |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|   read   |         sext_ln23_read_read_fu_60        |    0    |    0    |
|          |        gmem1_addr_read_read_fu_73        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |          write_ln28_write_fu_66          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |           sext_ln23_cast_fu_79           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
| muxlogic | muxLogicAXIMCE_to_gmem1_addr_read_fu_114 |    0    |    0    |
|          |   muxLogicFIFOData_to_write_ln28_fu_116  |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    28   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|indvar_flatten_reg_120|   20   |
|sext_ln23_cast_reg_127|   64   |
+----------------------+--------+
|         Total        |   84   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   84   |    -   |
+-----------+--------+--------+
|   Total   |   84   |   28   |
+-----------+--------+--------+
