// Seed: 1615926330
module module_0 (
    input tri id_0,
    output uwire id_1,
    input supply0 id_2,
    output tri id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output wor id_11
    , id_15,
    output tri0 id_12,
    input supply1 id_13
);
  assign id_11 = -1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1
    , id_9,
    input supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output logic id_7
    , id_10
);
  for (id_11 = 1; -1'b0 | -1; id_7 = -1'h0) begin : LABEL_0
    assign id_9 = -1;
    wire  id_12;
    logic id_13;
    ;
    wire id_14 = id_0;
    wire id_15;
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_3,
      id_6,
      id_1,
      id_3,
      id_5,
      id_3,
      id_5,
      id_3,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_12 = 0;
endmodule
