# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" work.Testbench 
# Start time: 18:29:28 on Jul 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
# Time=10, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=30, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=35, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=40, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=45, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=50, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=55, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=65, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=75, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=85, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=95, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
add wave -position end  sim:/Testbench/ADDR_SIZE
add wave -position end  sim:/Testbench/clk
add wave -position end  sim:/Testbench/CLK_PERIOD
add wave -position end  sim:/Testbench/din_stimulus
add wave -position end  sim:/Testbench/MEM_DEPTH
add wave -position end  sim:/Testbench/MISO
add wave -position end  sim:/Testbench/MOSI
add wave -position end  sim:/Testbench/rst_n
add wave -position end  sim:/Testbench/SS_N
add wave -position insertpoint sim:/Testbench/dut/u_Single_port_Async_RAM/*
add wave -position insertpoint sim:/Testbench/dut/u_SPI_Slave_Interface/*
run
# Time=105, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=8, rx_valid=0, tx_valid=0
# Time=115, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=9, rx_valid=0, tx_valid=0
# Time=125, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=130, SS_N=1, MOSI=1, MISO=x, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=135, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=140, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=145, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=155, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
# Time=160, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
# Time=165, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
# Time=175, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
# Time=185, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
# Time=195, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=205, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
# Time=215, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
# Time=225, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
# ** Note: $stop    : Testbench.sv(63)
#    Time: 230 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 63
run
# Time=235, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=245, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
# Time=255, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=12, rx_valid=0, tx_valid=0
# Time=265, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=13, rx_valid=0, tx_valid=0
# Time=275, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=14, rx_valid=0, tx_valid=0
# Time=285, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=15, rx_valid=0, tx_valid=0
# Time=295, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=16, rx_valid=0, tx_valid=0
# Time=305, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=17, rx_valid=0, tx_valid=0
# Time=315, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=18, rx_valid=0, tx_valid=0
# Time=325, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=19, rx_valid=0, tx_valid=0
run
# Time=335, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=20, rx_valid=0, tx_valid=0
# Time=345, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=21, rx_valid=0, tx_valid=0
# Time=355, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=22, rx_valid=0, tx_valid=0
# Time=365, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=23, rx_valid=0, tx_valid=0
# Time=375, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=24, rx_valid=0, tx_valid=0
# Time=385, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=25, rx_valid=0, tx_valid=0
# Time=395, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=26, rx_valid=0, tx_valid=0
# Time=405, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=27, rx_valid=0, tx_valid=0
# Time=415, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=28, rx_valid=0, tx_valid=0
# Time=425, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=29, rx_valid=0, tx_valid=0
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
# Time=10, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=30, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=35, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=40, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=45, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=50, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=55, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=65, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=75, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=85, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=95, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:33:19 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:33:19 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=400, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=450, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
run
# Time=500, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=550, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:34:36 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:34:36 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=250, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:35:59 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:35:59 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=250, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:37:14 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:37:14 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
run
# Time=450, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
run
run
run
run
vlog *sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:37:58 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:37:58 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
vlog *sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:38:29 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:38:29 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1350, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
restart
run
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=12, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=13, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:41:03 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:41:03 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(86): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1350, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
run
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=12, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:44:00 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:44:00 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(86): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1350, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
run
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=12, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=13, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=14, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=15, rx_valid=0, tx_valid=0
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=16, rx_valid=0, tx_valid=0
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=17, rx_valid=0, tx_valid=0
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=18, rx_valid=0, tx_valid=0
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=19, rx_valid=0, tx_valid=0
run
# ** Note: $stop    : Testbench.sv(66)
#    Time: 2250 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 66
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=20, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:44:40 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:44:40 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
# Time=10, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=30, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=35, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=40, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=45, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=50, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=55, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=65, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=75, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=85, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=95, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
run
# Time=105, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=8, rx_valid=0, tx_valid=0
# Time=115, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=9, rx_valid=0, tx_valid=0
# Time=125, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=130, SS_N=1, MOSI=1, MISO=x, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=135, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=140, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=145, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=155, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
# Time=160, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
# Time=165, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
# Time=175, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
# Time=185, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
# Time=195, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=205, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
# Time=215, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
# Time=225, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
# ** Note: $stop    : Testbench.sv(63)
#    Time: 230 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 63
run
# Time=235, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=245, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
# Time=255, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=12, rx_valid=0, tx_valid=0
# Time=265, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=13, rx_valid=0, tx_valid=0
# Time=275, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=14, rx_valid=0, tx_valid=0
# Time=285, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=15, rx_valid=0, tx_valid=0
# Time=295, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=16, rx_valid=0, tx_valid=0
# Time=305, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=17, rx_valid=0, tx_valid=0
# Time=315, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=18, rx_valid=0, tx_valid=0
# Time=325, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=19, rx_valid=0, tx_valid=0
run
# Time=335, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=20, rx_valid=0, tx_valid=0
# Time=345, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=21, rx_valid=0, tx_valid=0
# Time=355, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=22, rx_valid=0, tx_valid=0
# Time=365, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=23, rx_valid=0, tx_valid=0
# Time=375, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=24, rx_valid=0, tx_valid=0
# Time=385, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=25, rx_valid=0, tx_valid=0
# Time=395, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=26, rx_valid=0, tx_valid=0
# Time=405, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=27, rx_valid=0, tx_valid=0
# Time=415, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=28, rx_valid=0, tx_valid=0
# Time=425, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=29, rx_valid=0, tx_valid=0
run
# Time=435, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=30, rx_valid=0, tx_valid=0
# Time=445, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=31, rx_valid=0, tx_valid=0
# Time=455, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=0, rx_valid=0, tx_valid=0
# Time=465, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=1, rx_valid=0, tx_valid=0
# Time=475, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=485, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=495, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=505, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=515, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=525, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
# Time=10, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=30, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=35, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=40, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=45, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=50, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=55, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=65, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=75, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=85, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=95, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:45:46 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:45:46 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(86): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
# Time=10, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=30, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=35, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=40, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=45, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=50, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=55, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=65, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=75, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=85, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=95, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
run
# Time=105, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=8, rx_valid=0, tx_valid=0
# Time=115, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=9, rx_valid=0, tx_valid=0
# Time=125, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=130, SS_N=1, MOSI=1, MISO=x, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
# Time=135, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=140, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=145, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=155, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
# Time=160, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
# Time=165, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
# Time=175, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
# Time=185, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
# Time=195, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=205, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
# Time=215, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
# Time=225, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
# ** Note: $stop    : Testbench.sv(63)
#    Time: 230 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 63
run
# Time=235, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=245, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
# Time=255, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=12, rx_valid=0, tx_valid=0
# Time=265, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=13, rx_valid=0, tx_valid=0
# Time=275, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=14, rx_valid=0, tx_valid=0
# Time=285, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=15, rx_valid=0, tx_valid=0
# Time=295, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=16, rx_valid=0, tx_valid=0
# Time=305, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=17, rx_valid=0, tx_valid=0
# Time=315, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=18, rx_valid=0, tx_valid=0
# Time=325, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=19, rx_valid=0, tx_valid=0
run
# Time=335, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=20, rx_valid=0, tx_valid=0
# Time=345, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=21, rx_valid=0, tx_valid=0
# Time=355, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=22, rx_valid=0, tx_valid=0
# Time=365, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=23, rx_valid=0, tx_valid=0
# Time=375, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=24, rx_valid=0, tx_valid=0
# Time=385, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=25, rx_valid=0, tx_valid=0
# Time=395, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=26, rx_valid=0, tx_valid=0
# Time=405, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=27, rx_valid=0, tx_valid=0
# Time=415, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=28, rx_valid=0, tx_valid=0
# Time=425, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=29, rx_valid=0, tx_valid=0
run
# Time=435, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=30, rx_valid=0, tx_valid=0
# Time=445, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=31, rx_valid=0, tx_valid=0
# Time=455, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=0, rx_valid=0, tx_valid=0
# Time=465, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=1, rx_valid=0, tx_valid=0
# Time=475, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
# Time=485, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
# Time=495, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
# Time=505, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
# Time=515, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
# Time=525, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:47:13 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:47:13 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1

restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=400, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=500, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
# Time=550, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=600, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1350, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
# Time=1450, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1500, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1800, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:48:22 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:48:23 on Jul 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:49:53 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(86): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:49:53 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(86): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
v
# ambiguous command name "v": validTime validTimeUnit valueWidget variable vcd vcd2wlf vcddu_image vcom vcom_capture vcover vdbg vdel vdir vectorize2dhdlsig vectorize_echo vectorizehdlsig vencrypt verifyOpenCompare verilog_image verror vgencomp vgroup_image vhdl_ams_arch_image vhdl_ams_body_image vhdl_ams_config_image vhdl_ams_entity_image vhdl_ams_pkg_image vhdl_context_decl_image vhdl_image vhdlams_image vhdldu_image vhencrypt view virt_bin_image virtual virtualif_image vish_vwait vlib vlist vlmExit vlog vlog_ams_cmodule_image vlog_ams_config_image vlog_ams_cspec_image vlog_ams_module_image vlog_capture vlogdu_image vmake vmap vmap_kernel vopt vrm_image vrmconfig_image vrmlog_image vrun vsim vsimAuth vsimCancelRepeat vsimDate vsimId vsimPlatform vsimPrintUsage vsimVersion vsimVersionString vsim_break vsim_kernel vsim_kernel_async vsim_kernel_push vsim_kernel_quit vsim_kernel_waitpid vsim_switch_enable vsim_tcl_version vsimwidgets__Srcedit__modifiedCB vsource vsystem_load_pref vwait
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:54:09 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:54:09 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:54:19 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:54:19 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:55:59 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:55:59 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=1, rx_valid=0, tx_valid=x
# Time=50, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=1, rx_valid=0, tx_valid=0
run
# Time=250, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
restart
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:57:16 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:57:16 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
# Break key hit
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:58:50 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 18:58:50 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=0, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=0, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:01:24 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:01:24 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:02:57 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:02:57 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:03:15 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:03:15 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:06:34 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:06:34 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
run
# Time=300, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=350, SS_N=0, MOSI=0, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=0, MISO=x, State=WRITE, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=WRITE, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1350, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
# Time=1450, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1500, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:08:40 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:08:40 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=0
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:10:02 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:10:02 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=1
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=1
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=1
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=1
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=1
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=1
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=1
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=1
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
run
# Time=2350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=1
run
# Time=2450, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=1
run
# Time=2550, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=11, rx_valid=0, tx_valid=1
# Causality operation skipped due to absence of debug database file
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:14:09 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:14:09 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=1
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=1
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=1
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=1
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=1
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=1
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=1
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=1
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
run
# Time=2350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=1
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:15:32 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:15:32 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=1
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=1
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=1
# Break key hit
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:17:47 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:17:48 on Jul 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=1
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=1
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=1
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:18:47 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:18:47 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(87): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=1
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=1
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=1
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=1
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=1
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=4, rx_valid=0, tx_valid=1
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=5, rx_valid=0, tx_valid=1
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=6, rx_valid=0, tx_valid=1
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=7, rx_valid=0, tx_valid=1
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=8, rx_valid=0, tx_valid=1
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
run
# Time=2350, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=9, rx_valid=0, tx_valid=1
run
# Time=2450, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=10, rx_valid=1, tx_valid=1
run
# Time=2550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=11, rx_valid=0, tx_valid=1
run
# Time=2650, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=12, rx_valid=0, tx_valid=1
run
# Time=2750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=13, rx_valid=0, tx_valid=1
run
# Time=2850, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=14, rx_valid=0, tx_valid=1
run
# Time=2950, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=15, rx_valid=0, tx_valid=1
run
# Time=3050, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=16, rx_valid=0, tx_valid=1
run
# Time=3150, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=17, rx_valid=0, tx_valid=1
run
# Time=3250, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=18, rx_valid=0, tx_valid=1
run
# Time=3350, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=19, rx_valid=0, tx_valid=1
run
# Time=3450, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=20, rx_valid=0, tx_valid=1
run
# Time=3550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=21, rx_valid=0, tx_valid=1
run
# Time=3650, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=22, rx_valid=0, tx_valid=1
run
# Time=3750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=23, rx_valid=0, tx_valid=1
run
# Time=3850, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=24, rx_valid=0, tx_valid=1
run
# Time=3950, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=25, rx_valid=0, tx_valid=1
run
# Time=4050, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=26, rx_valid=0, tx_valid=1
run
# Time=4150, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=27, rx_valid=0, tx_valid=1
run
# Time=4250, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=28, rx_valid=0, tx_valid=1
run
# Time=4350, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=29, rx_valid=0, tx_valid=1
run
# Time=4450, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=30, rx_valid=0, tx_valid=1
run
# Time=4550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=31, rx_valid=0, tx_valid=1
run
# Time=4650, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=0, rx_valid=0, tx_valid=1
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:24:40 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Error: (vlog-13069) SPI_Slave_Interface.sv(149): near "@": syntax error, unexpected '@'.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# End time: 19:24:40 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_2021.1/win64/vlog failed.
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:28:05 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(87): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Error (suppressible): SPI_Slave_Interface.sv(156): (vlog-7061) Variable 'shift_reg_MISO' driven in an always_ff block, may not be driven by any other process. See SPI_Slave_Interface.sv(53).
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# End time: 19:28:05 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# C:/questasim64_2021.1/win64/vlog failed.
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=4, rx_valid=0, tx_valid=0
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=5, rx_valid=0, tx_valid=0
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=6, rx_valid=0, tx_valid=0
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=7, rx_valid=0, tx_valid=0
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=8, rx_valid=0, tx_valid=0
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
run
# Time=2350, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=9, rx_valid=0, tx_valid=0
run
# Time=2450, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=10, rx_valid=1, tx_valid=0
run
# Time=2550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=11, rx_valid=0, tx_valid=1
run
# Time=2650, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=12, rx_valid=0, tx_valid=1
run
# Time=2750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=13, rx_valid=0, tx_valid=1
run
# Time=2850, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=14, rx_valid=0, tx_valid=1
run
# Time=2950, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=15, rx_valid=0, tx_valid=1
run
# Time=3050, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=16, rx_valid=0, tx_valid=1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
clear
# invalid command name "clear"
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:39:08 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(98): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:39:08 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(98): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=4, rx_valid=0, tx_valid=0
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=5, rx_valid=0, tx_valid=0
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=6, rx_valid=0, tx_valid=0
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=7, rx_valid=0, tx_valid=0
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=8, rx_valid=0, tx_valid=0
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
run
# Time=2350, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=9, rx_valid=0, tx_valid=0
run
# Time=2450, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=10, rx_valid=1, tx_valid=0
run
# Time=2550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=11, rx_valid=0, tx_valid=1
run
# Time=2650, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=12, rx_valid=0, tx_valid=1
run
# Time=2750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=13, rx_valid=0, tx_valid=1
run
# Time=2850, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=14, rx_valid=0, tx_valid=1
add wave -position insertpoint sim:/Testbench/dut/u_SPI_Slave_Interface/state_t/*
# ** UI-Msg: (vish-4014) No objects found matching '/Testbench/dut/u_SPI_Slave_Interface/state_t/*'.
add wave -position end sim:/Testbench/*
add wave -position end sim:/Testbench/dut/u_SPI_Slave_Interface/*
add wave -position end sim:/Testbench/dut/u_Single_port_Async_RAM/*
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:42:30 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(99): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:42:30 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(99): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=4, rx_valid=0, tx_valid=0
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=5, rx_valid=0, tx_valid=0
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=6, rx_valid=0, tx_valid=0
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=7, rx_valid=0, tx_valid=0
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=8, rx_valid=0, tx_valid=0
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
run
# Time=2350, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=9, rx_valid=0, tx_valid=0
run
# Time=2450, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=10, rx_valid=1, tx_valid=0
run
# Time=2550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=11, rx_valid=0, tx_valid=1
run
# Time=2650, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=12, rx_valid=0, tx_valid=1
run
# Time=2750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=13, rx_valid=0, tx_valid=1
run
# Time=2850, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=14, rx_valid=0, tx_valid=1
run
# Time=2950, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=15, rx_valid=0, tx_valid=1
run
# Time=3050, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=16, rx_valid=0, tx_valid=1
run
# Time=3150, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=17, rx_valid=0, tx_valid=1
run
# Time=3250, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=18, rx_valid=0, tx_valid=1
run
# Time=3350, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=19, rx_valid=0, tx_valid=1
run
# Time=3450, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=20, rx_valid=0, tx_valid=1
run
# Time=3550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=21, rx_valid=0, tx_valid=1
run
# Time=3650, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=22, rx_valid=0, tx_valid=1
run
# Time=3750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=23, rx_valid=0, tx_valid=1
run
# Time=3850, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=24, rx_valid=0, tx_valid=1
run
# Time=3950, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=25, rx_valid=0, tx_valid=1
run
# Time=4050, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=26, rx_valid=0, tx_valid=1
run
# Time=4150, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=27, rx_valid=0, tx_valid=1
run
# Time=4250, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=28, rx_valid=0, tx_valid=1
run
# Time=4350, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=29, rx_valid=0, tx_valid=1
run
# Time=4450, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=30, rx_valid=0, tx_valid=1
add wave -position end sim:/Testbench/*
vlog *.v
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:54:21 on Jul 17,2025
# vlog -reportprogress 300 *.v 
# ** Error: (vlog-7) Failed to open design unit file "*.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:54:22 on Jul 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/questasim64_2021.1/win64/vlog failed.
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:54:23 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(99): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:54:23 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
# Time=50, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=4, rx_valid=0, tx_valid=0
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=5, rx_valid=0, tx_valid=0
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=6, rx_valid=0, tx_valid=0
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=7, rx_valid=0, tx_valid=0
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=8, rx_valid=0, tx_valid=0
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
run
# Time=2350, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=9, rx_valid=0, tx_valid=0
run
# Time=2450, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=10, rx_valid=1, tx_valid=0
run
# Time=2550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=11, rx_valid=0, tx_valid=1
run
# Time=2650, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=12, rx_valid=0, tx_valid=1
run
# Time=2750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=13, rx_valid=0, tx_valid=1
run
# Time=2850, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=14, rx_valid=0, tx_valid=1
run
# Time=2950, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=15, rx_valid=0, tx_valid=1
run
# Time=3050, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=16, rx_valid=0, tx_valid=1
run
# Time=3150, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=17, rx_valid=0, tx_valid=1
run
# Time=3250, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=18, rx_valid=0, tx_valid=1
run
# Time=3350, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=19, rx_valid=0, tx_valid=1
run
# Time=3450, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=20, rx_valid=0, tx_valid=0
run
# Time=3550, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=21, rx_valid=0, tx_valid=0
run
# Time=3650, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=22, rx_valid=0, tx_valid=0
run
# Time=3750, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=23, rx_valid=0, tx_valid=0
run
# Time=3850, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=24, rx_valid=0, tx_valid=0
run
# Time=3950, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=25, rx_valid=0, tx_valid=0
run
# Time=4050, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=26, rx_valid=0, tx_valid=0
add wave -position insertpoint sim:/Testbench/dut/u_SPI_Slave_Interface/*
add wave -position end sim:/Testbench/*
add wave -position end sim:/Testbench/dut/u_Single_port_Async_RAM/*
add wave -position end sim:/Testbench/dut/u_SPI_Slave_Interface/*
add wave -position end sim:/Testbench/*
add wave -position end sim:/Testbench/dut/u_SPI_Slave_Interface/*
add wave -position end sim:/Testbench/dut/u_Single_port_Async_RAM/*
vlog *.sv
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:57:45 on Jul 17,2025
# vlog -reportprogress 300 SPI_Slave_Interface.sv SPI_Wrapper.sv Single_port_Async_RAM.sv Testbench.sv 
# -- Compiling module SPI_Slave_Interface
# ** Warning: SPI_Slave_Interface.sv(99): (vlog-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# -- Compiling module SPI_Wrapper
# -- Compiling module Single_port_Async_RAM
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 19:57:45 on Jul 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Closing VCD file "spi_read_test.vcd"
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: SPI_Slave_Interface.sv(99): (vopt-2182) 'Has_Read_Address' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Slave_Interface(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Testbench(fast)
# Loading work.SPI_Wrapper(fast)
# Loading work.Single_port_Async_RAM(fast)
# Loading work.SPI_Slave_Interface(fast)
run
# Time=0, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=x
# Time=50, SS_N=x, MOSI=x, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=100, SS_N=1, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=200, SS_N=0, MOSI=0, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=250, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=350, SS_N=0, MOSI=0, MISO=x, State=READ_ADD, Counter=1, rx_valid=0, tx_valid=0
run
# Time=450, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=2, rx_valid=0, tx_valid=0
run
# Time=550, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=3, rx_valid=0, tx_valid=0
run
# Time=650, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=4, rx_valid=0, tx_valid=0
run
# Time=750, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=5, rx_valid=0, tx_valid=0
run
# Time=850, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=6, rx_valid=0, tx_valid=0
run
# Time=950, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=7, rx_valid=0, tx_valid=0
run
# Time=1050, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=8, rx_valid=0, tx_valid=0
run
# Time=1150, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=9, rx_valid=0, tx_valid=0
run
# Time=1250, SS_N=0, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
run
# Time=1300, SS_N=1, MOSI=1, MISO=x, State=READ_ADD, Counter=10, rx_valid=1, tx_valid=0
# Time=1350, SS_N=1, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1400, SS_N=0, MOSI=1, MISO=x, State=IDLE, Counter=0, rx_valid=0, tx_valid=0
# Time=1450, SS_N=0, MOSI=1, MISO=x, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=1550, SS_N=0, MOSI=1, MISO=x, State=READ_DATA1, Counter=1, rx_valid=0, tx_valid=0
run
# Time=1650, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=2, rx_valid=0, tx_valid=0
run
# Time=1750, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=3, rx_valid=0, tx_valid=0
run
# Time=1850, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=4, rx_valid=0, tx_valid=0
run
# Time=1950, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=5, rx_valid=0, tx_valid=0
run
# Time=2050, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=6, rx_valid=0, tx_valid=0
run
# Time=2150, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=7, rx_valid=0, tx_valid=0
run
# Time=2250, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=8, rx_valid=0, tx_valid=0
run
# ** Note: $stop    : Testbench.sv(68)
#    Time: 2350 ns  Iteration: 1  Instance: /Testbench
# Break in Module Testbench at Testbench.sv line 68
run
# Time=2350, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=9, rx_valid=0, tx_valid=0
run
# Time=2450, SS_N=0, MOSI=0, MISO=x, State=READ_DATA1, Counter=10, rx_valid=1, tx_valid=0
run
# Time=2550, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=11, rx_valid=0, tx_valid=1
run
# Time=2650, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=12, rx_valid=0, tx_valid=1
run
# Time=2750, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=13, rx_valid=0, tx_valid=1
run
# Time=2850, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=14, rx_valid=0, tx_valid=1
run
# Time=2950, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=15, rx_valid=0, tx_valid=1
run
# Time=3050, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=16, rx_valid=0, tx_valid=1
run
# Time=3150, SS_N=0, MOSI=0, MISO=0, State=READ_DATA2, Counter=17, rx_valid=0, tx_valid=1
run
# Time=3250, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=18, rx_valid=0, tx_valid=1
run
# Time=3350, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=19, rx_valid=0, tx_valid=1
run
# Time=3450, SS_N=0, MOSI=0, MISO=1, State=READ_DATA2, Counter=20, rx_valid=0, tx_valid=0
run
# Time=3550, SS_N=0, MOSI=0, MISO=1, State=IDLE, Counter=21, rx_valid=0, tx_valid=0
run
# Time=3650, SS_N=0, MOSI=0, MISO=1, State=CHK_CMD, Counter=0, rx_valid=0, tx_valid=0
run
# Time=3750, SS_N=0, MOSI=0, MISO=1, State=WRITE, Counter=1, rx_valid=0, tx_valid=0
run
# Time=3850, SS_N=0, MOSI=0, MISO=1, State=WRITE, Counter=2, rx_valid=0, tx_valid=0
