Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jan 26 11:15:17 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DivisoreOnBoard_timing_summary_routed.rpt -pb DivisoreOnBoard_timing_summary_routed.pb -rpx DivisoreOnBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : DivisoreOnBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.374        0.000                      0                  221        0.071        0.000                      0                  221        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.374        0.000                      0                  221        0.071        0.000                      0                  221        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 div/PC/load_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_q/tmp_out_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.642ns (28.092%)  route 1.643ns (71.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  div/PC/load_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  div/PC/load_q_reg/Q
                         net (fo=11, routed)          1.101     6.932    div/PC/load_m
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  div/PC/tmp_out[4]_i_1__0/O
                         net (fo=7, routed)           0.542     7.598    div/PO/reg_q/tmp_out_reg[3]_2[0]
    SLICE_X0Y99          FDRE                                         r  div/PO/reg_q/tmp_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606    10.029    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  div/PO/reg_q/tmp_out_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_CE)      -0.202     9.971    div/PO/reg_q/tmp_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 div/PC/load_a_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_a/tmp_out_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.606ns (28.068%)  route 1.553ns (71.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  div/PC/load_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  div/PC/load_a_reg/Q
                         net (fo=7, routed)           0.910     6.678    div/PC/load_a
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.150     6.828 r  div/PC/tmp_out[4]_i_1/O
                         net (fo=5, routed)           0.643     7.471    div/PO/reg_a/tmp_out_reg[0]_1[0]
    SLICE_X1Y100         FDRE                                         r  div/PO/reg_a/tmp_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.590    10.012    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  div/PO/reg_a/tmp_out_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.275    10.287    
                         clock uncertainty           -0.035    10.252    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.404     9.848    div/PO/reg_a/tmp_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 div/PC/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/cont/count_for_division.counter_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.456ns (20.318%)  route 1.788ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  div/PC/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  div/PC/en_count_reg/Q
                         net (fo=34, routed)          1.788     7.557    div/PO/cont/E[0]
    SLICE_X1Y92          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.604    10.027    div/PO/cont/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X1Y92          FDRE (Setup_fdre_C_CE)      -0.202     9.969    div/PO/cont/count_for_division.counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 div/PC/en_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/cont/count_for_division.counter_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.456ns (20.318%)  route 1.788ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  div/PC/en_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  div/PC/en_count_reg/Q
                         net (fo=34, routed)          1.788     7.557    div/PO/cont/E[0]
    SLICE_X1Y92          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.604    10.027    div/PO/cont/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.207    
                         clock uncertainty           -0.035    10.171    
    SLICE_X1Y92          FDRE (Setup_fdre_C_CE)      -0.202     9.969    div/PO/cont/count_for_division.counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 div/PC/load_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_q/tmp_out_reg[1]_lopt_replica/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.642ns (28.687%)  route 1.596ns (71.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  div/PC/load_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  div/PC/load_q_reg/Q
                         net (fo=11, routed)          1.101     6.932    div/PC/load_m
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  div/PC/tmp_out[4]_i_1__0/O
                         net (fo=7, routed)           0.495     7.550    div/PO/reg_q/tmp_out_reg[3]_2[0]
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606    10.029    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[1]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X0Y97          FDRE (Setup_fdre_C_CE)      -0.202     9.971    div/PO/reg_q/tmp_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 div/PC/load_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_q/tmp_out_reg[2]_lopt_replica/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.642ns (28.687%)  route 1.596ns (71.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  div/PC/load_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  div/PC/load_q_reg/Q
                         net (fo=11, routed)          1.101     6.932    div/PC/load_m
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  div/PC/tmp_out[4]_i_1__0/O
                         net (fo=7, routed)           0.495     7.550    div/PO/reg_q/tmp_out_reg[3]_2[0]
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606    10.029    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[2]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X0Y97          FDRE (Setup_fdre_C_CE)      -0.202     9.971    div/PO/reg_q/tmp_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 div/PC/load_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_q/tmp_out_reg[3]_lopt_replica/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.642ns (28.687%)  route 1.596ns (71.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  div/PC/load_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  div/PC/load_q_reg/Q
                         net (fo=11, routed)          1.101     6.932    div/PC/load_m
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  div/PC/tmp_out[4]_i_1__0/O
                         net (fo=7, routed)           0.495     7.550    div/PO/reg_q/tmp_out_reg[3]_2[0]
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606    10.029    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[3]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X0Y97          FDRE (Setup_fdre_C_CE)      -0.202     9.971    div/PO/reg_q/tmp_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 div/PC/load_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_q/tmp_out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.636ns (29.595%)  route 1.513ns (70.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  div/PC/load_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  div/PC/load_q_reg/Q
                         net (fo=11, routed)          0.926     6.756    div/PC/load_m
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.118     6.874 r  div/PC/tmp_out[2]_i_1__0/O
                         net (fo=2, routed)           0.587     7.461    div/PO/reg_q/D[1]
    SLICE_X0Y98          FDRE                                         r  div/PO/reg_q/tmp_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606    10.029    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  div/PO/reg_q/tmp_out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)       -0.280     9.893    div/PO/reg_q/tmp_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 div/PC/load_a_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_a/tmp_out_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.606ns (30.167%)  route 1.403ns (69.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  div/PC/load_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  div/PC/load_a_reg/Q
                         net (fo=7, routed)           0.910     6.678    div/PC/load_a
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.150     6.828 r  div/PC/tmp_out[4]_i_1/O
                         net (fo=5, routed)           0.493     7.321    div/PO/reg_a/tmp_out_reg[0]_1[0]
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606    10.029    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.366     9.807    div/PO/reg_a/tmp_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 div/PC/load_a_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_a/tmp_out_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.606ns (30.167%)  route 1.403ns (69.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.710     5.312    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  div/PC/load_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  div/PC/load_a_reg/Q
                         net (fo=7, routed)           0.910     6.678    div/PC/load_a
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.150     6.828 r  div/PC/tmp_out[4]_i_1/O
                         net (fo=5, routed)           0.493     7.321    div/PO/reg_a/tmp_out_reg[0]_1[0]
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606    10.029    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.209    
                         clock uncertainty           -0.035    10.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.366     9.807    div/PO/reg_a/tmp_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  2.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inpMan/db/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inpMan/exception_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.453%)  route 0.168ns (50.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.598     1.517    inpMan/db/CLK_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  inpMan/db/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  inpMan/db/CLEARED_BTN_reg/Q
                         net (fo=4, routed)           0.168     1.849    inpMan/CLEARED_BTN
    SLICE_X6Y99          FDRE                                         r  inpMan/exception_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.875     2.040    inpMan/CLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  inpMan/exception_reg/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_CE)       -0.016     1.778    inpMan/exception_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 div/PO/reg_a/tmp_out_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/ff_s/y_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.988%)  route 0.287ns (60.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     6.518    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  div/PO/reg_a/tmp_out_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.146     6.664 r  div/PO/reg_a/tmp_out_reg[4]/Q
                         net (fo=2, routed)           0.287     6.951    div/PO/reg_a/tmp_a_out[4]
    SLICE_X1Y99          LUT6 (Prop_lut6_I3_O)        0.045     6.996 r  div/PO/reg_a/y_i_1/O
                         net (fo=1, routed)           0.000     6.996    div/PO/ff_s/y_reg_0
    SLICE_X1Y99          FDRE                                         r  div/PO/ff_s/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     7.043    div/PO/ff_s/CLK_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  div/PO/ff_s/y_reg/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.099     6.896    div/PO/ff_s/y_reg
  -------------------------------------------------------------------
                         required time                         -6.896    
                         arrival time                           6.996    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inpMan/db/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inpMan/db/deb.count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.355ns (72.870%)  route 0.132ns (27.130%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  inpMan/db/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  inpMan/db/deb.count_reg[12]/Q
                         net (fo=4, routed)           0.131     1.796    inpMan/db/deb.count_reg_n_0_[12]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  inpMan/db/deb.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    inpMan/db/deb.count_reg[12]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  inpMan/db/deb.count_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    inpMan/db/data1[13]
    SLICE_X5Y100         FDRE                                         r  inpMan/db/deb.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.868     2.034    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  inpMan/db/deb.count_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    inpMan/db/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 div/PC/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PC/store_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  div/PC/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  div/PC/FSM_onehot_current_state_reg[1]/Q
                         net (fo=6, routed)           0.066     1.726    div/PC/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.045     1.771 r  div/PC/store_i_1/O
                         net (fo=1, routed)           0.000     1.771    div/PC/store_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  div/PC/store_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.872     2.037    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  div/PC/store_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121     1.652    div/PC/store_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inpMan/db/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inpMan/db/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.366ns (73.469%)  route 0.132ns (26.531%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  inpMan/db/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  inpMan/db/deb.count_reg[12]/Q
                         net (fo=4, routed)           0.131     1.796    inpMan/db/deb.count_reg_n_0_[12]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.956 r  inpMan/db/deb.count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    inpMan/db/deb.count_reg[12]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.021 r  inpMan/db/deb.count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.021    inpMan/db/data1[15]
    SLICE_X5Y100         FDRE                                         r  inpMan/db/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.868     2.034    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  inpMan/db/deb.count_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    inpMan/db/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 div/PC/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PC/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  div/PC/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  div/PC/FSM_onehot_current_state_reg[2]/Q
                         net (fo=7, routed)           0.077     1.737    div/PC/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X2Y100         LUT5 (Prop_lut5_I2_O)        0.045     1.782 r  div/PC/shift_i_1/O
                         net (fo=1, routed)           0.000     1.782    div/PC/shift_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  div/PC/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.872     2.037    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  div/PC/shift_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121     1.652    div/PC/shift_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inpMan/db/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inpMan/db/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.054%)  route 0.316ns (62.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.598     1.517    inpMan/db/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  inpMan/db/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  inpMan/db/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.316     1.974    inpMan/db/BTN_state__0[0]
    SLICE_X7Y99          LUT6 (Prop_lut6_I4_O)        0.045     2.019 r  inpMan/db/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.019    inpMan/db/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X7Y99          FDRE                                         r  inpMan/db/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.875     2.040    inpMan/db/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  inpMan/db/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.091     1.885    inpMan/db/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 div/PO/reg_m/temp_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PO/reg_a/tmp_out_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.514ns  (logic 0.236ns (45.875%)  route 0.278ns (54.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 6.524 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.605     6.524    div/PO/reg_m/CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  div/PO/reg_m/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.146     6.670 r  div/PO/reg_m/temp_reg[3]/Q
                         net (fo=2, routed)           0.169     6.839    div/PO/reg_a/tmp_out_reg[4]_0[3]
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.045     6.884 r  div/PO/reg_a/tmp_out[4]_i_3/O
                         net (fo=2, routed)           0.109     6.994    div/PO/reg_a/tmp_out[4]_i_3_n_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.045     7.039 r  div/PO/reg_a/tmp_out[4]_i_2/O
                         net (fo=1, routed)           0.000     7.039    div/PO/reg_a/tmp_out[4]_i_2_n_0
    SLICE_X1Y100         FDRE                                         r  div/PO/reg_a/tmp_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.872     7.037    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  div/PO/reg_a/tmp_out_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.098     6.889    div/PO/reg_a/tmp_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.889    
                         arrival time                           7.039    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 outMan/diplay/clk_divider_instance/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outMan/diplay/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.689%)  route 0.366ns (66.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    outMan/diplay/clk_divider_instance/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  outMan/diplay/clk_divider_instance/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  outMan/diplay/clk_divider_instance/clockfx_reg/Q
                         net (fo=3, routed)           0.366     2.030    outMan/diplay/counter_instance/clockfx
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.045     2.075 r  outMan/diplay/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     2.075    outMan/diplay/counter_instance/c[2]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.872     2.037    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.107     1.898    outMan/diplay/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 div/PC/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/PC/load_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y100         FDSE                                         r  div/PC/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDSE (Prop_fdse_C_Q)         0.141     1.659 f  div/PC/FSM_onehot_current_state_reg[0]/Q
                         net (fo=9, routed)           0.133     1.792    div/PC/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X2Y100         LUT5 (Prop_lut5_I1_O)        0.045     1.837 r  div/PC/load_zero_i_1/O
                         net (fo=1, routed)           0.000     1.837    div/PC/load_zero_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  div/PC/load_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.872     2.037    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  div/PC/load_zero_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.651    div/PC/load_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    div/PC/en_count_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    div/PC/fine_operazione_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    div/PC/FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div/PO/reg_q/tmp_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.127ns  (logic 4.638ns (41.684%)  route 6.489ns (58.316%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  div/PO/reg_q/tmp_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.459    10.788 f  div/PO/reg_q/tmp_out_reg[3]/Q
                         net (fo=6, routed)           1.173    11.961    div/PO/reg_q/Q[2]
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124    12.085 f  div/PO/reg_q/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.806    12.891    div/PO/reg_a/cathodes_OBUF[0]_inst_i_1_2
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124    13.015 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           0.975    13.990    div/PO/reg_a/cathodes_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.152    14.142 r  div/PO/reg_a/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.535    17.676    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    21.455 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.455    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_a/tmp_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 4.451ns (40.076%)  route 6.656ns (59.924%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.524    10.853 f  div/PO/reg_a/tmp_out_reg[3]/Q
                         net (fo=11, routed)          1.567    12.420    div/PO/reg_a/Q[3]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.799    13.343    div/PO/reg_a/cathodes_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124    13.467 f  div/PO/reg_a/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.892    14.359    div/PO/reg_a/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y101         LUT5 (Prop_lut5_I3_O)        0.124    14.483 r  div/PO/reg_a/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.398    17.881    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.436 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.436    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_a/tmp_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.691ns  (logic 4.457ns (41.685%)  route 6.235ns (58.315%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.524    10.853 r  div/PO/reg_a/tmp_out_reg[3]/Q
                         net (fo=11, routed)          1.567    12.420    div/PO/reg_a/Q[3]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124    12.544 f  div/PO/reg_a/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.799    13.343    div/PO/reg_a/cathodes_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124    13.467 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.893    14.360    div/PO/reg_a/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I4_O)        0.124    14.484 r  div/PO/reg_a/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.976    17.459    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    21.020 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.020    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_a/tmp_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.046ns  (logic 4.430ns (44.090%)  route 5.617ns (55.910%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.524    10.853 f  div/PO/reg_a/tmp_out_reg[3]/Q
                         net (fo=11, routed)          1.567    12.420    div/PO/reg_a/Q[3]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.799    13.343    div/PO/reg_a/cathodes_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124    13.467 f  div/PO/reg_a/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.506    13.973    div/PO/reg_a/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y101         LUT5 (Prop_lut5_I4_O)        0.124    14.097 r  div/PO/reg_a/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.745    16.842    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.375 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.375    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_a/tmp_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.618ns  (logic 4.433ns (46.095%)  route 5.184ns (53.905%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.524    10.853 r  div/PO/reg_a/tmp_out_reg[3]/Q
                         net (fo=11, routed)          1.567    12.420    div/PO/reg_a/Q[3]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124    12.544 f  div/PO/reg_a/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.799    13.343    div/PO/reg_a/cathodes_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124    13.467 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.894    14.361    div/PO/reg_a/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.124    14.485 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.924    16.409    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    19.946 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.946    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_a/tmp_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 4.619ns (48.368%)  route 4.931ns (51.632%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_a/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  div/PO/reg_a/tmp_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.524    10.853 r  div/PO/reg_a/tmp_out_reg[3]/Q
                         net (fo=11, routed)          1.567    12.420    div/PO/reg_a/Q[3]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124    12.544 f  div/PO/reg_a/cathodes_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.799    13.343    div/PO/reg_a/cathodes_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124    13.467 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.892    14.359    div/PO/reg_a/cathodes_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y101         LUT5 (Prop_lut5_I3_O)        0.152    14.511 r  div/PO/reg_a/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673    16.184    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    19.879 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.879    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_q/tmp_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.398ns  (logic 4.381ns (46.617%)  route 5.017ns (53.383%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  div/PO/reg_q/tmp_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.459    10.788 f  div/PO/reg_q/tmp_out_reg[3]/Q
                         net (fo=6, routed)           1.173    11.961    div/PO/reg_q/Q[2]
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124    12.085 f  div/PO/reg_q/cathodes_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.806    12.891    div/PO/reg_a/cathodes_OBUF[0]_inst_i_1_2
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124    13.015 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=4, routed)           0.975    13.990    div/PO/reg_a/cathodes_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I0_O)        0.124    14.114 r  div/PO/reg_a/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.063    16.177    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    19.727 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.727    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_q/tmp_out_reg[1]_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 4.011ns (57.840%)  route 2.924ns (42.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[1]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.459    10.788 r  div/PO/reg_q/tmp_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.924    13.711    lopt
    V17                  OBUF (Prop_obuf_I_O)         3.552    17.263 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.263    data_out[5]
    V17                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_q/tmp_out_reg[3]_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 4.014ns (57.918%)  route 2.917ns (42.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[3]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.459    10.788 r  div/PO/reg_q/tmp_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.917    13.704    lopt_2
    U16                  OBUF (Prop_obuf_I_O)         3.555    17.260 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.260    data_out[7]
    U16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/PO/reg_q/tmp_out_reg[2]_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 4.014ns (59.401%)  route 2.743ns (40.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.726    10.329    div/PO/reg_q/CLK_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  div/PO/reg_q/tmp_out_reg[2]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.459    10.788 r  div/PO/reg_q/tmp_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.743    13.531    lopt_1
    U17                  OBUF (Prop_obuf_I_O)         3.555    17.086 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.086    data_out[6]
    U17                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.422ns (71.387%)  route 0.570ns (28.613%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  outMan/diplay/counter_instance/c_reg[0]/Q
                         net (fo=16, routed)          0.179     1.838    outMan/diplay/counter_instance/c_reg[0]_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.883 r  outMan/diplay/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.275    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.511 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.511    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.462ns (69.826%)  route 0.632ns (30.174%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  outMan/diplay/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.241     1.888    outMan/diplay/counter_instance/c_reg[2]_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.098     1.986 r  outMan/diplay/counter_instance/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.376    anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.613 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.613    anodes[1]
    J18                                                               r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.479ns (69.156%)  route 0.660ns (30.844%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 f  outMan/diplay/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.331     1.978    div/PO/reg_a/cathodes[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I0_O)        0.095     2.073 r  div/PO/reg_a/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.401    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.256     3.658 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.658    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.497ns (69.900%)  route 0.644ns (30.100%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  outMan/diplay/counter_instance/c_reg[0]/Q
                         net (fo=16, routed)          0.179     1.838    outMan/diplay/counter_instance/c_reg[0]_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.049     1.887 r  outMan/diplay/counter_instance/anodes_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.466     2.353    cathodes_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.307     3.659 r  cathodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.659    cathodes[7]
    H15                                                               r  cathodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.464ns (66.511%)  route 0.737ns (33.489%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  outMan/diplay/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.288     1.935    div/PO/reg_a/cathodes[0]
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.098     2.033 r  div/PO/reg_a/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.482    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.720 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.720    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inpMan/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exception
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.412ns (63.153%)  route 0.824ns (36.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    inpMan/CLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  inpMan/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  inpMan/exception_reg/Q
                         net (fo=1, routed)           0.824     2.511    exception_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.760 r  exception_OBUF_inst/O
                         net (fo=0)                   0.000     3.760    exception
    V16                                                               r  exception (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.541ns (67.649%)  route 0.737ns (32.351%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  outMan/diplay/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.241     1.888    outMan/diplay/counter_instance/c_reg[2]_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.095     1.983 r  outMan/diplay/counter_instance/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.478    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.318     3.796 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.796    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.477ns (62.433%)  route 0.889ns (37.567%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  outMan/diplay/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.381     2.027    div/PO/reg_a/cathodes[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I2_O)        0.098     2.125 r  div/PO/reg_a/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.508     2.633    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.884 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.884    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.460ns (57.103%)  route 1.097ns (42.897%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  outMan/diplay/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.282     1.929    div/PO/reg_a/cathodes[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I0_O)        0.098     2.027 r  div/PO/reg_a/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.815     2.841    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.076 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.076    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMan/diplay/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.487ns (55.299%)  route 1.202ns (44.701%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    outMan/diplay/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  outMan/diplay/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 f  outMan/diplay/counter_instance/c_reg[2]/Q
                         net (fo=15, routed)          0.295     1.941    div/PO/reg_a/cathodes[0]
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.098     2.039 r  div/PO/reg_a/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.947    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.208 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.208    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PC/load_a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.374ns  (logic 1.955ns (30.666%)  route 4.419ns (69.334%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.595     5.072    div/PC/RST_IBUF
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.150     5.222 r  div/PC/load_a_i_2/O
                         net (fo=2, routed)           0.824     6.046    div/PC/load_a_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.328     6.374 r  div/PC/load_a_i_1/O
                         net (fo=1, routed)           0.000     6.374    div/PC/load_a_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  div/PC/load_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.590     5.012    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  div/PC/load_a_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PC/store_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.018ns  (logic 1.955ns (32.480%)  route 4.063ns (67.520%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.595     5.072    div/PC/RST_IBUF
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.150     5.222 r  div/PC/load_a_i_2/O
                         net (fo=2, routed)           0.468     5.690    div/PC/load_a_i_2_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.328     6.018 r  div/PC/store_i_1/O
                         net (fo=1, routed)           0.000     6.018    div/PC/store_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  div/PC/store_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.590     5.012    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  div/PC/store_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PC/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.595ns  (logic 1.601ns (28.609%)  route 3.994ns (71.391%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=95, routed)          3.994     5.471    div/PC/RST_IBUF
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  div/PC/sel_i_1/O
                         net (fo=1, routed)           0.000     5.595    div/PC/sel_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  div/PC/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.590     5.012    div/PC/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  div/PC/sel_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inpMan/db/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.601ns (29.242%)  route 3.873ns (70.758%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.205     4.682    inpMan/db/RST_IBUF
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  inpMan/db/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.668     5.473    inpMan/db/deb.count[31]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  inpMan/db/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.587     5.009    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  inpMan/db/deb.count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inpMan/db/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.601ns (29.242%)  route 3.873ns (70.758%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.205     4.682    inpMan/db/RST_IBUF
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  inpMan/db/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.668     5.473    inpMan/db/deb.count[31]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  inpMan/db/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.587     5.009    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  inpMan/db/deb.count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inpMan/db/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.601ns (29.242%)  route 3.873ns (70.758%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.205     4.682    inpMan/db/RST_IBUF
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  inpMan/db/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.668     5.473    inpMan/db/deb.count[31]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  inpMan/db/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.587     5.009    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  inpMan/db/deb.count_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inpMan/db/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 1.601ns (29.268%)  route 3.868ns (70.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.205     4.682    inpMan/db/RST_IBUF
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  inpMan/db/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.663     5.469    inpMan/db/deb.count[31]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  inpMan/db/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.604     5.027    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  inpMan/db/deb.count_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inpMan/db/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 1.601ns (29.268%)  route 3.868ns (70.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.205     4.682    inpMan/db/RST_IBUF
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  inpMan/db/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.663     5.469    inpMan/db/deb.count[31]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  inpMan/db/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.604     5.027    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  inpMan/db/deb.count_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inpMan/db/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 1.601ns (29.268%)  route 3.868ns (70.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.205     4.682    inpMan/db/RST_IBUF
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  inpMan/db/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.663     5.469    inpMan/db/deb.count[31]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  inpMan/db/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.604     5.027    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  inpMan/db/deb.count_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inpMan/db/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 1.601ns (29.293%)  route 3.863ns (70.707%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=95, routed)          3.205     4.682    inpMan/db/RST_IBUF
    SLICE_X7Y100         LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  inpMan/db/deb.count[31]_i_1/O
                         net (fo=20, routed)          0.658     5.464    inpMan/db/deb.count[31]_i_1_n_0
    SLICE_X5Y103         FDRE                                         r  inpMan/db/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.587     5.009    inpMan/db/CLK_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  inpMan/db/deb.count_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            div/PO/reg_m/temp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.245ns (37.967%)  route 0.401ns (62.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=4, routed)           0.401     0.646    div/PO/reg_m/switches_IBUF[0]
    SLICE_X3Y99          FDRE                                         r  div/PO/reg_m/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     7.043    div/PO/reg_m/CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  div/PO/reg_m/temp_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            div/PC/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.290ns (41.428%)  route 0.411ns (58.572%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  switches_IBUF[0]_inst/O
                         net (fo=4, routed)           0.411     0.656    div/PC/switches_IBUF[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.045     0.701 r  div/PC/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.701    div/PC/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  div/PC/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.872     2.037    div/PC/CLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  div/PC/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            div/PO/reg_m/temp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.247ns (32.158%)  route 0.522ns (67.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switches_IBUF[1]_inst/O
                         net (fo=4, routed)           0.522     0.769    div/PO/reg_m/switches_IBUF[1]
    SLICE_X3Y99          FDRE                                         r  div/PO/reg_m/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     7.043    div/PO/reg_m/CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  div/PO/reg_m/temp_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PO/cont/count_for_division.counter_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.244ns (31.339%)  route 0.536ns (68.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.041 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=95, routed)          0.536     0.780    div/PO/cont/RST_IBUF
    SLICE_X1Y92          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.876     7.041    div/PO/cont/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PO/cont/count_for_division.counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.244ns (31.339%)  route 0.536ns (68.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.041 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=95, routed)          0.536     0.780    div/PO/cont/RST_IBUF
    SLICE_X1Y92          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.876     7.041    div/PO/cont/CLK_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PO/cont/count_for_division.counter_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.244ns (29.460%)  route 0.585ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=95, routed)          0.585     0.830    div/PO/cont/RST_IBUF
    SLICE_X2Y93          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.877     7.042    div/PO/cont/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PO/cont/count_for_division.counter_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.244ns (29.460%)  route 0.585ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=95, routed)          0.585     0.830    div/PO/cont/RST_IBUF
    SLICE_X2Y93          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.877     7.042    div/PO/cont/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PO/cont/count_for_division.counter_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.244ns (29.460%)  route 0.585ns (70.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=95, routed)          0.585     0.830    div/PO/cont/RST_IBUF
    SLICE_X2Y93          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.877     7.042    div/PO/cont/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div/PO/cont/count_for_division.counter_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.244ns (29.144%)  route 0.594ns (70.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RST_IBUF_inst/O
                         net (fo=95, routed)          0.594     0.839    div/PO/cont/RST_IBUF
    SLICE_X1Y94          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.877     7.042    div/PO/cont/CLK_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  div/PO/cont/count_for_division.counter_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            div/PO/reg_m/temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.253ns (30.092%)  route 0.588ns (69.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switches_IBUF[2]_inst/O
                         net (fo=4, routed)           0.588     0.841    div/PO/reg_m/switches_IBUF[2]
    SLICE_X3Y99          FDRE                                         r  div/PO/reg_m/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     7.043    div/PO/reg_m/CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  div/PO/reg_m/temp_reg[2]/C  (IS_INVERTED)





