Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0 --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_pio0.pio0: Add IOPLL for device family Agilex 5
Info: pcie_ed_pio0.pio0:  -- IOPLL Refclk_freq : 125
Info: pcie_ed_pio0.pio0: CLOCK_DIVIDER true
Info: pcie_ed_pio0.pio0: CLOCK_DIVIDER_OUTPUTS 2
Warning: pcie_ed_pio0.pio0.pio_master_reset: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.pio_axi_st_areset_n: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.pio_axi_lite_areset_n: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.pio_subsystem_cold_rst_n: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.pio_subsystem_warm_rst_n: Associated reset sinks not declared
Warning: pcie_ed_pio0.pio0.ninit_done: No synchronous edges, but has associated clock
Info: pio0.intel_pio_clkCtrl: Clock Gating has been disabled. Uncheck Clock Division in the 'Clock Output Division' tab to access it again.
Info: pcie_ed_pio0: "Transforming system: pcie_ed_pio0"
Info: pcie_ed_pio0: "Naming system components in system: pcie_ed_pio0"
Info: pcie_ed_pio0: "Processing generation queue"
Info: pcie_ed_pio0: "Generating: pcie_ed_pio0"
Info: pcie_ed_pio0: "Generating: pcie_ed_pio0_intel_pcie_pio_gts_234_bnb5jay"
Info: intel_pio_clkCtrl: "Generating: intel_pio_clkCtrl"
Info: pcie_ed_pio0: "Generating: pcie_ed_pio0_intel_pcie_pio_gts_intelclkctrl_234_dwo3zja"
Info: pcie_ed_pio0: "Generating: pcie_ed_pio0_intelclkctrl_200_f3nubzq"
Info: intel_pio_clkCtrl: Generating top-level entity pcie_ed_pio0_intelclkctrl_200_f3nubzq.
Info: intel_pio_clkCtrl: Verilog entity generation was successful
Info: pcie_ed_pio0: Done "pcie_ed_pio0" with 4 modules, 56 files
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0.ip --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_pio0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
