Version 4
SHEET 1 880 680
WIRE -128 48 -448 48
WIRE -448 176 -448 48
WIRE -416 176 -448 176
WIRE -336 176 -384 176
WIRE -128 176 -128 48
WIRE -128 176 -176 176
WIRE -32 176 -128 176
WIRE 64 176 -32 176
WIRE -336 224 -416 224
WIRE -416 384 -416 224
WIRE -416 400 -416 384
FLAG -768 -48 $G_Vdd
FLAG -768 16 $G_Vss
FLAG -32 176 ADDRESS
FLAG -416 464 0
SYMBOL tpower -768 -16 R0
SYMATTR InstName X2
SYMBOL dtflop -256 128 R0
SYMATTR InstName X3
SYMBOL tcycle_up -400 176 R0
SYMATTR InstName X4
SYMBOL voltage -416 368 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PULSE(-5 5 0 1n 1n 10n 20n)
TEXT -64 336 Left 0 !.tran 40n
TEXT 104 176 Left 0 ;SWROM goes here
TEXT -488 -64 Left 0 ;The circuit is intended to cycle through -1, 0, 1, incrementing with\neach clock cycle. However, because the level-triggered D flip-flop sets \nQ to D whenever CLK is high, feedback causes the flip-flop to quickly\noscillate, making it unusable. Need an edge-triggered flip-flop.
