;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <121, 103
	SUB <1, 1
	SUB @121, 103
	JMP -1, @-20
	SUB <1, 1
	SUB 12, @10
	CMP -7, <-420
	DJN -1, @-20
	SUB -7, <-20
	SUB @127, 106
	SLT 261, 30
	SUB @127, 106
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	ADD <1, 1
	SUB @121, 103
	SUB #-2, -0
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	JMP <121, 103
	SUB 612, @10
	SUB 12, @10
	SPL 780, 66
	SPL 780, 66
	SPL 780, 66
	ADD @121, 103
	SLT #-50, <-0
	DJN -2, @-0
	DJN -1, @-20
	SPL @26, #3
	ADD 30, 9
	MOV -7, <-20
	CMP -7, <-420
	ADD 270, 1
	SUB @121, 103
	SUB 162, 191
	SUB 162, 191
	DJN 14, @19
	CMP -7, <-420
	CMP -7, <-420
	ADD @121, 103
	SPL 0, <402
	MOV -1, <-20
	DJN -241, -30
	DJN -241, -30
