#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Jun 23 02:28:07 2016
# Process ID: 21123
# Current directory: /home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1053 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_1/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_1/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 529 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 492 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1354.539 ; gain = 371.129 ; free physical = 414 ; free virtual = 11210
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1387.555 ; gain = 33.008 ; free physical = 411 ; free virtual = 11210
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/darkin/Workspace/Vivado_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "5a09a72c0eedfb3f".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1829.586 ; gain = 0.000 ; free physical = 884 ; free virtual = 10798
Phase 1 Generate And Synthesize Debug Cores | Checksum: 18959bf12

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1829.586 ; gain = 31.539 ; free physical = 883 ; free virtual = 10798
Implement Debug Cores | Checksum: 179ec13b3

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12e6bae99

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1830.586 ; gain = 32.539 ; free physical = 856 ; free virtual = 10795

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 163 cells.
Phase 3 Constant Propagation | Checksum: 195fa6a24

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1830.586 ; gain = 32.539 ; free physical = 845 ; free virtual = 10797

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1364 unconnected nets.
INFO: [Opt 31-11] Eliminated 350 unconnected cells.
Phase 4 Sweep | Checksum: 1608856f8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1830.586 ; gain = 32.539 ; free physical = 843 ; free virtual = 10797

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1830.586 ; gain = 0.000 ; free physical = 843 ; free virtual = 10797
Ending Logic Optimization Task | Checksum: 1608856f8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1830.586 ; gain = 32.539 ; free physical = 843 ; free virtual = 10797

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 1 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 15e2f22ab

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 633 ; free virtual = 10605
Ending Power Optimization Task | Checksum: 15e2f22ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.891 ; gain = 300.305 ; free physical = 633 ; free virtual = 10605
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 2130.891 ; gain = 776.344 ; free physical = 633 ; free virtual = 10605
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 630 ; free virtual = 10605
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 596 ; free virtual = 10602
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 600 ; free virtual = 10602

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 5b146555

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 600 ; free virtual = 10603
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 5b146555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 601 ; free virtual = 10602

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 5b146555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 601 ; free virtual = 10602

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 21b8695c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 601 ; free virtual = 10602
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dfd6f61a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 601 ; free virtual = 10602

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 14cb6cf7d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 590 ; free virtual = 10600
Phase 1.2.1 Place Init Design | Checksum: f08d2333

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 590 ; free virtual = 10601
Phase 1.2 Build Placer Netlist Model | Checksum: f08d2333

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 590 ; free virtual = 10601

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: f08d2333

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 593 ; free virtual = 10601
Phase 1 Placer Initialization | Checksum: f08d2333

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 593 ; free virtual = 10601

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1699e850c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 575 ; free virtual = 10601

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1699e850c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 574 ; free virtual = 10600

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1862b4d83

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 568 ; free virtual = 10599

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 160299f2a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 573 ; free virtual = 10599

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 160299f2a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 573 ; free virtual = 10599

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1609aeedc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 572 ; free virtual = 10599

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1609aeedc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 573 ; free virtual = 10599

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: a56932ec

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 571 ; free virtual = 10599

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 108638aef

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 571 ; free virtual = 10599

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 108638aef

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 571 ; free virtual = 10599

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 108638aef

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 553 ; free virtual = 10593
Phase 3 Detail Placement | Checksum: 108638aef

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 517 ; free virtual = 10566

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1d1371410

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10517

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.695. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 185097158

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10517
Phase 4.1 Post Commit Optimization | Checksum: 185097158

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10517

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 185097158

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10518

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 185097158

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10517

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 185097158

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10517

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: f8d52a25

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10517
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f8d52a25

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10517
Ending Placer Task | Checksum: a3b727f6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 461 ; free virtual = 10517
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 454 ; free virtual = 10518
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 393 ; free virtual = 10516
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 413 ; free virtual = 10513
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 412 ; free virtual = 10513
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 412 ; free virtual = 10513
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a1da2447 ConstDB: 0 ShapeSum: 1dd03af RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a4e69e68

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 451 ; free virtual = 10559

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a4e69e68

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 450 ; free virtual = 10559

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a4e69e68

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 447 ; free virtual = 10556

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a4e69e68

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 447 ; free virtual = 10556
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a8ede0ae

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 433 ; free virtual = 10543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.901  | TNS=0.000  | WHS=-0.220 | THS=-334.183|

Phase 2 Router Initialization | Checksum: 16cd6f544

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 436 ; free virtual = 10545

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e4cf11e6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 441 ; free virtual = 10545

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1585
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 260994597

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 443 ; free virtual = 10547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.787  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1454b891b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 443 ; free virtual = 10547

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1fd3f7f0b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 434 ; free virtual = 10548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.787  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aa4b7b18

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 434 ; free virtual = 10548
Phase 4 Rip-up And Reroute | Checksum: 1aa4b7b18

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 434 ; free virtual = 10548

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16eb1d654

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 434 ; free virtual = 10548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.801  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16eb1d654

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 434 ; free virtual = 10548

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16eb1d654

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 434 ; free virtual = 10548
Phase 5 Delay and Skew Optimization | Checksum: 16eb1d654

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c381266d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.801  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fc81f37a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.801  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 155e9f87f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547
Phase 6 Post Hold Fix | Checksum: 155e9f87f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.80304 %
  Global Horizontal Routing Utilization  = 3.19887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 204b8167e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 204b8167e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:40 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20f35859f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.801  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20f35859f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 437 ; free virtual = 10547

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 436 ; free virtual = 10546
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.891 ; gain = 0.000 ; free physical = 410 ; free virtual = 10549
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/darkin/Workspace/Vivado/image_conv_2D/image_conv_2D.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_7_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_6_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_5_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg has an input control pin design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/doImgProc_0/U0/doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg_i_4_n_0) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2446.746 ; gain = 315.855 ; free physical = 200 ; free virtual = 10180
INFO: [Common 17-206] Exiting Vivado at Thu Jun 23 02:31:54 2016...
