{"vcs1":{"timestamp_begin":1750889075.536790681, "rt":0.26, "ut":0.15, "st":0.06}}
{"vcselab":{"timestamp_begin":1750889075.865219656, "rt":0.21, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1750889076.129665129, "rt":0.09, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750889075.221944231}
{"VCS_COMP_START_TIME": 1750889075.221944231}
{"VCS_COMP_END_TIME": 1750889076.467099124}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2429068}}
{"stitch_vcselab": {"peak_mem": 2429108}}
