
AT24C08Loader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000240c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080024cc  080024cc  000034cc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024fc  080024fc  00004060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080024fc  080024fc  00004060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080024fc  080024fc  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024fc  080024fc  000034fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002500  08002500  00003500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08002504  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  20000060  08002564  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08002564  000042b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000111ba  00000000  00000000  00004088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028e8  00000000  00000000  00015242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000095fd  00000000  00000000  00017b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c40  00000000  00000000  00021128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c49  00000000  00000000  00021d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000108d3  00000000  00000000  000229b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000153a3  00000000  00000000  00033284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00060bdf  00000000  00000000  00048627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a9206  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000251c  00000000  00000000  000a924c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  000ab768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080024b4 	.word	0x080024b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	080024b4 	.word	0x080024b4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <AT24C08_Init>:
/**
 * Initialize AT24C08 connection
 * @param i2c The I2C handler to be used
 */
void AT24C08_Init(I2C_HandleTypeDef * i2c) {
    AT24C08_i2c = i2c;
 8000220:	4b01      	ldr	r3, [pc, #4]	@ (8000228 <AT24C08_Init+0x8>)
 8000222:	6018      	str	r0, [r3, #0]
}
 8000224:	4770      	bx	lr
 8000226:	46c0      	nop			@ (mov r8, r8)
 8000228:	2000007c 	.word	0x2000007c

0800022c <AT24C08_Read>:
 * @param page The page number to read the data from
 * @param address The address in the page to read the data from
 * @param buffer_out The buffer to output the data
 * @return The length of the payload
 */
uint8_t AT24C08_Read(uint8_t page, uint8_t address, uint16_t length, uint8_t * buffer_out) {
 800022c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800022e:	001d      	movs	r5, r3
    const uint8_t readAddress = (AT24C08_deviceAddress & 0xF0) | (page << 1);
 8000230:	4b0e      	ldr	r3, [pc, #56]	@ (800026c <AT24C08_Read+0x40>)
uint8_t AT24C08_Read(uint8_t page, uint8_t address, uint16_t length, uint8_t * buffer_out) {
 8000232:	220f      	movs	r2, #15
    const uint8_t readAddress = (AT24C08_deviceAddress & 0xF0) | (page << 1);
 8000234:	781c      	ldrb	r4, [r3, #0]
 8000236:	230f      	movs	r3, #15

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(AT24C08_i2c, readAddress, &address, 1, HAL_MAX_DELAY);
 8000238:	2701      	movs	r7, #1
uint8_t AT24C08_Read(uint8_t page, uint8_t address, uint16_t length, uint8_t * buffer_out) {
 800023a:	b085      	sub	sp, #20
    const uint8_t readAddress = (AT24C08_deviceAddress & 0xF0) | (page << 1);
 800023c:	439c      	bics	r4, r3
 800023e:	0040      	lsls	r0, r0, #1
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(AT24C08_i2c, readAddress, &address, 1, HAL_MAX_DELAY);
 8000240:	4e0b      	ldr	r6, [pc, #44]	@ (8000270 <AT24C08_Read+0x44>)
uint8_t AT24C08_Read(uint8_t page, uint8_t address, uint16_t length, uint8_t * buffer_out) {
 8000242:	446a      	add	r2, sp
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(AT24C08_i2c, readAddress, &address, 1, HAL_MAX_DELAY);
 8000244:	427f      	negs	r7, r7
    const uint8_t readAddress = (AT24C08_deviceAddress & 0xF0) | (page << 1);
 8000246:	4304      	orrs	r4, r0
uint8_t AT24C08_Read(uint8_t page, uint8_t address, uint16_t length, uint8_t * buffer_out) {
 8000248:	7011      	strb	r1, [r2, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(AT24C08_i2c, readAddress, &address, 1, HAL_MAX_DELAY);
 800024a:	b2e4      	uxtb	r4, r4
 800024c:	9700      	str	r7, [sp, #0]
 800024e:	0021      	movs	r1, r4
 8000250:	6830      	ldr	r0, [r6, #0]
 8000252:	3b0e      	subs	r3, #14
 8000254:	f000 ff02 	bl	800105c <HAL_I2C_Master_Transmit>
    status = HAL_I2C_Master_Receive(AT24C08_i2c, readAddress, buffer_out, 1, HAL_MAX_DELAY);
 8000258:	9700      	str	r7, [sp, #0]
 800025a:	2301      	movs	r3, #1
 800025c:	002a      	movs	r2, r5
 800025e:	0021      	movs	r1, r4
 8000260:	6830      	ldr	r0, [r6, #0]
 8000262:	f000 ff9f 	bl	80011a4 <HAL_I2C_Master_Receive>

    return status;
}
 8000266:	b005      	add	sp, #20
 8000268:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	20000002 	.word	0x20000002
 8000270:	2000007c 	.word	0x2000007c

08000274 <AT24C08_ReadAddress>:

uint8_t AT24C08_ReadAddress(uint16_t address, uint16_t length, uint8_t * buffer_out) {
 8000274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    const uint8_t page = address / AT24C08_bytesPerPage;
 8000276:	4b0a      	ldr	r3, [pc, #40]	@ (80002a0 <AT24C08_ReadAddress+0x2c>)
uint8_t AT24C08_ReadAddress(uint16_t address, uint16_t length, uint8_t * buffer_out) {
 8000278:	000e      	movs	r6, r1
    const uint8_t page = address / AT24C08_bytesPerPage;
 800027a:	881f      	ldrh	r7, [r3, #0]
uint8_t AT24C08_ReadAddress(uint16_t address, uint16_t length, uint8_t * buffer_out) {
 800027c:	9201      	str	r2, [sp, #4]
    const uint8_t pageAddress = address % AT24C08_bytesPerPage;
 800027e:	0039      	movs	r1, r7
uint8_t AT24C08_ReadAddress(uint16_t address, uint16_t length, uint8_t * buffer_out) {
 8000280:	0004      	movs	r4, r0
    const uint8_t pageAddress = address % AT24C08_bytesPerPage;
 8000282:	f7ff ffc7 	bl	8000214 <__aeabi_uidivmod>
    const uint8_t page = address / AT24C08_bytesPerPage;
 8000286:	0020      	movs	r0, r4

    return AT24C08_Read(page, pageAddress, length, buffer_out);
 8000288:	b2cd      	uxtb	r5, r1
    const uint8_t page = address / AT24C08_bytesPerPage;
 800028a:	0039      	movs	r1, r7
 800028c:	f7ff ff3c 	bl	8000108 <__udivsi3>
    return AT24C08_Read(page, pageAddress, length, buffer_out);
 8000290:	0032      	movs	r2, r6
 8000292:	0029      	movs	r1, r5
 8000294:	9b01      	ldr	r3, [sp, #4]
 8000296:	b2c0      	uxtb	r0, r0
 8000298:	f7ff ffc8 	bl	800022c <AT24C08_Read>
}
 800029c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800029e:	46c0      	nop			@ (mov r8, r8)
 80002a0:	20000000 	.word	0x20000000

080002a4 <IRInterface_Init>:
#include "main.h"

uint8_t payloadLength;
uint8_t * IRInterface_commandBuffer;

void IRInterface_Init(I2C_HandleTypeDef * i2c) {
 80002a4:	b510      	push	{r4, lr}
    AT24C08_Init(i2c);
 80002a6:	f7ff ffbb 	bl	8000220 <AT24C08_Init>
}
 80002aa:	bd10      	pop	{r4, pc}

080002ac <IRInterface_Load>:

void IRInterface_Load(enum IRInterface_Commands commandOffset) {
 80002ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    payloadLength = 0;
 80002ae:	2500      	movs	r5, #0
 80002b0:	4e0c      	ldr	r6, [pc, #48]	@ (80002e4 <IRInterface_Load+0x38>)
    AT24C08_ReadAddress(commandOffset, 1, &payloadLength);
 80002b2:	2101      	movs	r1, #1
 80002b4:	0032      	movs	r2, r6
 80002b6:	0004      	movs	r4, r0
    payloadLength = 0;
 80002b8:	7035      	strb	r5, [r6, #0]
    AT24C08_ReadAddress(commandOffset, 1, &payloadLength);
 80002ba:	f7ff ffdb 	bl	8000274 <AT24C08_ReadAddress>

    IRInterface_commandBuffer = malloc(payloadLength);
 80002be:	7830      	ldrb	r0, [r6, #0]
 80002c0:	f001 ffa2 	bl	8002208 <malloc>
 80002c4:	4f08      	ldr	r7, [pc, #32]	@ (80002e8 <IRInterface_Load+0x3c>)
 80002c6:	6038      	str	r0, [r7, #0]
    for(int k=0; k < payloadLength; k++) {
 80002c8:	7833      	ldrb	r3, [r6, #0]
 80002ca:	3401      	adds	r4, #1
 80002cc:	b2a4      	uxth	r4, r4
 80002ce:	42ab      	cmp	r3, r5
 80002d0:	dc00      	bgt.n	80002d4 <IRInterface_Load+0x28>
    	AT24C08_ReadAddress(commandOffset + 1 + k, 1, &IRInterface_commandBuffer[k]);
    }

//    free(IRInterface_commandBuffer);
}
 80002d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    	AT24C08_ReadAddress(commandOffset + 1 + k, 1, &IRInterface_commandBuffer[k]);
 80002d4:	683a      	ldr	r2, [r7, #0]
 80002d6:	2101      	movs	r1, #1
 80002d8:	1952      	adds	r2, r2, r5
 80002da:	0020      	movs	r0, r4
 80002dc:	f7ff ffca 	bl	8000274 <AT24C08_ReadAddress>
    for(int k=0; k < payloadLength; k++) {
 80002e0:	3501      	adds	r5, #1
 80002e2:	e7f1      	b.n	80002c8 <IRInterface_Load+0x1c>
 80002e4:	20000084 	.word	0x20000084
 80002e8:	20000080 	.word	0x20000080

080002ec <IRInterface_Send>:

void IRInterface_Send(TIM_HandleTypeDef * tim, enum IRInterface_Commands commandOffset) {
 80002ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ee:	b085      	sub	sp, #20
 80002f0:	af02      	add	r7, sp, #8
 80002f2:	0004      	movs	r4, r0
 80002f4:	0008      	movs	r0, r1
	IRInterface_Load(commandOffset);
 80002f6:	f7ff ffd9 	bl	80002ac <IRInterface_Load>

    uint8_t payloadDMALength = payloadLength * 2;
    uint8_t payloadDMA[payloadDMALength];
 80002fa:	4668      	mov	r0, sp
    uint8_t payloadDMALength = payloadLength * 2;
 80002fc:	4b1b      	ldr	r3, [pc, #108]	@ (800036c <IRInterface_Send+0x80>)
    uint8_t alternate = 1; // 0 → 0 , 1 → 250
 80002fe:	2501      	movs	r5, #1
    uint8_t payloadDMALength = payloadLength * 2;
 8000300:	781a      	ldrb	r2, [r3, #0]
 8000302:	0051      	lsls	r1, r2, #1
    uint8_t payloadDMA[payloadDMALength];
 8000304:	b2c9      	uxtb	r1, r1
 8000306:	1dcb      	adds	r3, r1, #7
 8000308:	08db      	lsrs	r3, r3, #3
 800030a:	00db      	lsls	r3, r3, #3
 800030c:	1ac3      	subs	r3, r0, r3
 800030e:	469d      	mov	sp, r3

    for (uint8_t i = 0; i < payloadLength-1; i++)
    {
        payloadDMA[2 * i]     = IRInterface_commandBuffer[i];
 8000310:	4817      	ldr	r0, [pc, #92]	@ (8000370 <IRInterface_Send+0x84>)
    uint8_t payloadDMA[payloadDMALength];
 8000312:	ab02      	add	r3, sp, #8
        payloadDMA[2 * i]     = IRInterface_commandBuffer[i];
 8000314:	6800      	ldr	r0, [r0, #0]
    for (uint8_t i = 0; i < payloadLength-1; i++)
 8000316:	3a01      	subs	r2, #1
        payloadDMA[2 * i]     = IRInterface_commandBuffer[i];
 8000318:	6038      	str	r0, [r7, #0]
 800031a:	001e      	movs	r6, r3
    for (uint8_t i = 0; i < payloadLength-1; i++)
 800031c:	2000      	movs	r0, #0
 800031e:	4694      	mov	ip, r2
    uint8_t payloadDMA[payloadDMALength];
 8000320:	607b      	str	r3, [r7, #4]
    for (uint8_t i = 0; i < payloadLength-1; i++)
 8000322:	4584      	cmp	ip, r0
 8000324:	dc12      	bgt.n	800034c <IRInterface_Send+0x60>
        payloadDMA[2 * i + 1] = alternate ? (uint8_t)69 : (uint8_t)0;

        alternate ^= 1; // bascule 0 ↔ 1
    }

    HAL_TIM_DMABurst_MultiWriteStart(tim, TIM_DMABASE_RCR, TIM_DMA_UPDATE, payloadDMA, TIM_DMABURSTLENGTH_2TRANSFERS, payloadDMALength);
 8000326:	2280      	movs	r2, #128	@ 0x80
 8000328:	0052      	lsls	r2, r2, #1
 800032a:	9200      	str	r2, [sp, #0]
 800032c:	9101      	str	r1, [sp, #4]
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	210c      	movs	r1, #12
 8000332:	0020      	movs	r0, r4
 8000334:	f001 fbe8 	bl	8001b08 <HAL_TIM_DMABurst_MultiWriteStart>
    HAL_TIM_PWM_Start(tim, TIM_CHANNEL_1);
 8000338:	2100      	movs	r1, #0
 800033a:	0020      	movs	r0, r4
 800033c:	f001 fed0 	bl	80020e0 <HAL_TIM_PWM_Start>

    free(IRInterface_commandBuffer);
 8000340:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <IRInterface_Send+0x84>)
 8000342:	6818      	ldr	r0, [r3, #0]
 8000344:	f001 ff6a 	bl	800221c <free>
}
 8000348:	46bd      	mov	sp, r7
 800034a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        payloadDMA[2 * i]     = IRInterface_commandBuffer[i];
 800034c:	683a      	ldr	r2, [r7, #0]
 800034e:	5c12      	ldrb	r2, [r2, r0]
 8000350:	7032      	strb	r2, [r6, #0]
        payloadDMA[2 * i + 1] = alternate ? (uint8_t)69 : (uint8_t)0;
 8000352:	002a      	movs	r2, r5
 8000354:	1e53      	subs	r3, r2, #1
 8000356:	419a      	sbcs	r2, r3
 8000358:	2345      	movs	r3, #69	@ 0x45
 800035a:	4252      	negs	r2, r2
 800035c:	401a      	ands	r2, r3
        alternate ^= 1; // bascule 0 ↔ 1
 800035e:	3b44      	subs	r3, #68	@ 0x44
        payloadDMA[2 * i + 1] = alternate ? (uint8_t)69 : (uint8_t)0;
 8000360:	7072      	strb	r2, [r6, #1]
        alternate ^= 1; // bascule 0 ↔ 1
 8000362:	405d      	eors	r5, r3
    for (uint8_t i = 0; i < payloadLength-1; i++)
 8000364:	18c0      	adds	r0, r0, r3
 8000366:	3602      	adds	r6, #2
 8000368:	e7db      	b.n	8000322 <IRInterface_Send+0x36>
 800036a:	46c0      	nop			@ (mov r8, r8)
 800036c:	20000084 	.word	0x20000084
 8000370:	20000080 	.word	0x20000080

08000374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000374:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000376:	2410      	movs	r4, #16
{
 8000378:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800037a:	222c      	movs	r2, #44	@ 0x2c
 800037c:	2100      	movs	r1, #0
 800037e:	a809      	add	r0, sp, #36	@ 0x24
 8000380:	f002 f808 	bl	8002394 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000384:	0022      	movs	r2, r4
 8000386:	2100      	movs	r1, #0
 8000388:	4668      	mov	r0, sp
 800038a:	f002 f803 	bl	8002394 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800038e:	2100      	movs	r1, #0
 8000390:	0022      	movs	r2, r4
 8000392:	a804      	add	r0, sp, #16
 8000394:	f001 fffe 	bl	8002394 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000398:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800039c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800039e:	3b01      	subs	r3, #1
 80003a0:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003a2:	940c      	str	r4, [sp, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a4:	f000 ffd8 	bl	8001358 <HAL_RCC_OscConfig>
 80003a8:	1e01      	subs	r1, r0, #0
 80003aa:	d001      	beq.n	80003b0 <SystemClock_Config+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ac:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ae:	e7fe      	b.n	80003ae <SystemClock_Config+0x3a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b0:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b2:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b4:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003b6:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003b8:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ba:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003bc:	f001 f9f0 	bl	80017a0 <HAL_RCC_ClockConfig>
 80003c0:	2800      	cmp	r0, #0
 80003c2:	d001      	beq.n	80003c8 <SystemClock_Config+0x54>
 80003c4:	b672      	cpsid	i
  while (1)
 80003c6:	e7fe      	b.n	80003c6 <SystemClock_Config+0x52>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80003c8:	2320      	movs	r3, #32
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80003ca:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003cc:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80003ce:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003d0:	f001 fa6a 	bl	80018a8 <HAL_RCCEx_PeriphCLKConfig>
 80003d4:	2800      	cmp	r0, #0
 80003d6:	d001      	beq.n	80003dc <SystemClock_Config+0x68>
 80003d8:	b672      	cpsid	i
  while (1)
 80003da:	e7fe      	b.n	80003da <SystemClock_Config+0x66>
}
 80003dc:	b014      	add	sp, #80	@ 0x50
 80003de:	bd10      	pop	{r4, pc}

080003e0 <main>:
{
 80003e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003e2:	b093      	sub	sp, #76	@ 0x4c
  HAL_Init();
 80003e4:	f000 fa2c 	bl	8000840 <HAL_Init>
  SystemClock_Config();
 80003e8:	f7ff ffc4 	bl	8000374 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ec:	2214      	movs	r2, #20
 80003ee:	2100      	movs	r1, #0
 80003f0:	a80a      	add	r0, sp, #40	@ 0x28
 80003f2:	f001 ffcf 	bl	8002394 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f6:	2280      	movs	r2, #128	@ 0x80
 80003f8:	4c60      	ldr	r4, [pc, #384]	@ (800057c <main+0x19c>)
 80003fa:	0292      	lsls	r2, r2, #10
 80003fc:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80003fe:	2102      	movs	r1, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000400:	4313      	orrs	r3, r2
 8000402:	6163      	str	r3, [r4, #20]
 8000404:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000406:	485e      	ldr	r0, [pc, #376]	@ (8000580 <main+0x1a0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000408:	4013      	ands	r3, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800040a:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040c:	9301      	str	r3, [sp, #4]
 800040e:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000410:	6963      	ldr	r3, [r4, #20]
 8000412:	02d2      	lsls	r2, r2, #11
 8000414:	4313      	orrs	r3, r2
 8000416:	6163      	str	r3, [r4, #20]
 8000418:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041a:	2500      	movs	r5, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800041c:	4013      	ands	r3, r2
 800041e:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000422:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000424:	f000 fc26 	bl	8000c74 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BTN_SWING_Pin|BTN_POWER_Pin;
 8000428:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042a:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pin = BTN_SWING_Pin|BTN_POWER_Pin;
 800042c:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800042e:	2388      	movs	r3, #136	@ 0x88
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000430:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000432:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000434:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000436:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000438:	930b      	str	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043a:	950c      	str	r5, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800043c:	f000 fb5c 	bl	8000af8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_Pin;
 8000440:	2302      	movs	r3, #2
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000442:	484f      	ldr	r0, [pc, #316]	@ (8000580 <main+0x1a0>)
 8000444:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Pin = LED_Pin;
 8000446:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000448:	960b      	str	r6, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044a:	950c      	str	r5, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044c:	950d      	str	r5, [sp, #52]	@ 0x34
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800044e:	f000 fb53 	bl	8000af8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000452:	002a      	movs	r2, r5
 8000454:	0029      	movs	r1, r5
 8000456:	2005      	movs	r0, #5
 8000458:	f000 fa26 	bl	80008a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800045c:	2005      	movs	r0, #5
 800045e:	f000 fa4d 	bl	80008fc <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000462:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000464:	0029      	movs	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000466:	4333      	orrs	r3, r6
 8000468:	6163      	str	r3, [r4, #20]
 800046a:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800046c:	002a      	movs	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800046e:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000470:	200a      	movs	r0, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000472:	9300      	str	r3, [sp, #0]
 8000474:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000476:	f000 fa17 	bl	80008a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800047a:	200a      	movs	r0, #10
 800047c:	f000 fa3e 	bl	80008fc <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8000480:	4c40      	ldr	r4, [pc, #256]	@ (8000584 <main+0x1a4>)
 8000482:	4b41      	ldr	r3, [pc, #260]	@ (8000588 <main+0x1a8>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000484:	0020      	movs	r0, r4
  hi2c1.Instance = I2C1;
 8000486:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000488:	4b40      	ldr	r3, [pc, #256]	@ (800058c <main+0x1ac>)
  hi2c1.Init.OwnAddress1 = 0;
 800048a:	60a5      	str	r5, [r4, #8]
  hi2c1.Init.Timing = 0x00201D2B;
 800048c:	6063      	str	r3, [r4, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800048e:	60e6      	str	r6, [r4, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000490:	6125      	str	r5, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000492:	6165      	str	r5, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000494:	61a5      	str	r5, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000496:	61e5      	str	r5, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000498:	6225      	str	r5, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800049a:	f000 fd81 	bl	8000fa0 <HAL_I2C_Init>
 800049e:	0001      	movs	r1, r0
 80004a0:	42a8      	cmp	r0, r5
 80004a2:	d001      	beq.n	80004a8 <main+0xc8>
 80004a4:	b672      	cpsid	i
  while (1)
 80004a6:	e7fe      	b.n	80004a6 <main+0xc6>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004a8:	0020      	movs	r0, r4
 80004aa:	f000 ff0b 	bl	80012c4 <HAL_I2CEx_ConfigAnalogFilter>
 80004ae:	1e01      	subs	r1, r0, #0
 80004b0:	d001      	beq.n	80004b6 <main+0xd6>
 80004b2:	b672      	cpsid	i
  while (1)
 80004b4:	e7fe      	b.n	80004b4 <main+0xd4>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004b6:	0020      	movs	r0, r4
 80004b8:	f000 ff2a 	bl	8001310 <HAL_I2CEx_ConfigDigitalFilter>
 80004bc:	1e06      	subs	r6, r0, #0
 80004be:	d001      	beq.n	80004c4 <main+0xe4>
 80004c0:	b672      	cpsid	i
  while (1)
 80004c2:	e7fe      	b.n	80004c2 <main+0xe2>
  htim16.Init.Period = 210;
 80004c4:	27d2      	movs	r7, #210	@ 0xd2
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004c6:	0001      	movs	r1, r0
 80004c8:	221c      	movs	r2, #28
 80004ca:	a803      	add	r0, sp, #12
 80004cc:	f001 ff62 	bl	8002394 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80004d0:	2220      	movs	r2, #32
 80004d2:	0031      	movs	r1, r6
 80004d4:	a80a      	add	r0, sp, #40	@ 0x28
 80004d6:	f001 ff5d 	bl	8002394 <memset>
  htim16.Instance = TIM16;
 80004da:	4d2d      	ldr	r5, [pc, #180]	@ (8000590 <main+0x1b0>)
 80004dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000594 <main+0x1b4>)
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80004de:	0028      	movs	r0, r5
  htim16.Instance = TIM16;
 80004e0:	602b      	str	r3, [r5, #0]
  htim16.Init.Prescaler = 0;
 80004e2:	606e      	str	r6, [r5, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004e4:	60ae      	str	r6, [r5, #8]
  htim16.Init.Period = 210;
 80004e6:	60ef      	str	r7, [r5, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004e8:	612e      	str	r6, [r5, #16]
  htim16.Init.RepetitionCounter = 0;
 80004ea:	616e      	str	r6, [r5, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004ec:	61ae      	str	r6, [r5, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80004ee:	f001 fca7 	bl	8001e40 <HAL_TIM_Base_Init>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d001      	beq.n	80004fa <main+0x11a>
 80004f6:	b672      	cpsid	i
  while (1)
 80004f8:	e7fe      	b.n	80004f8 <main+0x118>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80004fa:	0028      	movs	r0, r5
 80004fc:	f001 fcc8 	bl	8001e90 <HAL_TIM_PWM_Init>
 8000500:	1e02      	subs	r2, r0, #0
 8000502:	d001      	beq.n	8000508 <main+0x128>
 8000504:	b672      	cpsid	i
  while (1)
 8000506:	e7fe      	b.n	8000506 <main+0x126>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000508:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800050a:	9005      	str	r0, [sp, #20]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800050c:	9006      	str	r0, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800050e:	9007      	str	r0, [sp, #28]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000510:	9008      	str	r0, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000512:	9009      	str	r0, [sp, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000514:	a903      	add	r1, sp, #12
 8000516:	0028      	movs	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000518:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 210;
 800051a:	9704      	str	r7, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800051c:	f001 fd1c 	bl	8001f58 <HAL_TIM_PWM_ConfigChannel>
 8000520:	2800      	cmp	r0, #0
 8000522:	d001      	beq.n	8000528 <main+0x148>
 8000524:	b672      	cpsid	i
  while (1)
 8000526:	e7fe      	b.n	8000526 <main+0x146>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000528:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800052a:	900a      	str	r0, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800052c:	900b      	str	r0, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800052e:	900c      	str	r0, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.DeadTime = 0;
 8000530:	900d      	str	r0, [sp, #52]	@ 0x34
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000532:	900e      	str	r0, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000534:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000536:	9011      	str	r0, [sp, #68]	@ 0x44
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000538:	a90a      	add	r1, sp, #40	@ 0x28
 800053a:	0028      	movs	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800053c:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800053e:	f001 fe1d 	bl	800217c <HAL_TIMEx_ConfigBreakDeadTime>
 8000542:	2800      	cmp	r0, #0
 8000544:	d001      	beq.n	800054a <main+0x16a>
 8000546:	b672      	cpsid	i
  while (1)
 8000548:	e7fe      	b.n	8000548 <main+0x168>
  HAL_TIM_MspPostInit(&htim16);
 800054a:	0028      	movs	r0, r5
 800054c:	f000 f8a4 	bl	8000698 <HAL_TIM_MspPostInit>
  IRInterface_Init(&hi2c1);
 8000550:	0020      	movs	r0, r4
	  HAL_Delay(500);
 8000552:	24fa      	movs	r4, #250	@ 0xfa
  IRInterface_Init(&hi2c1);
 8000554:	f7ff fea6 	bl	80002a4 <IRInterface_Init>
	  HAL_Delay(500);
 8000558:	0064      	lsls	r4, r4, #1
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800055a:	2201      	movs	r2, #1
 800055c:	2102      	movs	r1, #2
 800055e:	4808      	ldr	r0, [pc, #32]	@ (8000580 <main+0x1a0>)
 8000560:	f000 fb88 	bl	8000c74 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000564:	0020      	movs	r0, r4
 8000566:	f000 f98d 	bl	8000884 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	2102      	movs	r1, #2
 800056e:	4804      	ldr	r0, [pc, #16]	@ (8000580 <main+0x1a0>)
 8000570:	f000 fb80 	bl	8000c74 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000574:	0020      	movs	r0, r4
 8000576:	f000 f985 	bl	8000884 <HAL_Delay>
  while (1)
 800057a:	e7ee      	b.n	800055a <main+0x17a>
 800057c:	40021000 	.word	0x40021000
 8000580:	48000400 	.word	0x48000400
 8000584:	20000114 	.word	0x20000114
 8000588:	40005400 	.word	0x40005400
 800058c:	00201d2b 	.word	0x00201d2b
 8000590:	200000cc 	.word	0x200000cc
 8000594:	40014400 	.word	0x40014400

08000598 <Error_Handler>:
 8000598:	b672      	cpsid	i
  while (1)
 800059a:	e7fe      	b.n	800059a <Error_Handler+0x2>

0800059c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800059c:	2101      	movs	r1, #1
 800059e:	4b0a      	ldr	r3, [pc, #40]	@ (80005c8 <HAL_MspInit+0x2c>)
{
 80005a0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005a2:	699a      	ldr	r2, [r3, #24]
 80005a4:	430a      	orrs	r2, r1
 80005a6:	619a      	str	r2, [r3, #24]
 80005a8:	699a      	ldr	r2, [r3, #24]
 80005aa:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ac:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ae:	9200      	str	r2, [sp, #0]
 80005b0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b2:	69da      	ldr	r2, [r3, #28]
 80005b4:	0549      	lsls	r1, r1, #21
 80005b6:	430a      	orrs	r2, r1
 80005b8:	61da      	str	r2, [r3, #28]
 80005ba:	69db      	ldr	r3, [r3, #28]
 80005bc:	400b      	ands	r3, r1
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005c2:	b002      	add	sp, #8
 80005c4:	4770      	bx	lr
 80005c6:	46c0      	nop			@ (mov r8, r8)
 80005c8:	40021000 	.word	0x40021000

080005cc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80005cc:	b510      	push	{r4, lr}
 80005ce:	0004      	movs	r4, r0
 80005d0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d2:	2214      	movs	r2, #20
 80005d4:	2100      	movs	r1, #0
 80005d6:	a803      	add	r0, sp, #12
 80005d8:	f001 fedc 	bl	8002394 <memset>
  if(hi2c->Instance==I2C1)
 80005dc:	4b13      	ldr	r3, [pc, #76]	@ (800062c <HAL_I2C_MspInit+0x60>)
 80005de:	6822      	ldr	r2, [r4, #0]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d120      	bne.n	8000626 <HAL_I2C_MspInit+0x5a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e4:	2280      	movs	r2, #128	@ 0x80
 80005e6:	4c12      	ldr	r4, [pc, #72]	@ (8000630 <HAL_I2C_MspInit+0x64>)
 80005e8:	0292      	lsls	r2, r2, #10
 80005ea:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ec:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ee:	4313      	orrs	r3, r2
 80005f0:	6163      	str	r3, [r4, #20]
 80005f2:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f4:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	4013      	ands	r3, r2
 80005f8:	9301      	str	r3, [sp, #4]
 80005fa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80005fc:	23c0      	movs	r3, #192	@ 0xc0
 80005fe:	00db      	lsls	r3, r3, #3
 8000600:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000602:	2312      	movs	r3, #18
 8000604:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000606:	3b0f      	subs	r3, #15
 8000608:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060a:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800060c:	3301      	adds	r3, #1
 800060e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f000 fa72 	bl	8000af8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000614:	2280      	movs	r2, #128	@ 0x80
 8000616:	69e3      	ldr	r3, [r4, #28]
 8000618:	0392      	lsls	r2, r2, #14
 800061a:	4313      	orrs	r3, r2
 800061c:	61e3      	str	r3, [r4, #28]
 800061e:	69e3      	ldr	r3, [r4, #28]
 8000620:	4013      	ands	r3, r2
 8000622:	9302      	str	r3, [sp, #8]
 8000624:	9b02      	ldr	r3, [sp, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000626:	b008      	add	sp, #32
 8000628:	bd10      	pop	{r4, pc}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	40005400 	.word	0x40005400
 8000630:	40021000 	.word	0x40021000

08000634 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000634:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM16)
 8000636:	4b14      	ldr	r3, [pc, #80]	@ (8000688 <HAL_TIM_Base_MspInit+0x54>)
 8000638:	6802      	ldr	r2, [r0, #0]
{
 800063a:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM16)
 800063c:	429a      	cmp	r2, r3
 800063e:	d122      	bne.n	8000686 <HAL_TIM_Base_MspInit+0x52>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000640:	2180      	movs	r1, #128	@ 0x80
 8000642:	4b12      	ldr	r3, [pc, #72]	@ (800068c <HAL_TIM_Base_MspInit+0x58>)
 8000644:	0289      	lsls	r1, r1, #10
 8000646:	699a      	ldr	r2, [r3, #24]

    /* TIM16 DMA Init */
    /* TIM16_CH1_UP Init */
    hdma_tim16_ch1_up.Instance = DMA1_Channel3;
 8000648:	4c11      	ldr	r4, [pc, #68]	@ (8000690 <HAL_TIM_Base_MspInit+0x5c>)
    __HAL_RCC_TIM16_CLK_ENABLE();
 800064a:	430a      	orrs	r2, r1
 800064c:	619a      	str	r2, [r3, #24]
 800064e:	699b      	ldr	r3, [r3, #24]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 8000650:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000652:	400b      	ands	r3, r1
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	9b01      	ldr	r3, [sp, #4]
    hdma_tim16_ch1_up.Instance = DMA1_Channel3;
 8000658:	4b0e      	ldr	r3, [pc, #56]	@ (8000694 <HAL_TIM_Base_MspInit+0x60>)
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 800065a:	60e2      	str	r2, [r4, #12]
    hdma_tim16_ch1_up.Instance = DMA1_Channel3;
 800065c:	6023      	str	r3, [r4, #0]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800065e:	2310      	movs	r3, #16
 8000660:	6063      	str	r3, [r4, #4]
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000662:	2300      	movs	r3, #0
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000664:	3281      	adds	r2, #129	@ 0x81
 8000666:	32ff      	adds	r2, #255	@ 0xff
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 8000668:	0020      	movs	r0, r4
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800066a:	60a3      	str	r3, [r4, #8]
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800066c:	6122      	str	r2, [r4, #16]
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800066e:	6163      	str	r3, [r4, #20]
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
 8000670:	61a3      	str	r3, [r4, #24]
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 8000672:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 8000674:	f000 f968 	bl	8000948 <HAL_DMA_Init>
 8000678:	2800      	cmp	r0, #0
 800067a:	d001      	beq.n	8000680 <HAL_TIM_Base_MspInit+0x4c>
    {
      Error_Handler();
 800067c:	f7ff ff8c 	bl	8000598 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
 8000680:	626c      	str	r4, [r5, #36]	@ 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
 8000682:	622c      	str	r4, [r5, #32]
 8000684:	6265      	str	r5, [r4, #36]	@ 0x24

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 8000686:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8000688:	40014400 	.word	0x40014400
 800068c:	40021000 	.word	0x40021000
 8000690:	20000088 	.word	0x20000088
 8000694:	40020030 	.word	0x40020030

08000698 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000698:	b510      	push	{r4, lr}
 800069a:	0004      	movs	r4, r0
 800069c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069e:	2214      	movs	r2, #20
 80006a0:	2100      	movs	r1, #0
 80006a2:	a801      	add	r0, sp, #4
 80006a4:	f001 fe76 	bl	8002394 <memset>
  if(htim->Instance==TIM16)
 80006a8:	4b0d      	ldr	r3, [pc, #52]	@ (80006e0 <HAL_TIM_MspPostInit+0x48>)
 80006aa:	6822      	ldr	r2, [r4, #0]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d114      	bne.n	80006da <HAL_TIM_MspPostInit+0x42>
  {
    /* USER CODE BEGIN TIM16_MspPostInit 0 */

    /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b0:	2180      	movs	r1, #128	@ 0x80
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <HAL_TIM_MspPostInit+0x4c>)
 80006b4:	0289      	lsls	r1, r1, #10
 80006b6:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM16;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b8:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	430a      	orrs	r2, r1
 80006bc:	615a      	str	r2, [r3, #20]
 80006be:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c2:	400b      	ands	r3, r1
 80006c4:	9300      	str	r3, [sp, #0]
 80006c6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80006c8:	2340      	movs	r3, #64	@ 0x40
 80006ca:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006cc:	3b3e      	subs	r3, #62	@ 0x3e
 80006ce:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM16;
 80006d2:	3303      	adds	r3, #3
 80006d4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d6:	f000 fa0f 	bl	8000af8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM16_MspPostInit 1 */

    /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80006da:	b006      	add	sp, #24
 80006dc:	bd10      	pop	{r4, pc}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	40014400 	.word	0x40014400
 80006e4:	40021000 	.word	0x40021000

080006e8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006e8:	e7fe      	b.n	80006e8 <NMI_Handler>

080006ea <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <HardFault_Handler>

080006ec <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006ec:	4770      	bx	lr

080006ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80006ee:	4770      	bx	lr

080006f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f2:	f000 f8b5 	bl	8000860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f6:	bd10      	pop	{r4, pc}

080006f8 <EXTI0_1_IRQHandler>:
  */
void EXTI0_1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

	if(HAL_GPIO_ReadPin(BTN_SWING_GPIO_Port, BTN_SWING_Pin) == GPIO_PIN_SET) {
 80006f8:	2090      	movs	r0, #144	@ 0x90
{
 80006fa:	b510      	push	{r4, lr}
	if(HAL_GPIO_ReadPin(BTN_SWING_GPIO_Port, BTN_SWING_Pin) == GPIO_PIN_SET) {
 80006fc:	2101      	movs	r1, #1
 80006fe:	05c0      	lsls	r0, r0, #23
 8000700:	f000 fab2 	bl	8000c68 <HAL_GPIO_ReadPin>
 8000704:	2801      	cmp	r0, #1
 8000706:	d10a      	bne.n	800071e <EXTI0_1_IRQHandler+0x26>
		IRInterface_Send(&htim16, CMD_SWING);
 8000708:	2143      	movs	r1, #67	@ 0x43
 800070a:	480a      	ldr	r0, [pc, #40]	@ (8000734 <EXTI0_1_IRQHandler+0x3c>)
	}
	else if(HAL_GPIO_ReadPin(BTN_POWER_GPIO_Port, BTN_POWER_Pin) == GPIO_PIN_SET) {
	  IRInterface_Send(&htim16, CMD_POWER);
 800070c:	f7ff fdee 	bl	80002ec <IRInterface_Send>
	}

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_SWING_Pin);
 8000710:	2001      	movs	r0, #1
 8000712:	f000 fab7 	bl	8000c84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN_POWER_Pin);
 8000716:	2002      	movs	r0, #2
 8000718:	f000 fab4 	bl	8000c84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800071c:	bd10      	pop	{r4, pc}
	else if(HAL_GPIO_ReadPin(BTN_POWER_GPIO_Port, BTN_POWER_Pin) == GPIO_PIN_SET) {
 800071e:	2090      	movs	r0, #144	@ 0x90
 8000720:	2102      	movs	r1, #2
 8000722:	05c0      	lsls	r0, r0, #23
 8000724:	f000 faa0 	bl	8000c68 <HAL_GPIO_ReadPin>
 8000728:	2801      	cmp	r0, #1
 800072a:	d1f1      	bne.n	8000710 <EXTI0_1_IRQHandler+0x18>
	  IRInterface_Send(&htim16, CMD_POWER);
 800072c:	2100      	movs	r1, #0
 800072e:	4801      	ldr	r0, [pc, #4]	@ (8000734 <EXTI0_1_IRQHandler+0x3c>)
 8000730:	e7ec      	b.n	800070c <EXTI0_1_IRQHandler+0x14>
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	200000cc 	.word	0x200000cc

08000738 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000738:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim16_ch1_up);
 800073a:	4802      	ldr	r0, [pc, #8]	@ (8000744 <DMA1_Channel2_3_IRQHandler+0xc>)
 800073c:	f000 f993 	bl	8000a66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000740:	bd10      	pop	{r4, pc}
 8000742:	46c0      	nop			@ (mov r8, r8)
 8000744:	20000088 	.word	0x20000088

08000748 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
  HAL_TIM_DMABurst_WriteStop(htim, TIM_DMA_UPDATE);
 8000748:	2180      	movs	r1, #128	@ 0x80
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800074a:	b510      	push	{r4, lr}
 800074c:	0004      	movs	r4, r0
  HAL_TIM_DMABurst_WriteStop(htim, TIM_DMA_UPDATE);
 800074e:	0049      	lsls	r1, r1, #1
 8000750:	f001 fa4c 	bl	8001bec <HAL_TIM_DMABurst_WriteStop>
  HAL_TIM_PWM_Stop(htim, TIM_CHANNEL_1);
 8000754:	2100      	movs	r1, #0
 8000756:	0020      	movs	r0, r4
 8000758:	f001 fd0c 	bl	8002174 <HAL_TIM_PWM_Stop>
}
 800075c:	bd10      	pop	{r4, pc}
	...

08000760 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000760:	490b      	ldr	r1, [pc, #44]	@ (8000790 <_sbrk+0x30>)
 8000762:	4a0c      	ldr	r2, [pc, #48]	@ (8000794 <_sbrk+0x34>)
{
 8000764:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000766:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000768:	490b      	ldr	r1, [pc, #44]	@ (8000798 <_sbrk+0x38>)
{
 800076a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800076c:	6808      	ldr	r0, [r1, #0]
 800076e:	2800      	cmp	r0, #0
 8000770:	d101      	bne.n	8000776 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8000772:	480a      	ldr	r0, [pc, #40]	@ (800079c <_sbrk+0x3c>)
 8000774:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000776:	6808      	ldr	r0, [r1, #0]
 8000778:	18c3      	adds	r3, r0, r3
 800077a:	4293      	cmp	r3, r2
 800077c:	d906      	bls.n	800078c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 800077e:	f001 fe23 	bl	80023c8 <__errno>
 8000782:	230c      	movs	r3, #12
 8000784:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000786:	2001      	movs	r0, #1
 8000788:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800078a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800078c:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 800078e:	e7fc      	b.n	800078a <_sbrk+0x2a>
 8000790:	00000400 	.word	0x00000400
 8000794:	20001000 	.word	0x20001000
 8000798:	20000168 	.word	0x20000168
 800079c:	200002b8 	.word	0x200002b8

080007a0 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80007a0:	4770      	bx	lr
	...

080007a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007a4:	480d      	ldr	r0, [pc, #52]	@ (80007dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007a6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007a8:	f7ff fffa 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007ac:	480c      	ldr	r0, [pc, #48]	@ (80007e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80007ae:	490d      	ldr	r1, [pc, #52]	@ (80007e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007b0:	4a0d      	ldr	r2, [pc, #52]	@ (80007e8 <LoopForever+0xe>)
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b4:	e002      	b.n	80007bc <LoopCopyDataInit>

080007b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ba:	3304      	adds	r3, #4

080007bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c0:	d3f9      	bcc.n	80007b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c2:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80007c4:	4c0a      	ldr	r4, [pc, #40]	@ (80007f0 <LoopForever+0x16>)
  movs r3, #0
 80007c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c8:	e001      	b.n	80007ce <LoopFillZerobss>

080007ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007cc:	3204      	adds	r2, #4

080007ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d0:	d3fb      	bcc.n	80007ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007d2:	f001 fdff 	bl	80023d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007d6:	f7ff fe03 	bl	80003e0 <main>

080007da <LoopForever>:

LoopForever:
    b LoopForever
 80007da:	e7fe      	b.n	80007da <LoopForever>
  ldr   r0, =_estack
 80007dc:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80007e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80007e8:	08002504 	.word	0x08002504
  ldr r2, =_sbss
 80007ec:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80007f0:	200002b8 	.word	0x200002b8

080007f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f4:	e7fe      	b.n	80007f4 <ADC1_IRQHandler>
	...

080007f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007f8:	b570      	push	{r4, r5, r6, lr}
 80007fa:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007fc:	20fa      	movs	r0, #250	@ 0xfa
 80007fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000834 <HAL_InitTick+0x3c>)
 8000800:	0080      	lsls	r0, r0, #2
 8000802:	7819      	ldrb	r1, [r3, #0]
 8000804:	f7ff fc80 	bl	8000108 <__udivsi3>
 8000808:	4c0b      	ldr	r4, [pc, #44]	@ (8000838 <HAL_InitTick+0x40>)
 800080a:	0001      	movs	r1, r0
 800080c:	6820      	ldr	r0, [r4, #0]
 800080e:	f7ff fc7b 	bl	8000108 <__udivsi3>
 8000812:	f000 f87f 	bl	8000914 <HAL_SYSTICK_Config>
 8000816:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000818:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800081a:	2c00      	cmp	r4, #0
 800081c:	d109      	bne.n	8000832 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800081e:	2d03      	cmp	r5, #3
 8000820:	d807      	bhi.n	8000832 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000822:	3802      	subs	r0, #2
 8000824:	0022      	movs	r2, r4
 8000826:	0029      	movs	r1, r5
 8000828:	f000 f83e 	bl	80008a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800082c:	0020      	movs	r0, r4
 800082e:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_InitTick+0x44>)
 8000830:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8000832:	bd70      	pop	{r4, r5, r6, pc}
 8000834:	20000008 	.word	0x20000008
 8000838:	20000004 	.word	0x20000004
 800083c:	2000000c 	.word	0x2000000c

08000840 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000840:	2310      	movs	r3, #16
 8000842:	4a06      	ldr	r2, [pc, #24]	@ (800085c <HAL_Init+0x1c>)
{
 8000844:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000846:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000848:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800084a:	430b      	orrs	r3, r1
 800084c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800084e:	f7ff ffd3 	bl	80007f8 <HAL_InitTick>
  HAL_MspInit();
 8000852:	f7ff fea3 	bl	800059c <HAL_MspInit>
}
 8000856:	2000      	movs	r0, #0
 8000858:	bd10      	pop	{r4, pc}
 800085a:	46c0      	nop			@ (mov r8, r8)
 800085c:	40022000 	.word	0x40022000

08000860 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000860:	4a03      	ldr	r2, [pc, #12]	@ (8000870 <HAL_IncTick+0x10>)
 8000862:	4b04      	ldr	r3, [pc, #16]	@ (8000874 <HAL_IncTick+0x14>)
 8000864:	6811      	ldr	r1, [r2, #0]
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	185b      	adds	r3, r3, r1
 800086a:	6013      	str	r3, [r2, #0]
}
 800086c:	4770      	bx	lr
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	2000016c 	.word	0x2000016c
 8000874:	20000008 	.word	0x20000008

08000878 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000878:	4b01      	ldr	r3, [pc, #4]	@ (8000880 <HAL_GetTick+0x8>)
 800087a:	6818      	ldr	r0, [r3, #0]
}
 800087c:	4770      	bx	lr
 800087e:	46c0      	nop			@ (mov r8, r8)
 8000880:	2000016c 	.word	0x2000016c

08000884 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000888:	f7ff fff6 	bl	8000878 <HAL_GetTick>
 800088c:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800088e:	1c63      	adds	r3, r4, #1
 8000890:	d002      	beq.n	8000898 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000892:	4b04      	ldr	r3, [pc, #16]	@ (80008a4 <HAL_Delay+0x20>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000898:	f7ff ffee 	bl	8000878 <HAL_GetTick>
 800089c:	1b40      	subs	r0, r0, r5
 800089e:	42a0      	cmp	r0, r4
 80008a0:	d3fa      	bcc.n	8000898 <HAL_Delay+0x14>
  {
  }
}
 80008a2:	bd70      	pop	{r4, r5, r6, pc}
 80008a4:	20000008 	.word	0x20000008

080008a8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a8:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008aa:	24ff      	movs	r4, #255	@ 0xff
 80008ac:	2203      	movs	r2, #3
 80008ae:	000b      	movs	r3, r1
 80008b0:	0021      	movs	r1, r4
 80008b2:	4002      	ands	r2, r0
 80008b4:	00d2      	lsls	r2, r2, #3
 80008b6:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008b8:	019b      	lsls	r3, r3, #6
 80008ba:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008bc:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008be:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80008c0:	2800      	cmp	r0, #0
 80008c2:	db0a      	blt.n	80008da <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c4:	24c0      	movs	r4, #192	@ 0xc0
 80008c6:	4a0b      	ldr	r2, [pc, #44]	@ (80008f4 <HAL_NVIC_SetPriority+0x4c>)
 80008c8:	0880      	lsrs	r0, r0, #2
 80008ca:	0080      	lsls	r0, r0, #2
 80008cc:	1880      	adds	r0, r0, r2
 80008ce:	00a4      	lsls	r4, r4, #2
 80008d0:	5902      	ldr	r2, [r0, r4]
 80008d2:	400a      	ands	r2, r1
 80008d4:	4313      	orrs	r3, r2
 80008d6:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80008d8:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008da:	220f      	movs	r2, #15
 80008dc:	4010      	ands	r0, r2
 80008de:	3808      	subs	r0, #8
 80008e0:	4a05      	ldr	r2, [pc, #20]	@ (80008f8 <HAL_NVIC_SetPriority+0x50>)
 80008e2:	0880      	lsrs	r0, r0, #2
 80008e4:	0080      	lsls	r0, r0, #2
 80008e6:	1880      	adds	r0, r0, r2
 80008e8:	69c2      	ldr	r2, [r0, #28]
 80008ea:	4011      	ands	r1, r2
 80008ec:	4319      	orrs	r1, r3
 80008ee:	61c1      	str	r1, [r0, #28]
 80008f0:	e7f2      	b.n	80008d8 <HAL_NVIC_SetPriority+0x30>
 80008f2:	46c0      	nop			@ (mov r8, r8)
 80008f4:	e000e100 	.word	0xe000e100
 80008f8:	e000ed00 	.word	0xe000ed00

080008fc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80008fc:	2800      	cmp	r0, #0
 80008fe:	db05      	blt.n	800090c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000900:	231f      	movs	r3, #31
 8000902:	4018      	ands	r0, r3
 8000904:	3b1e      	subs	r3, #30
 8000906:	4083      	lsls	r3, r0
 8000908:	4a01      	ldr	r2, [pc, #4]	@ (8000910 <HAL_NVIC_EnableIRQ+0x14>)
 800090a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800090c:	4770      	bx	lr
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	e000e100 	.word	0xe000e100

08000914 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000914:	2280      	movs	r2, #128	@ 0x80
 8000916:	1e43      	subs	r3, r0, #1
 8000918:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800091a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800091c:	4293      	cmp	r3, r2
 800091e:	d20d      	bcs.n	800093c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000920:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000922:	4a07      	ldr	r2, [pc, #28]	@ (8000940 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000924:	4807      	ldr	r0, [pc, #28]	@ (8000944 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000926:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000928:	6a03      	ldr	r3, [r0, #32]
 800092a:	0609      	lsls	r1, r1, #24
 800092c:	021b      	lsls	r3, r3, #8
 800092e:	0a1b      	lsrs	r3, r3, #8
 8000930:	430b      	orrs	r3, r1
 8000932:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000934:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000936:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000938:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800093a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800093c:	4770      	bx	lr
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	e000e010 	.word	0xe000e010
 8000944:	e000ed00 	.word	0xe000ed00

08000948 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000948:	b570      	push	{r4, r5, r6, lr}
 800094a:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 800094c:	2001      	movs	r0, #1
  if (NULL == hdma)
 800094e:	2c00      	cmp	r4, #0
 8000950:	d024      	beq.n	800099c <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000952:	2302      	movs	r3, #2
 8000954:	1ca5      	adds	r5, r4, #2
 8000956:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000958:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 800095c:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800095e:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000960:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8000962:	6863      	ldr	r3, [r4, #4]
 8000964:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000966:	68e1      	ldr	r1, [r4, #12]
 8000968:	430b      	orrs	r3, r1
 800096a:	6921      	ldr	r1, [r4, #16]
 800096c:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800096e:	6961      	ldr	r1, [r4, #20]
 8000970:	430b      	orrs	r3, r1
 8000972:	69a1      	ldr	r1, [r4, #24]
 8000974:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8000976:	69e1      	ldr	r1, [r4, #28]
 8000978:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 800097a:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800097c:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800097e:	4b09      	ldr	r3, [pc, #36]	@ (80009a4 <HAL_DMA_Init+0x5c>)
 8000980:	2114      	movs	r1, #20
 8000982:	18c0      	adds	r0, r0, r3
 8000984:	f7ff fbc0 	bl	8000108 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000988:	4b07      	ldr	r3, [pc, #28]	@ (80009a8 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800098a:	0080      	lsls	r0, r0, #2
 800098c:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800098e:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000990:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000992:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000994:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 8000996:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8000998:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 800099a:	77e0      	strb	r0, [r4, #31]
}
 800099c:	bd70      	pop	{r4, r5, r6, pc}
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	ffffc00f 	.word	0xffffc00f
 80009a4:	bffdfff8 	.word	0xbffdfff8
 80009a8:	40020000 	.word	0x40020000

080009ac <HAL_DMA_Start_IT>:
{
 80009ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80009ae:	1c44      	adds	r4, r0, #1
{
 80009b0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80009b2:	7fe5      	ldrb	r5, [r4, #31]
 80009b4:	2d01      	cmp	r5, #1
 80009b6:	d033      	beq.n	8000a20 <HAL_DMA_Start_IT+0x74>
 80009b8:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 80009ba:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 80009bc:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 80009be:	7ffd      	ldrb	r5, [r7, #31]
 80009c0:	2600      	movs	r6, #0
 80009c2:	46ac      	mov	ip, r5
 80009c4:	4663      	mov	r3, ip
 80009c6:	b2ed      	uxtb	r5, r5
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d128      	bne.n	8000a1e <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 80009cc:	2402      	movs	r4, #2
 80009ce:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009d0:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009d2:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009d4:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80009d6:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009d8:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80009da:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009dc:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 80009de:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80009e0:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 80009e2:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80009e4:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80009e6:	6843      	ldr	r3, [r0, #4]
 80009e8:	2b10      	cmp	r3, #16
 80009ea:	d10e      	bne.n	8000a0a <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 80009ec:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80009ee:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80009f0:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80009f2:	6822      	ldr	r2, [r4, #0]
    if (NULL != hdma->XferHalfCpltCallback)
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d00b      	beq.n	8000a10 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80009f8:	230e      	movs	r3, #14
 80009fa:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80009fc:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80009fe:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8000a00:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8000a02:	6822      	ldr	r2, [r4, #0]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	6023      	str	r3, [r4, #0]
}
 8000a08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8000a0a:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8000a0c:	60e2      	str	r2, [r4, #12]
 8000a0e:	e7ef      	b.n	80009f0 <HAL_DMA_Start_IT+0x44>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000a10:	230a      	movs	r3, #10
 8000a12:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000a14:	2204      	movs	r2, #4
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000a16:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000a18:	6823      	ldr	r3, [r4, #0]
 8000a1a:	4393      	bics	r3, r2
 8000a1c:	e7ee      	b.n	80009fc <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8000a1e:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8000a20:	2002      	movs	r0, #2
 8000a22:	e7f1      	b.n	8000a08 <HAL_DMA_Start_IT+0x5c>

08000a24 <HAL_DMA_Abort_IT>:
{
 8000a24:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000a26:	1c84      	adds	r4, r0, #2
 8000a28:	7fe3      	ldrb	r3, [r4, #31]
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	d003      	beq.n	8000a36 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a2e:	2304      	movs	r3, #4
 8000a30:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8000a32:	2001      	movs	r0, #1
}
 8000a34:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000a36:	210e      	movs	r1, #14
 8000a38:	6803      	ldr	r3, [r0, #0]
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	438a      	bics	r2, r1
 8000a3e:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000a40:	2201      	movs	r2, #1
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000a42:	0015      	movs	r5, r2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000a44:	6819      	ldr	r1, [r3, #0]
 8000a46:	4391      	bics	r1, r2
 8000a48:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000a4a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000a4c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8000a4e:	408d      	lsls	r5, r1
 8000a50:	605d      	str	r5, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000a52:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8000a54:	1883      	adds	r3, r0, r2
 8000a56:	2200      	movs	r2, #0
 8000a58:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8000a5a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d000      	beq.n	8000a62 <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 8000a60:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000a62:	2000      	movs	r0, #0
 8000a64:	e7e6      	b.n	8000a34 <HAL_DMA_Abort_IT+0x10>

08000a66 <HAL_DMA_IRQHandler>:
{
 8000a66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000a68:	2704      	movs	r7, #4
 8000a6a:	003e      	movs	r6, r7
 8000a6c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000a6e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000a70:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000a72:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000a74:	6803      	ldr	r3, [r0, #0]
 8000a76:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000a78:	4235      	tst	r5, r6
 8000a7a:	d00d      	beq.n	8000a98 <HAL_DMA_IRQHandler+0x32>
 8000a7c:	423c      	tst	r4, r7
 8000a7e:	d00b      	beq.n	8000a98 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000a80:	6819      	ldr	r1, [r3, #0]
 8000a82:	0689      	lsls	r1, r1, #26
 8000a84:	d402      	bmi.n	8000a8c <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000a86:	6819      	ldr	r1, [r3, #0]
 8000a88:	43b9      	bics	r1, r7
 8000a8a:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8000a8c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000a8e:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d019      	beq.n	8000ac8 <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 8000a94:	4798      	blx	r3
}
 8000a96:	e017      	b.n	8000ac8 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000a98:	2702      	movs	r7, #2
 8000a9a:	003e      	movs	r6, r7
 8000a9c:	408e      	lsls	r6, r1
 8000a9e:	4235      	tst	r5, r6
 8000aa0:	d013      	beq.n	8000aca <HAL_DMA_IRQHandler+0x64>
 8000aa2:	423c      	tst	r4, r7
 8000aa4:	d011      	beq.n	8000aca <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000aa6:	6819      	ldr	r1, [r3, #0]
 8000aa8:	0689      	lsls	r1, r1, #26
 8000aaa:	d406      	bmi.n	8000aba <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000aac:	240a      	movs	r4, #10
 8000aae:	6819      	ldr	r1, [r3, #0]
 8000ab0:	43a1      	bics	r1, r4
 8000ab2:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	19c3      	adds	r3, r0, r7
 8000ab8:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000aba:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000abc:	2200      	movs	r2, #0
 8000abe:	1c43      	adds	r3, r0, #1
 8000ac0:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 8000ac2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if (hdma->XferErrorCallback != NULL)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d1e5      	bne.n	8000a94 <HAL_DMA_IRQHandler+0x2e>
}
 8000ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000aca:	2608      	movs	r6, #8
 8000acc:	0037      	movs	r7, r6
 8000ace:	408f      	lsls	r7, r1
 8000ad0:	423d      	tst	r5, r7
 8000ad2:	d0f9      	beq.n	8000ac8 <HAL_DMA_IRQHandler+0x62>
 8000ad4:	4234      	tst	r4, r6
 8000ad6:	d0f7      	beq.n	8000ac8 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ad8:	250e      	movs	r5, #14
 8000ada:	681c      	ldr	r4, [r3, #0]
 8000adc:	43ac      	bics	r4, r5
 8000ade:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	001c      	movs	r4, r3
 8000ae4:	408c      	lsls	r4, r1
 8000ae6:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000ae8:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000aea:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000aec:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8000aee:	2200      	movs	r2, #0
 8000af0:	18c3      	adds	r3, r0, r3
 8000af2:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8000af4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8000af6:	e7e5      	b.n	8000ac4 <HAL_DMA_IRQHandler+0x5e>

08000af8 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8000af8:	2300      	movs	r3, #0
{
 8000afa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000afc:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000afe:	680a      	ldr	r2, [r1, #0]
 8000b00:	0014      	movs	r4, r2
 8000b02:	40dc      	lsrs	r4, r3
 8000b04:	d101      	bne.n	8000b0a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8000b06:	b007      	add	sp, #28
 8000b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b0a:	2501      	movs	r5, #1
 8000b0c:	0014      	movs	r4, r2
 8000b0e:	409d      	lsls	r5, r3
 8000b10:	402c      	ands	r4, r5
 8000b12:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8000b14:	422a      	tst	r2, r5
 8000b16:	d100      	bne.n	8000b1a <HAL_GPIO_Init+0x22>
 8000b18:	e098      	b.n	8000c4c <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b1a:	684a      	ldr	r2, [r1, #4]
 8000b1c:	005f      	lsls	r7, r3, #1
 8000b1e:	4694      	mov	ip, r2
 8000b20:	2203      	movs	r2, #3
 8000b22:	4664      	mov	r4, ip
 8000b24:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b26:	2403      	movs	r4, #3
 8000b28:	40bc      	lsls	r4, r7
 8000b2a:	43e4      	mvns	r4, r4
 8000b2c:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b2e:	1e54      	subs	r4, r2, #1
 8000b30:	2c01      	cmp	r4, #1
 8000b32:	d82e      	bhi.n	8000b92 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8000b34:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b36:	9c01      	ldr	r4, [sp, #4]
 8000b38:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b3a:	68cc      	ldr	r4, [r1, #12]
 8000b3c:	40bc      	lsls	r4, r7
 8000b3e:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8000b40:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b42:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b44:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b46:	43ac      	bics	r4, r5
 8000b48:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b4a:	4664      	mov	r4, ip
 8000b4c:	0924      	lsrs	r4, r4, #4
 8000b4e:	4034      	ands	r4, r6
 8000b50:	409c      	lsls	r4, r3
 8000b52:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000b54:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8000b56:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b58:	9c01      	ldr	r4, [sp, #4]
 8000b5a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b5c:	688c      	ldr	r4, [r1, #8]
 8000b5e:	40bc      	lsls	r4, r7
 8000b60:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8000b62:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b64:	2a02      	cmp	r2, #2
 8000b66:	d116      	bne.n	8000b96 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b68:	2507      	movs	r5, #7
 8000b6a:	260f      	movs	r6, #15
 8000b6c:	401d      	ands	r5, r3
 8000b6e:	00ad      	lsls	r5, r5, #2
 8000b70:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8000b72:	08dc      	lsrs	r4, r3, #3
 8000b74:	00a4      	lsls	r4, r4, #2
 8000b76:	1904      	adds	r4, r0, r4
 8000b78:	9402      	str	r4, [sp, #8]
 8000b7a:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b7c:	9603      	str	r6, [sp, #12]
 8000b7e:	0026      	movs	r6, r4
 8000b80:	9c03      	ldr	r4, [sp, #12]
 8000b82:	43a6      	bics	r6, r4
 8000b84:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b86:	690e      	ldr	r6, [r1, #16]
 8000b88:	40ae      	lsls	r6, r5
 8000b8a:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8000b8c:	9c02      	ldr	r4, [sp, #8]
 8000b8e:	6226      	str	r6, [r4, #32]
 8000b90:	e001      	b.n	8000b96 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b92:	2a03      	cmp	r2, #3
 8000b94:	d1df      	bne.n	8000b56 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b96:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8000b98:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b9a:	9d01      	ldr	r5, [sp, #4]
 8000b9c:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b9e:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ba0:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8000ba2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ba4:	4662      	mov	r2, ip
 8000ba6:	02a4      	lsls	r4, r4, #10
 8000ba8:	4222      	tst	r2, r4
 8000baa:	d04f      	beq.n	8000c4c <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bac:	2501      	movs	r5, #1
 8000bae:	4a28      	ldr	r2, [pc, #160]	@ (8000c50 <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bb0:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb2:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bb4:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb6:	432c      	orrs	r4, r5
 8000bb8:	6194      	str	r4, [r2, #24]
 8000bba:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000bbc:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bbe:	402a      	ands	r2, r5
 8000bc0:	9205      	str	r2, [sp, #20]
 8000bc2:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000bc4:	4a23      	ldr	r2, [pc, #140]	@ (8000c54 <HAL_GPIO_Init+0x15c>)
 8000bc6:	00a4      	lsls	r4, r4, #2
 8000bc8:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bca:	220f      	movs	r2, #15
 8000bcc:	3502      	adds	r5, #2
 8000bce:	401d      	ands	r5, r3
 8000bd0:	00ad      	lsls	r5, r5, #2
 8000bd2:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8000bd4:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bd6:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bd8:	2200      	movs	r2, #0
 8000bda:	42b8      	cmp	r0, r7
 8000bdc:	d00c      	beq.n	8000bf8 <HAL_GPIO_Init+0x100>
 8000bde:	4f1e      	ldr	r7, [pc, #120]	@ (8000c58 <HAL_GPIO_Init+0x160>)
 8000be0:	3201      	adds	r2, #1
 8000be2:	42b8      	cmp	r0, r7
 8000be4:	d008      	beq.n	8000bf8 <HAL_GPIO_Init+0x100>
 8000be6:	4f1d      	ldr	r7, [pc, #116]	@ (8000c5c <HAL_GPIO_Init+0x164>)
 8000be8:	3201      	adds	r2, #1
 8000bea:	42b8      	cmp	r0, r7
 8000bec:	d004      	beq.n	8000bf8 <HAL_GPIO_Init+0x100>
 8000bee:	4f1c      	ldr	r7, [pc, #112]	@ (8000c60 <HAL_GPIO_Init+0x168>)
 8000bf0:	3203      	adds	r2, #3
 8000bf2:	42b8      	cmp	r0, r7
 8000bf4:	d100      	bne.n	8000bf8 <HAL_GPIO_Init+0x100>
 8000bf6:	3a02      	subs	r2, #2
 8000bf8:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bfa:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bfc:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bfe:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8000c00:	4a18      	ldr	r2, [pc, #96]	@ (8000c64 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 8000c02:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8000c04:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8000c06:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8000c08:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8000c0a:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c0c:	02ff      	lsls	r7, r7, #11
 8000c0e:	d401      	bmi.n	8000c14 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8000c10:	0035      	movs	r5, r6
 8000c12:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c14:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8000c16:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000c18:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8000c1a:	9d00      	ldr	r5, [sp, #0]
 8000c1c:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c1e:	02bf      	lsls	r7, r7, #10
 8000c20:	d401      	bmi.n	8000c26 <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 8000c22:	0035      	movs	r5, r6
 8000c24:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c26:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8000c28:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8000c2a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8000c2c:	9d00      	ldr	r5, [sp, #0]
 8000c2e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c30:	03bf      	lsls	r7, r7, #14
 8000c32:	d401      	bmi.n	8000c38 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 8000c34:	0035      	movs	r5, r6
 8000c36:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c38:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8000c3a:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8000c3c:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8000c3e:	9e00      	ldr	r6, [sp, #0]
 8000c40:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c42:	03ff      	lsls	r7, r7, #15
 8000c44:	d401      	bmi.n	8000c4a <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 8000c46:	4025      	ands	r5, r4
 8000c48:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8000c4a:	6016      	str	r6, [r2, #0]
    position++;
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	e756      	b.n	8000afe <HAL_GPIO_Init+0x6>
 8000c50:	40021000 	.word	0x40021000
 8000c54:	40010000 	.word	0x40010000
 8000c58:	48000400 	.word	0x48000400
 8000c5c:	48000800 	.word	0x48000800
 8000c60:	48000c00 	.word	0x48000c00
 8000c64:	40010400 	.word	0x40010400

08000c68 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c68:	6900      	ldr	r0, [r0, #16]
 8000c6a:	4008      	ands	r0, r1
 8000c6c:	1e43      	subs	r3, r0, #1
 8000c6e:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000c70:	b2c0      	uxtb	r0, r0
  }
 8000c72:	4770      	bx	lr

08000c74 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c74:	2a00      	cmp	r2, #0
 8000c76:	d001      	beq.n	8000c7c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c78:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c7a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c7c:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8000c7e:	e7fc      	b.n	8000c7a <HAL_GPIO_WritePin+0x6>

08000c80 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8000c80:	4770      	bx	lr
	...

08000c84 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000c84:	4b04      	ldr	r3, [pc, #16]	@ (8000c98 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8000c86:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000c88:	695a      	ldr	r2, [r3, #20]
 8000c8a:	4210      	tst	r0, r2
 8000c8c:	d002      	beq.n	8000c94 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c8e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c90:	f7ff fff6 	bl	8000c80 <HAL_GPIO_EXTI_Callback>
}
 8000c94:	bd10      	pop	{r4, pc}
 8000c96:	46c0      	nop			@ (mov r8, r8)
 8000c98:	40010400 	.word	0x40010400

08000c9c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000c9c:	6803      	ldr	r3, [r0, #0]
 8000c9e:	699a      	ldr	r2, [r3, #24]
 8000ca0:	0792      	lsls	r2, r2, #30
 8000ca2:	d501      	bpl.n	8000ca8 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	6999      	ldr	r1, [r3, #24]
 8000cac:	4211      	tst	r1, r2
 8000cae:	d102      	bne.n	8000cb6 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000cb0:	6999      	ldr	r1, [r3, #24]
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	619a      	str	r2, [r3, #24]
  }
}
 8000cb6:	4770      	bx	lr

08000cb8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8000cb8:	b530      	push	{r4, r5, lr}
 8000cba:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8000cbc:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8000cbe:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000cc0:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8000cc2:	0589      	lsls	r1, r1, #22
 8000cc4:	431a      	orrs	r2, r3
 8000cc6:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8000cc8:	4b05      	ldr	r3, [pc, #20]	@ (8000ce0 <I2C_TransferConfig+0x28>)
 8000cca:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8000ccc:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8000cce:	0d64      	lsrs	r4, r4, #21
 8000cd0:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8000cd2:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8000cd4:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8000cd6:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8000cd8:	432a      	orrs	r2, r5
 8000cda:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8000cdc:	bd30      	pop	{r4, r5, pc}
 8000cde:	46c0      	nop			@ (mov r8, r8)
 8000ce0:	03ff63ff 	.word	0x03ff63ff

08000ce4 <I2C_IsErrorOccurred>:
{
 8000ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ce6:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8000ce8:	6802      	ldr	r2, [r0, #0]
{
 8000cea:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8000cec:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8000cee:	2310      	movs	r3, #16
 8000cf0:	000f      	movs	r7, r1
{
 8000cf2:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8000cf4:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8000cf6:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8000cf8:	4219      	tst	r1, r3
 8000cfa:	d00d      	beq.n	8000d18 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8000cfc:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000cfe:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8000d00:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8000d02:	6823      	ldr	r3, [r4, #0]
 8000d04:	2120      	movs	r1, #32
 8000d06:	699a      	ldr	r2, [r3, #24]
 8000d08:	420a      	tst	r2, r1
 8000d0a:	d15f      	bne.n	8000dcc <I2C_IsErrorOccurred+0xe8>
 8000d0c:	2f00      	cmp	r7, #0
 8000d0e:	d031      	beq.n	8000d74 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8000d10:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8000d12:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8000d14:	9b01      	ldr	r3, [sp, #4]
 8000d16:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8000d18:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8000d1a:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8000d1c:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8000d1e:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8000d20:	4213      	tst	r3, r2
 8000d22:	d002      	beq.n	8000d2a <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8000d24:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000d26:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8000d28:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8000d2a:	2280      	movs	r2, #128	@ 0x80
 8000d2c:	00d2      	lsls	r2, r2, #3
 8000d2e:	4213      	tst	r3, r2
 8000d30:	d003      	beq.n	8000d3a <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8000d32:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8000d34:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8000d36:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000d38:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8000d3a:	2280      	movs	r2, #128	@ 0x80
 8000d3c:	0092      	lsls	r2, r2, #2
 8000d3e:	4213      	tst	r3, r2
 8000d40:	d049      	beq.n	8000dd6 <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8000d42:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000d44:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8000d46:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8000d48:	0020      	movs	r0, r4
 8000d4a:	f7ff ffa7 	bl	8000c9c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8000d4e:	686b      	ldr	r3, [r5, #4]
 8000d50:	4a22      	ldr	r2, [pc, #136]	@ (8000ddc <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8000d52:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8000d54:	4013      	ands	r3, r2
 8000d56:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8000d58:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8000d5a:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8000d5c:	433b      	orrs	r3, r7
 8000d5e:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8000d60:	0023      	movs	r3, r4
 8000d62:	3341      	adds	r3, #65	@ 0x41
 8000d64:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d66:	0022      	movs	r2, r4
 8000d68:	2300      	movs	r3, #0
 8000d6a:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8000d6c:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d6e:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8000d70:	7023      	strb	r3, [r4, #0]
 8000d72:	e032      	b.n	8000dda <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8000d74:	1c72      	adds	r2, r6, #1
 8000d76:	d0c5      	beq.n	8000d04 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8000d78:	f7ff fd7e 	bl	8000878 <HAL_GetTick>
 8000d7c:	1b40      	subs	r0, r0, r5
 8000d7e:	42b0      	cmp	r0, r6
 8000d80:	d801      	bhi.n	8000d86 <I2C_IsErrorOccurred+0xa2>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	d1bd      	bne.n	8000d02 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8000d86:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8000d88:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8000d8a:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8000d8c:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8000d8e:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8000d90:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8000d92:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8000d94:	0412      	lsls	r2, r2, #16
 8000d96:	d50b      	bpl.n	8000db0 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8000d98:	2280      	movs	r2, #128	@ 0x80
 8000d9a:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8000d9c:	4210      	tst	r0, r2
 8000d9e:	d107      	bne.n	8000db0 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8000da0:	2920      	cmp	r1, #32
 8000da2:	d005      	beq.n	8000db0 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8000da4:	6859      	ldr	r1, [r3, #4]
 8000da6:	430a      	orrs	r2, r1
 8000da8:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8000daa:	f7ff fd65 	bl	8000878 <HAL_GetTick>
 8000dae:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000db0:	2220      	movs	r2, #32
 8000db2:	6823      	ldr	r3, [r4, #0]
 8000db4:	699b      	ldr	r3, [r3, #24]
 8000db6:	4213      	tst	r3, r2
 8000db8:	d1a3      	bne.n	8000d02 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8000dba:	f7ff fd5d 	bl	8000878 <HAL_GetTick>
 8000dbe:	1b40      	subs	r0, r0, r5
 8000dc0:	2819      	cmp	r0, #25
 8000dc2:	d9f5      	bls.n	8000db0 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8000dc4:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8000dc6:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8000dc8:	9301      	str	r3, [sp, #4]
 8000dca:	e79a      	b.n	8000d02 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8000dcc:	2f00      	cmp	r7, #0
 8000dce:	d19f      	bne.n	8000d10 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000dd0:	2220      	movs	r2, #32
 8000dd2:	61da      	str	r2, [r3, #28]
 8000dd4:	e79c      	b.n	8000d10 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8000dd6:	2800      	cmp	r0, #0
 8000dd8:	d1b6      	bne.n	8000d48 <I2C_IsErrorOccurred+0x64>
}
 8000dda:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000ddc:	fe00e800 	.word	0xfe00e800

08000de0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8000de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000de2:	0004      	movs	r4, r0
 8000de4:	000d      	movs	r5, r1
 8000de6:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000de8:	2702      	movs	r7, #2
 8000dea:	6823      	ldr	r3, [r4, #0]
 8000dec:	699b      	ldr	r3, [r3, #24]
 8000dee:	423b      	tst	r3, r7
 8000df0:	d001      	beq.n	8000df6 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8000df2:	2000      	movs	r0, #0
 8000df4:	e021      	b.n	8000e3a <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8000df6:	0032      	movs	r2, r6
 8000df8:	0029      	movs	r1, r5
 8000dfa:	0020      	movs	r0, r4
 8000dfc:	f7ff ff72 	bl	8000ce4 <I2C_IsErrorOccurred>
 8000e00:	2800      	cmp	r0, #0
 8000e02:	d119      	bne.n	8000e38 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8000e04:	1c6b      	adds	r3, r5, #1
 8000e06:	d0f0      	beq.n	8000dea <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000e08:	f7ff fd36 	bl	8000878 <HAL_GetTick>
 8000e0c:	1b80      	subs	r0, r0, r6
 8000e0e:	42a8      	cmp	r0, r5
 8000e10:	d801      	bhi.n	8000e16 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d1e9      	bne.n	8000dea <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8000e16:	6823      	ldr	r3, [r4, #0]
 8000e18:	6999      	ldr	r1, [r3, #24]
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	000a      	movs	r2, r1
 8000e1e:	401a      	ands	r2, r3
 8000e20:	4219      	tst	r1, r3
 8000e22:	d1e2      	bne.n	8000dea <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000e24:	2120      	movs	r1, #32
 8000e26:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000e28:	430b      	orrs	r3, r1
 8000e2a:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8000e2c:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8000e2e:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8000e30:	3341      	adds	r3, #65	@ 0x41
 8000e32:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e34:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8000e36:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8000e38:	2001      	movs	r0, #1
}
 8000e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000e3c <I2C_WaitOnFlagUntilTimeout>:
{
 8000e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e3e:	0004      	movs	r4, r0
 8000e40:	000d      	movs	r5, r1
 8000e42:	0017      	movs	r7, r2
 8000e44:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000e46:	6823      	ldr	r3, [r4, #0]
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	402b      	ands	r3, r5
 8000e4c:	1b5b      	subs	r3, r3, r5
 8000e4e:	425a      	negs	r2, r3
 8000e50:	4153      	adcs	r3, r2
 8000e52:	42bb      	cmp	r3, r7
 8000e54:	d001      	beq.n	8000e5a <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8000e56:	2000      	movs	r0, #0
 8000e58:	e026      	b.n	8000ea8 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8000e5a:	0031      	movs	r1, r6
 8000e5c:	0020      	movs	r0, r4
 8000e5e:	9a06      	ldr	r2, [sp, #24]
 8000e60:	f7ff ff40 	bl	8000ce4 <I2C_IsErrorOccurred>
 8000e64:	2800      	cmp	r0, #0
 8000e66:	d11e      	bne.n	8000ea6 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8000e68:	1c73      	adds	r3, r6, #1
 8000e6a:	d0ec      	beq.n	8000e46 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000e6c:	f7ff fd04 	bl	8000878 <HAL_GetTick>
 8000e70:	9b06      	ldr	r3, [sp, #24]
 8000e72:	1ac0      	subs	r0, r0, r3
 8000e74:	42b0      	cmp	r0, r6
 8000e76:	d801      	bhi.n	8000e7c <I2C_WaitOnFlagUntilTimeout+0x40>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d1e4      	bne.n	8000e46 <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8000e7c:	6823      	ldr	r3, [r4, #0]
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	402b      	ands	r3, r5
 8000e82:	1b5b      	subs	r3, r3, r5
 8000e84:	425a      	negs	r2, r3
 8000e86:	4153      	adcs	r3, r2
 8000e88:	42bb      	cmp	r3, r7
 8000e8a:	d1dc      	bne.n	8000e46 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000e8c:	2220      	movs	r2, #32
 8000e8e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000e90:	4313      	orrs	r3, r2
 8000e92:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8000e94:	0023      	movs	r3, r4
 8000e96:	3341      	adds	r3, #65	@ 0x41
 8000e98:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e9a:	0022      	movs	r2, r4
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8000ea0:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ea2:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8000ea4:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8000ea6:	2001      	movs	r0, #1
}
 8000ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000eaa <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000eaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eac:	0004      	movs	r4, r0
 8000eae:	000e      	movs	r6, r1
 8000eb0:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000eb2:	2520      	movs	r5, #32
 8000eb4:	6823      	ldr	r3, [r4, #0]
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	422b      	tst	r3, r5
 8000eba:	d001      	beq.n	8000ec0 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	e01d      	b.n	8000efc <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8000ec0:	003a      	movs	r2, r7
 8000ec2:	0031      	movs	r1, r6
 8000ec4:	0020      	movs	r0, r4
 8000ec6:	f7ff ff0d 	bl	8000ce4 <I2C_IsErrorOccurred>
 8000eca:	2800      	cmp	r0, #0
 8000ecc:	d115      	bne.n	8000efa <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000ece:	f7ff fcd3 	bl	8000878 <HAL_GetTick>
 8000ed2:	1bc0      	subs	r0, r0, r7
 8000ed4:	42b0      	cmp	r0, r6
 8000ed6:	d801      	bhi.n	8000edc <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d1eb      	bne.n	8000eb4 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8000edc:	6823      	ldr	r3, [r4, #0]
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	001a      	movs	r2, r3
 8000ee2:	402a      	ands	r2, r5
 8000ee4:	422b      	tst	r3, r5
 8000ee6:	d1e5      	bne.n	8000eb4 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ee8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000eea:	432b      	orrs	r3, r5
 8000eec:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8000eee:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8000ef0:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8000ef2:	3341      	adds	r3, #65	@ 0x41
 8000ef4:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ef6:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8000ef8:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8000efa:	2001      	movs	r0, #1
}
 8000efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08000f00 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8000f00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000f02:	0005      	movs	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8000f04:	2400      	movs	r4, #0
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8000f06:	2704      	movs	r7, #4
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8000f08:	2620      	movs	r6, #32
{
 8000f0a:	9100      	str	r1, [sp, #0]
 8000f0c:	9201      	str	r2, [sp, #4]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8000f0e:	682b      	ldr	r3, [r5, #0]
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	423b      	tst	r3, r7
 8000f14:	d101      	bne.n	8000f1a <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
 8000f16:	2c00      	cmp	r4, #0
 8000f18:	d001      	beq.n	8000f1e <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
}
 8000f1a:	0020      	movs	r0, r4
 8000f1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8000f1e:	9a01      	ldr	r2, [sp, #4]
 8000f20:	0028      	movs	r0, r5
 8000f22:	9900      	ldr	r1, [sp, #0]
 8000f24:	f7ff fede 	bl	8000ce4 <I2C_IsErrorOccurred>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8000f28:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8000f2a:	0004      	movs	r4, r0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8000f2c:	699a      	ldr	r2, [r3, #24]
 8000f2e:	4232      	tst	r2, r6
 8000f30:	d10f      	bne.n	8000f52 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8000f32:	1e63      	subs	r3, r4, #1
 8000f34:	419c      	sbcs	r4, r3
 8000f36:	b2e4      	uxtb	r4, r4
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8000f38:	f7ff fc9e 	bl	8000878 <HAL_GetTick>
 8000f3c:	9b01      	ldr	r3, [sp, #4]
 8000f3e:	1ac0      	subs	r0, r0, r3
 8000f40:	9b00      	ldr	r3, [sp, #0]
 8000f42:	4298      	cmp	r0, r3
 8000f44:	d801      	bhi.n	8000f4a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d1e1      	bne.n	8000f0e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
 8000f4a:	2c00      	cmp	r4, #0
 8000f4c:	d019      	beq.n	8000f82 <I2C_WaitOnRXNEFlagUntilTimeout+0x82>
{
 8000f4e:	2401      	movs	r4, #1
 8000f50:	e7dd      	b.n	8000f0e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8000f52:	2800      	cmp	r0, #0
 8000f54:	d111      	bne.n	8000f7a <I2C_WaitOnRXNEFlagUntilTimeout+0x7a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8000f56:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000f58:	2210      	movs	r2, #16
 8000f5a:	6999      	ldr	r1, [r3, #24]
 8000f5c:	4211      	tst	r1, r2
 8000f5e:	d00e      	beq.n	8000f7e <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f60:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000f62:	646f      	str	r7, [r5, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000f64:	61de      	str	r6, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	490c      	ldr	r1, [pc, #48]	@ (8000f9c <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>)
 8000f6a:	400a      	ands	r2, r1
 8000f6c:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8000f6e:	002b      	movs	r3, r5
 8000f70:	3341      	adds	r3, #65	@ 0x41
 8000f72:	701e      	strb	r6, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f74:	7058      	strb	r0, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8000f76:	3b01      	subs	r3, #1
 8000f78:	7018      	strb	r0, [r3, #0]
{
 8000f7a:	2401      	movs	r4, #1
 8000f7c:	e7dc      	b.n	8000f38 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f7e:	6468      	str	r0, [r5, #68]	@ 0x44
 8000f80:	e7da      	b.n	8000f38 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8000f82:	682b      	ldr	r3, [r5, #0]
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	423b      	tst	r3, r7
 8000f88:	d1c1      	bne.n	8000f0e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000f8a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8000f8c:	4333      	orrs	r3, r6
 8000f8e:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8000f90:	002b      	movs	r3, r5
 8000f92:	3341      	adds	r3, #65	@ 0x41
 8000f94:	701e      	strb	r6, [r3, #0]
        __HAL_UNLOCK(hi2c);
 8000f96:	3b01      	subs	r3, #1
 8000f98:	701c      	strb	r4, [r3, #0]
        status = HAL_ERROR;
 8000f9a:	e7d8      	b.n	8000f4e <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
 8000f9c:	fe00e800 	.word	0xfe00e800

08000fa0 <HAL_I2C_Init>:
{
 8000fa0:	b570      	push	{r4, r5, r6, lr}
 8000fa2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000fa4:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8000fa6:	2c00      	cmp	r4, #0
 8000fa8:	d04e      	beq.n	8001048 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000faa:	0025      	movs	r5, r4
 8000fac:	3541      	adds	r5, #65	@ 0x41
 8000fae:	782b      	ldrb	r3, [r5, #0]
 8000fb0:	b2da      	uxtb	r2, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d105      	bne.n	8000fc2 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8000fb6:	0023      	movs	r3, r4
 8000fb8:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8000fba:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8000fbc:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8000fbe:	f7ff fb05 	bl	80005cc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000fc2:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8000fc4:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000fc6:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8000fc8:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000fca:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000fcc:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000fce:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8000fd0:	438a      	bics	r2, r1
 8000fd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000fd4:	491d      	ldr	r1, [pc, #116]	@ (800104c <HAL_I2C_Init+0xac>)
 8000fd6:	6862      	ldr	r2, [r4, #4]
 8000fd8:	400a      	ands	r2, r1
 8000fda:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000fdc:	689a      	ldr	r2, [r3, #8]
 8000fde:	491c      	ldr	r1, [pc, #112]	@ (8001050 <HAL_I2C_Init+0xb0>)
 8000fe0:	400a      	ands	r2, r1
 8000fe2:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000fe4:	2801      	cmp	r0, #1
 8000fe6:	d107      	bne.n	8000ff8 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000fe8:	2280      	movs	r2, #128	@ 0x80
 8000fea:	0212      	lsls	r2, r2, #8
 8000fec:	4332      	orrs	r2, r6
 8000fee:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000ff0:	685a      	ldr	r2, [r3, #4]
 8000ff2:	4818      	ldr	r0, [pc, #96]	@ (8001054 <HAL_I2C_Init+0xb4>)
 8000ff4:	4002      	ands	r2, r0
 8000ff6:	e009      	b.n	800100c <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000ff8:	2284      	movs	r2, #132	@ 0x84
 8000ffa:	0212      	lsls	r2, r2, #8
 8000ffc:	4332      	orrs	r2, r6
 8000ffe:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001000:	2802      	cmp	r0, #2
 8001002:	d1f5      	bne.n	8000ff0 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001004:	2280      	movs	r2, #128	@ 0x80
 8001006:	6858      	ldr	r0, [r3, #4]
 8001008:	0112      	lsls	r2, r2, #4
 800100a:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800100c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800100e:	6858      	ldr	r0, [r3, #4]
 8001010:	4a11      	ldr	r2, [pc, #68]	@ (8001058 <HAL_I2C_Init+0xb8>)
 8001012:	4302      	orrs	r2, r0
 8001014:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001016:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001018:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800101a:	400a      	ands	r2, r1
 800101c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800101e:	6961      	ldr	r1, [r4, #20]
 8001020:	6922      	ldr	r2, [r4, #16]
 8001022:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001024:	69a1      	ldr	r1, [r4, #24]
 8001026:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001028:	430a      	orrs	r2, r1
 800102a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800102c:	6a21      	ldr	r1, [r4, #32]
 800102e:	69e2      	ldr	r2, [r4, #28]
 8001030:	430a      	orrs	r2, r1
 8001032:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001034:	2201      	movs	r2, #1
 8001036:	6819      	ldr	r1, [r3, #0]
 8001038:	430a      	orrs	r2, r1
 800103a:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800103c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800103e:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001040:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001042:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001044:	3442      	adds	r4, #66	@ 0x42
 8001046:	7020      	strb	r0, [r4, #0]
}
 8001048:	bd70      	pop	{r4, r5, r6, pc}
 800104a:	46c0      	nop			@ (mov r8, r8)
 800104c:	f0ffffff 	.word	0xf0ffffff
 8001050:	ffff7fff 	.word	0xffff7fff
 8001054:	fffff7ff 	.word	0xfffff7ff
 8001058:	02008000 	.word	0x02008000

0800105c <HAL_I2C_Master_Transmit>:
{
 800105c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800105e:	0006      	movs	r6, r0
{
 8001060:	b085      	sub	sp, #20
 8001062:	9202      	str	r2, [sp, #8]
 8001064:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001066:	3641      	adds	r6, #65	@ 0x41
 8001068:	7833      	ldrb	r3, [r6, #0]
{
 800106a:	0004      	movs	r4, r0
 800106c:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 800106e:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001070:	2b20      	cmp	r3, #32
 8001072:	d114      	bne.n	800109e <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 8001074:	0023      	movs	r3, r4
 8001076:	3340      	adds	r3, #64	@ 0x40
 8001078:	781a      	ldrb	r2, [r3, #0]
 800107a:	2a01      	cmp	r2, #1
 800107c:	d00f      	beq.n	800109e <HAL_I2C_Master_Transmit+0x42>
 800107e:	2201      	movs	r2, #1
 8001080:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001082:	f7ff fbf9 	bl	8000878 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001086:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8001088:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800108a:	9000      	str	r0, [sp, #0]
 800108c:	2319      	movs	r3, #25
 800108e:	2201      	movs	r2, #1
 8001090:	0020      	movs	r0, r4
 8001092:	0209      	lsls	r1, r1, #8
 8001094:	f7ff fed2 	bl	8000e3c <I2C_WaitOnFlagUntilTimeout>
 8001098:	2800      	cmp	r0, #0
 800109a:	d002      	beq.n	80010a2 <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 800109c:	2001      	movs	r0, #1
}
 800109e:	b005      	add	sp, #20
 80010a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80010a2:	2321      	movs	r3, #33	@ 0x21
 80010a4:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80010a6:	0023      	movs	r3, r4
 80010a8:	2210      	movs	r2, #16
 80010aa:	3342      	adds	r3, #66	@ 0x42
 80010ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr  = pData;
 80010ae:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010b0:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80010b2:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80010b4:	9b03      	ldr	r3, [sp, #12]
 80010b6:	4939      	ldr	r1, [pc, #228]	@ (800119c <HAL_I2C_Master_Transmit+0x140>)
 80010b8:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010ba:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80010bc:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010be:	2bff      	cmp	r3, #255	@ 0xff
 80010c0:	d930      	bls.n	8001124 <HAL_I2C_Master_Transmit+0xc8>
      xfermode = I2C_RELOAD_MODE;
 80010c2:	2380      	movs	r3, #128	@ 0x80
 80010c4:	32ef      	adds	r2, #239	@ 0xef
 80010c6:	8522      	strh	r2, [r4, #40]	@ 0x28
 80010c8:	045b      	lsls	r3, r3, #17
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80010ca:	9e02      	ldr	r6, [sp, #8]
 80010cc:	6820      	ldr	r0, [r4, #0]
 80010ce:	7836      	ldrb	r6, [r6, #0]
      hi2c->XferSize--;
 80010d0:	3a01      	subs	r2, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80010d2:	6286      	str	r6, [r0, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80010d4:	9802      	ldr	r0, [sp, #8]
      hi2c->XferSize--;
 80010d6:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 80010d8:	3001      	adds	r0, #1
 80010da:	6260      	str	r0, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80010dc:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80010de:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80010e0:	3801      	subs	r0, #1
 80010e2:	b280      	uxth	r0, r0
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80010e4:	3201      	adds	r2, #1
      hi2c->XferCount--;
 80010e6:	8560      	strh	r0, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80010ec:	0039      	movs	r1, r7
 80010ee:	0020      	movs	r0, r4
 80010f0:	f7ff fde2 	bl	8000cb8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80010f4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80010f6:	002a      	movs	r2, r5
 80010f8:	0020      	movs	r0, r4
 80010fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d11d      	bne.n	800113c <HAL_I2C_Master_Transmit+0xe0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001100:	f7ff fed3 	bl	8000eaa <I2C_WaitOnSTOPFlagUntilTimeout>
 8001104:	2800      	cmp	r0, #0
 8001106:	d1c9      	bne.n	800109c <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001108:	2120      	movs	r1, #32
 800110a:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 800110c:	4d24      	ldr	r5, [pc, #144]	@ (80011a0 <HAL_I2C_Master_Transmit+0x144>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800110e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001110:	685a      	ldr	r2, [r3, #4]
 8001112:	402a      	ands	r2, r5
 8001114:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001116:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8001118:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800111a:	3341      	adds	r3, #65	@ 0x41
 800111c:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800111e:	7058      	strb	r0, [r3, #1]
    __HAL_UNLOCK(hi2c);
 8001120:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001122:	e7bc      	b.n	800109e <HAL_I2C_Master_Transmit+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8001124:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8001126:	b292      	uxth	r2, r2
      xfermode = I2C_AUTOEND_MODE;
 8001128:	8522      	strh	r2, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 800112a:	2a00      	cmp	r2, #0
 800112c:	d002      	beq.n	8001134 <HAL_I2C_Master_Transmit+0xd8>
 800112e:	2380      	movs	r3, #128	@ 0x80
 8001130:	049b      	lsls	r3, r3, #18
 8001132:	e7ca      	b.n	80010ca <HAL_I2C_Master_Transmit+0x6e>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001134:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	049b      	lsls	r3, r3, #18
 800113a:	e7d7      	b.n	80010ec <HAL_I2C_Master_Transmit+0x90>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800113c:	f7ff fe50 	bl	8000de0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001140:	2800      	cmp	r0, #0
 8001142:	d1ab      	bne.n	800109c <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001144:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001146:	6822      	ldr	r2, [r4, #0]
 8001148:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800114a:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800114c:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800114e:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8001150:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001152:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8001154:	3b01      	subs	r3, #1
 8001156:	b29b      	uxth	r3, r3
 8001158:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800115a:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800115c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800115e:	b292      	uxth	r2, r2
 8001160:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001162:	2b00      	cmp	r3, #0
 8001164:	d0c6      	beq.n	80010f4 <HAL_I2C_Master_Transmit+0x98>
 8001166:	2a00      	cmp	r2, #0
 8001168:	d1c4      	bne.n	80010f4 <HAL_I2C_Master_Transmit+0x98>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800116a:	2180      	movs	r1, #128	@ 0x80
 800116c:	0020      	movs	r0, r4
 800116e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001170:	9500      	str	r5, [sp, #0]
 8001172:	f7ff fe63 	bl	8000e3c <I2C_WaitOnFlagUntilTimeout>
 8001176:	2800      	cmp	r0, #0
 8001178:	d000      	beq.n	800117c <HAL_I2C_Master_Transmit+0x120>
 800117a:	e78f      	b.n	800109c <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800117c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800117e:	2bff      	cmp	r3, #255	@ 0xff
 8001180:	d905      	bls.n	800118e <HAL_I2C_Master_Transmit+0x132>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001182:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001184:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001186:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001188:	045b      	lsls	r3, r3, #17
 800118a:	9000      	str	r0, [sp, #0]
 800118c:	e7ae      	b.n	80010ec <HAL_I2C_Master_Transmit+0x90>
          hi2c->XferSize = hi2c->XferCount;
 800118e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8001190:	b292      	uxth	r2, r2
 8001192:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001194:	b2d2      	uxtb	r2, r2
 8001196:	9000      	str	r0, [sp, #0]
 8001198:	e7cd      	b.n	8001136 <HAL_I2C_Master_Transmit+0xda>
 800119a:	46c0      	nop			@ (mov r8, r8)
 800119c:	80002000 	.word	0x80002000
 80011a0:	fe00e800 	.word	0xfe00e800

080011a4 <HAL_I2C_Master_Receive>:
{
 80011a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80011a6:	0007      	movs	r7, r0
{
 80011a8:	b087      	sub	sp, #28
 80011aa:	9103      	str	r1, [sp, #12]
 80011ac:	9204      	str	r2, [sp, #16]
 80011ae:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80011b0:	3741      	adds	r7, #65	@ 0x41
 80011b2:	783b      	ldrb	r3, [r7, #0]
{
 80011b4:	0004      	movs	r4, r0
    __HAL_LOCK(hi2c);
 80011b6:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80011b8:	2b20      	cmp	r3, #32
 80011ba:	d114      	bne.n	80011e6 <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 80011bc:	0023      	movs	r3, r4
 80011be:	3340      	adds	r3, #64	@ 0x40
 80011c0:	781a      	ldrb	r2, [r3, #0]
 80011c2:	2a01      	cmp	r2, #1
 80011c4:	d00f      	beq.n	80011e6 <HAL_I2C_Master_Receive+0x42>
 80011c6:	2601      	movs	r6, #1
 80011c8:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 80011ca:	f7ff fb55 	bl	8000878 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80011ce:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 80011d0:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80011d2:	9000      	str	r0, [sp, #0]
 80011d4:	2319      	movs	r3, #25
 80011d6:	0032      	movs	r2, r6
 80011d8:	0020      	movs	r0, r4
 80011da:	0209      	lsls	r1, r1, #8
 80011dc:	f7ff fe2e 	bl	8000e3c <I2C_WaitOnFlagUntilTimeout>
 80011e0:	2800      	cmp	r0, #0
 80011e2:	d002      	beq.n	80011ea <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 80011e4:	2001      	movs	r0, #1
}
 80011e6:	b007      	add	sp, #28
 80011e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80011ea:	2322      	movs	r3, #34	@ 0x22
 80011ec:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80011ee:	0027      	movs	r7, r4
 80011f0:	3b12      	subs	r3, #18
 80011f2:	3742      	adds	r7, #66	@ 0x42
 80011f4:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 80011f6:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011f8:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80011fa:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80011fc:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 80011fe:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8001200:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001202:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8001204:	4b2d      	ldr	r3, [pc, #180]	@ (80012bc <HAL_I2C_Master_Receive+0x118>)
 8001206:	2aff      	cmp	r2, #255	@ 0xff
 8001208:	d920      	bls.n	800124c <HAL_I2C_Master_Receive+0xa8>
      hi2c->XferSize = 1U;
 800120a:	8526      	strh	r6, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	2380      	movs	r3, #128	@ 0x80
 8001210:	0032      	movs	r2, r6
 8001212:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001214:	0020      	movs	r0, r4
 8001216:	9903      	ldr	r1, [sp, #12]
 8001218:	f7ff fd4e 	bl	8000cb8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800121c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800121e:	002a      	movs	r2, r5
 8001220:	0020      	movs	r0, r4
 8001222:	990c      	ldr	r1, [sp, #48]	@ 0x30
    while (hi2c->XferCount > 0U)
 8001224:	2b00      	cmp	r3, #0
 8001226:	d119      	bne.n	800125c <HAL_I2C_Master_Receive+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001228:	f7ff fe3f 	bl	8000eaa <I2C_WaitOnSTOPFlagUntilTimeout>
 800122c:	2800      	cmp	r0, #0
 800122e:	d1d9      	bne.n	80011e4 <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001230:	2120      	movs	r1, #32
 8001232:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8001234:	4d22      	ldr	r5, [pc, #136]	@ (80012c0 <HAL_I2C_Master_Receive+0x11c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001236:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001238:	685a      	ldr	r2, [r3, #4]
 800123a:	402a      	ands	r2, r5
 800123c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800123e:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8001240:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001242:	3341      	adds	r3, #65	@ 0x41
 8001244:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001246:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8001248:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800124a:	e7cc      	b.n	80011e6 <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 800124c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800124e:	b292      	uxth	r2, r2
 8001250:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001252:	b2d2      	uxtb	r2, r2
 8001254:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001256:	2380      	movs	r3, #128	@ 0x80
 8001258:	049b      	lsls	r3, r3, #18
 800125a:	e7db      	b.n	8001214 <HAL_I2C_Master_Receive+0x70>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800125c:	f7ff fe50 	bl	8000f00 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001260:	2800      	cmp	r0, #0
 8001262:	d1bf      	bne.n	80011e4 <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001264:	6823      	ldr	r3, [r4, #0]
 8001266:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001268:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800126a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800126c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 800126e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8001270:	3301      	adds	r3, #1
 8001272:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8001274:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001276:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8001278:	3b01      	subs	r3, #1
 800127a:	b29b      	uxth	r3, r3
 800127c:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800127e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001280:	b292      	uxth	r2, r2
 8001282:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0c9      	beq.n	800121c <HAL_I2C_Master_Receive+0x78>
 8001288:	2a00      	cmp	r2, #0
 800128a:	d1c7      	bne.n	800121c <HAL_I2C_Master_Receive+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800128c:	2180      	movs	r1, #128	@ 0x80
 800128e:	0020      	movs	r0, r4
 8001290:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001292:	9500      	str	r5, [sp, #0]
 8001294:	f7ff fdd2 	bl	8000e3c <I2C_WaitOnFlagUntilTimeout>
 8001298:	2800      	cmp	r0, #0
 800129a:	d1a3      	bne.n	80011e4 <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800129c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800129e:	2bff      	cmp	r3, #255	@ 0xff
 80012a0:	d905      	bls.n	80012ae <HAL_I2C_Master_Receive+0x10a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80012a2:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80012a4:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80012a6:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80012a8:	045b      	lsls	r3, r3, #17
 80012aa:	9000      	str	r0, [sp, #0]
 80012ac:	e7b2      	b.n	8001214 <HAL_I2C_Master_Receive+0x70>
          hi2c->XferSize = hi2c->XferCount;
 80012ae:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80012b0:	b292      	uxth	r2, r2
 80012b2:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	9000      	str	r0, [sp, #0]
 80012b8:	e7cd      	b.n	8001256 <HAL_I2C_Master_Receive+0xb2>
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	80002400 	.word	0x80002400
 80012c0:	fe00e800 	.word	0xfe00e800

080012c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80012c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012c6:	0004      	movs	r4, r0
 80012c8:	3441      	adds	r4, #65	@ 0x41
 80012ca:	7822      	ldrb	r2, [r4, #0]
{
 80012cc:	0003      	movs	r3, r0
 80012ce:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012d0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80012d2:	b2d6      	uxtb	r6, r2
 80012d4:	2a20      	cmp	r2, #32
 80012d6:	d118      	bne.n	800130a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 80012d8:	001d      	movs	r5, r3
 80012da:	3540      	adds	r5, #64	@ 0x40
 80012dc:	782a      	ldrb	r2, [r5, #0]
 80012de:	2a01      	cmp	r2, #1
 80012e0:	d013      	beq.n	800130a <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012e2:	2224      	movs	r2, #36	@ 0x24
 80012e4:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	3a23      	subs	r2, #35	@ 0x23
 80012ea:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012ec:	4807      	ldr	r0, [pc, #28]	@ (800130c <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 80012ee:	4391      	bics	r1, r2
 80012f0:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012f2:	6819      	ldr	r1, [r3, #0]
 80012f4:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012f6:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012f8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80012fa:	6819      	ldr	r1, [r3, #0]
 80012fc:	4339      	orrs	r1, r7
 80012fe:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001300:	6819      	ldr	r1, [r3, #0]
 8001302:	430a      	orrs	r2, r1
 8001304:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001306:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8001308:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800130a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800130c:	ffffefff 	.word	0xffffefff

08001310 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001310:	0002      	movs	r2, r0
{
 8001312:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001314:	3241      	adds	r2, #65	@ 0x41
 8001316:	7814      	ldrb	r4, [r2, #0]
{
 8001318:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800131a:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800131c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800131e:	2c20      	cmp	r4, #32
 8001320:	d117      	bne.n	8001352 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8001322:	001c      	movs	r4, r3
 8001324:	3440      	adds	r4, #64	@ 0x40
 8001326:	7826      	ldrb	r6, [r4, #0]
 8001328:	2e01      	cmp	r6, #1
 800132a:	d012      	beq.n	8001352 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800132c:	3022      	adds	r0, #34	@ 0x22
 800132e:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	3823      	subs	r0, #35	@ 0x23
 8001334:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001336:	4f07      	ldr	r7, [pc, #28]	@ (8001354 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8001338:	4386      	bics	r6, r0
 800133a:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 800133c:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800133e:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8001340:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8001342:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001344:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001346:	6819      	ldr	r1, [r3, #0]
 8001348:	4308      	orrs	r0, r1
 800134a:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800134c:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800134e:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001350:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001352:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001354:	fffff0ff 	.word	0xfffff0ff

08001358 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800135a:	0004      	movs	r4, r0
 800135c:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800135e:	2800      	cmp	r0, #0
 8001360:	d045      	beq.n	80013ee <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001362:	6803      	ldr	r3, [r0, #0]
 8001364:	07db      	lsls	r3, r3, #31
 8001366:	d42f      	bmi.n	80013c8 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001368:	6823      	ldr	r3, [r4, #0]
 800136a:	079b      	lsls	r3, r3, #30
 800136c:	d500      	bpl.n	8001370 <HAL_RCC_OscConfig+0x18>
 800136e:	e081      	b.n	8001474 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001370:	6823      	ldr	r3, [r4, #0]
 8001372:	071b      	lsls	r3, r3, #28
 8001374:	d500      	bpl.n	8001378 <HAL_RCC_OscConfig+0x20>
 8001376:	e0bc      	b.n	80014f2 <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001378:	6823      	ldr	r3, [r4, #0]
 800137a:	075b      	lsls	r3, r3, #29
 800137c:	d500      	bpl.n	8001380 <HAL_RCC_OscConfig+0x28>
 800137e:	e0df      	b.n	8001540 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001380:	6823      	ldr	r3, [r4, #0]
 8001382:	06db      	lsls	r3, r3, #27
 8001384:	d51a      	bpl.n	80013bc <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001386:	6962      	ldr	r2, [r4, #20]
 8001388:	2304      	movs	r3, #4
 800138a:	4db4      	ldr	r5, [pc, #720]	@ (800165c <HAL_RCC_OscConfig+0x304>)
 800138c:	2a01      	cmp	r2, #1
 800138e:	d000      	beq.n	8001392 <HAL_RCC_OscConfig+0x3a>
 8001390:	e148      	b.n	8001624 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001392:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001394:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001396:	430b      	orrs	r3, r1
 8001398:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 800139a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800139c:	431a      	orrs	r2, r3
 800139e:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 80013a0:	f7ff fa6a 	bl	8000878 <HAL_GetTick>
 80013a4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013a6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80013a8:	423b      	tst	r3, r7
 80013aa:	d100      	bne.n	80013ae <HAL_RCC_OscConfig+0x56>
 80013ac:	e133      	b.n	8001616 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013ae:	21f8      	movs	r1, #248	@ 0xf8
 80013b0:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80013b2:	69a3      	ldr	r3, [r4, #24]
 80013b4:	438a      	bics	r2, r1
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013bc:	6a23      	ldr	r3, [r4, #32]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d000      	beq.n	80013c4 <HAL_RCC_OscConfig+0x6c>
 80013c2:	e157      	b.n	8001674 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 80013c4:	2000      	movs	r0, #0
 80013c6:	e02a      	b.n	800141e <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80013c8:	220c      	movs	r2, #12
 80013ca:	4da4      	ldr	r5, [pc, #656]	@ (800165c <HAL_RCC_OscConfig+0x304>)
 80013cc:	686b      	ldr	r3, [r5, #4]
 80013ce:	4013      	ands	r3, r2
 80013d0:	2b04      	cmp	r3, #4
 80013d2:	d006      	beq.n	80013e2 <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013d4:	686b      	ldr	r3, [r5, #4]
 80013d6:	4013      	ands	r3, r2
 80013d8:	2b08      	cmp	r3, #8
 80013da:	d10a      	bne.n	80013f2 <HAL_RCC_OscConfig+0x9a>
 80013dc:	686b      	ldr	r3, [r5, #4]
 80013de:	03db      	lsls	r3, r3, #15
 80013e0:	d507      	bpl.n	80013f2 <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e2:	682b      	ldr	r3, [r5, #0]
 80013e4:	039b      	lsls	r3, r3, #14
 80013e6:	d5bf      	bpl.n	8001368 <HAL_RCC_OscConfig+0x10>
 80013e8:	6863      	ldr	r3, [r4, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1bc      	bne.n	8001368 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 80013ee:	2001      	movs	r0, #1
 80013f0:	e015      	b.n	800141e <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013f2:	6863      	ldr	r3, [r4, #4]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d114      	bne.n	8001422 <HAL_RCC_OscConfig+0xca>
 80013f8:	2380      	movs	r3, #128	@ 0x80
 80013fa:	682a      	ldr	r2, [r5, #0]
 80013fc:	025b      	lsls	r3, r3, #9
 80013fe:	4313      	orrs	r3, r2
 8001400:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001402:	f7ff fa39 	bl	8000878 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001406:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001408:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140a:	02bf      	lsls	r7, r7, #10
 800140c:	682b      	ldr	r3, [r5, #0]
 800140e:	423b      	tst	r3, r7
 8001410:	d1aa      	bne.n	8001368 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001412:	f7ff fa31 	bl	8000878 <HAL_GetTick>
 8001416:	1b80      	subs	r0, r0, r6
 8001418:	2864      	cmp	r0, #100	@ 0x64
 800141a:	d9f7      	bls.n	800140c <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 800141c:	2003      	movs	r0, #3
}
 800141e:	b005      	add	sp, #20
 8001420:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001422:	2b00      	cmp	r3, #0
 8001424:	d116      	bne.n	8001454 <HAL_RCC_OscConfig+0xfc>
 8001426:	682b      	ldr	r3, [r5, #0]
 8001428:	4a8d      	ldr	r2, [pc, #564]	@ (8001660 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800142a:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800142c:	4013      	ands	r3, r2
 800142e:	602b      	str	r3, [r5, #0]
 8001430:	682b      	ldr	r3, [r5, #0]
 8001432:	4a8c      	ldr	r2, [pc, #560]	@ (8001664 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001434:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001436:	4013      	ands	r3, r2
 8001438:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800143a:	f7ff fa1d 	bl	8000878 <HAL_GetTick>
 800143e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001440:	682b      	ldr	r3, [r5, #0]
 8001442:	423b      	tst	r3, r7
 8001444:	d100      	bne.n	8001448 <HAL_RCC_OscConfig+0xf0>
 8001446:	e78f      	b.n	8001368 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001448:	f7ff fa16 	bl	8000878 <HAL_GetTick>
 800144c:	1b80      	subs	r0, r0, r6
 800144e:	2864      	cmp	r0, #100	@ 0x64
 8001450:	d9f6      	bls.n	8001440 <HAL_RCC_OscConfig+0xe8>
 8001452:	e7e3      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001454:	2b05      	cmp	r3, #5
 8001456:	d105      	bne.n	8001464 <HAL_RCC_OscConfig+0x10c>
 8001458:	2380      	movs	r3, #128	@ 0x80
 800145a:	682a      	ldr	r2, [r5, #0]
 800145c:	02db      	lsls	r3, r3, #11
 800145e:	4313      	orrs	r3, r2
 8001460:	602b      	str	r3, [r5, #0]
 8001462:	e7c9      	b.n	80013f8 <HAL_RCC_OscConfig+0xa0>
 8001464:	682b      	ldr	r3, [r5, #0]
 8001466:	4a7e      	ldr	r2, [pc, #504]	@ (8001660 <HAL_RCC_OscConfig+0x308>)
 8001468:	4013      	ands	r3, r2
 800146a:	602b      	str	r3, [r5, #0]
 800146c:	682b      	ldr	r3, [r5, #0]
 800146e:	4a7d      	ldr	r2, [pc, #500]	@ (8001664 <HAL_RCC_OscConfig+0x30c>)
 8001470:	4013      	ands	r3, r2
 8001472:	e7c5      	b.n	8001400 <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001474:	220c      	movs	r2, #12
 8001476:	4d79      	ldr	r5, [pc, #484]	@ (800165c <HAL_RCC_OscConfig+0x304>)
 8001478:	686b      	ldr	r3, [r5, #4]
 800147a:	4213      	tst	r3, r2
 800147c:	d006      	beq.n	800148c <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800147e:	686b      	ldr	r3, [r5, #4]
 8001480:	4013      	ands	r3, r2
 8001482:	2b08      	cmp	r3, #8
 8001484:	d110      	bne.n	80014a8 <HAL_RCC_OscConfig+0x150>
 8001486:	686b      	ldr	r3, [r5, #4]
 8001488:	03db      	lsls	r3, r3, #15
 800148a:	d40d      	bmi.n	80014a8 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800148c:	682b      	ldr	r3, [r5, #0]
 800148e:	079b      	lsls	r3, r3, #30
 8001490:	d502      	bpl.n	8001498 <HAL_RCC_OscConfig+0x140>
 8001492:	68e3      	ldr	r3, [r4, #12]
 8001494:	2b01      	cmp	r3, #1
 8001496:	d1aa      	bne.n	80013ee <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001498:	21f8      	movs	r1, #248	@ 0xf8
 800149a:	682a      	ldr	r2, [r5, #0]
 800149c:	6923      	ldr	r3, [r4, #16]
 800149e:	438a      	bics	r2, r1
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	4313      	orrs	r3, r2
 80014a4:	602b      	str	r3, [r5, #0]
 80014a6:	e763      	b.n	8001370 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014a8:	68e2      	ldr	r2, [r4, #12]
 80014aa:	2301      	movs	r3, #1
 80014ac:	2a00      	cmp	r2, #0
 80014ae:	d00f      	beq.n	80014d0 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 80014b0:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b2:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 80014b4:	4313      	orrs	r3, r2
 80014b6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80014b8:	f7ff f9de 	bl	8000878 <HAL_GetTick>
 80014bc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014be:	682b      	ldr	r3, [r5, #0]
 80014c0:	423b      	tst	r3, r7
 80014c2:	d1e9      	bne.n	8001498 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c4:	f7ff f9d8 	bl	8000878 <HAL_GetTick>
 80014c8:	1b80      	subs	r0, r0, r6
 80014ca:	2802      	cmp	r0, #2
 80014cc:	d9f7      	bls.n	80014be <HAL_RCC_OscConfig+0x166>
 80014ce:	e7a5      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 80014d0:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d2:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80014d4:	439a      	bics	r2, r3
 80014d6:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80014d8:	f7ff f9ce 	bl	8000878 <HAL_GetTick>
 80014dc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014de:	682b      	ldr	r3, [r5, #0]
 80014e0:	423b      	tst	r3, r7
 80014e2:	d100      	bne.n	80014e6 <HAL_RCC_OscConfig+0x18e>
 80014e4:	e744      	b.n	8001370 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014e6:	f7ff f9c7 	bl	8000878 <HAL_GetTick>
 80014ea:	1b80      	subs	r0, r0, r6
 80014ec:	2802      	cmp	r0, #2
 80014ee:	d9f6      	bls.n	80014de <HAL_RCC_OscConfig+0x186>
 80014f0:	e794      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f2:	69e2      	ldr	r2, [r4, #28]
 80014f4:	2301      	movs	r3, #1
 80014f6:	4d59      	ldr	r5, [pc, #356]	@ (800165c <HAL_RCC_OscConfig+0x304>)
 80014f8:	2a00      	cmp	r2, #0
 80014fa:	d010      	beq.n	800151e <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 80014fc:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014fe:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8001500:	4313      	orrs	r3, r2
 8001502:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8001504:	f7ff f9b8 	bl	8000878 <HAL_GetTick>
 8001508:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800150a:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800150c:	423b      	tst	r3, r7
 800150e:	d000      	beq.n	8001512 <HAL_RCC_OscConfig+0x1ba>
 8001510:	e732      	b.n	8001378 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001512:	f7ff f9b1 	bl	8000878 <HAL_GetTick>
 8001516:	1b80      	subs	r0, r0, r6
 8001518:	2802      	cmp	r0, #2
 800151a:	d9f6      	bls.n	800150a <HAL_RCC_OscConfig+0x1b2>
 800151c:	e77e      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 800151e:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001520:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8001522:	439a      	bics	r2, r3
 8001524:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8001526:	f7ff f9a7 	bl	8000878 <HAL_GetTick>
 800152a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800152c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800152e:	423b      	tst	r3, r7
 8001530:	d100      	bne.n	8001534 <HAL_RCC_OscConfig+0x1dc>
 8001532:	e721      	b.n	8001378 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001534:	f7ff f9a0 	bl	8000878 <HAL_GetTick>
 8001538:	1b80      	subs	r0, r0, r6
 800153a:	2802      	cmp	r0, #2
 800153c:	d9f6      	bls.n	800152c <HAL_RCC_OscConfig+0x1d4>
 800153e:	e76d      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001540:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001542:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001544:	4d45      	ldr	r5, [pc, #276]	@ (800165c <HAL_RCC_OscConfig+0x304>)
 8001546:	0552      	lsls	r2, r2, #21
 8001548:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 800154a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800154c:	4213      	tst	r3, r2
 800154e:	d108      	bne.n	8001562 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001550:	69eb      	ldr	r3, [r5, #28]
 8001552:	4313      	orrs	r3, r2
 8001554:	61eb      	str	r3, [r5, #28]
 8001556:	69eb      	ldr	r3, [r5, #28]
 8001558:	4013      	ands	r3, r2
 800155a:	9303      	str	r3, [sp, #12]
 800155c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800155e:	2301      	movs	r3, #1
 8001560:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001562:	2780      	movs	r7, #128	@ 0x80
 8001564:	4e40      	ldr	r6, [pc, #256]	@ (8001668 <HAL_RCC_OscConfig+0x310>)
 8001566:	007f      	lsls	r7, r7, #1
 8001568:	6833      	ldr	r3, [r6, #0]
 800156a:	423b      	tst	r3, r7
 800156c:	d015      	beq.n	800159a <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800156e:	68a3      	ldr	r3, [r4, #8]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d122      	bne.n	80015ba <HAL_RCC_OscConfig+0x262>
 8001574:	6a2a      	ldr	r2, [r5, #32]
 8001576:	4313      	orrs	r3, r2
 8001578:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800157a:	f7ff f97d 	bl	8000878 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800157e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8001580:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001582:	6a2b      	ldr	r3, [r5, #32]
 8001584:	423b      	tst	r3, r7
 8001586:	d03f      	beq.n	8001608 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8001588:	9b00      	ldr	r3, [sp, #0]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d000      	beq.n	8001590 <HAL_RCC_OscConfig+0x238>
 800158e:	e6f7      	b.n	8001380 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001590:	69eb      	ldr	r3, [r5, #28]
 8001592:	4a36      	ldr	r2, [pc, #216]	@ (800166c <HAL_RCC_OscConfig+0x314>)
 8001594:	4013      	ands	r3, r2
 8001596:	61eb      	str	r3, [r5, #28]
 8001598:	e6f2      	b.n	8001380 <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800159a:	6833      	ldr	r3, [r6, #0]
 800159c:	433b      	orrs	r3, r7
 800159e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80015a0:	f7ff f96a 	bl	8000878 <HAL_GetTick>
 80015a4:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a6:	6833      	ldr	r3, [r6, #0]
 80015a8:	423b      	tst	r3, r7
 80015aa:	d1e0      	bne.n	800156e <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ac:	f7ff f964 	bl	8000878 <HAL_GetTick>
 80015b0:	9b01      	ldr	r3, [sp, #4]
 80015b2:	1ac0      	subs	r0, r0, r3
 80015b4:	2864      	cmp	r0, #100	@ 0x64
 80015b6:	d9f6      	bls.n	80015a6 <HAL_RCC_OscConfig+0x24e>
 80015b8:	e730      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ba:	2201      	movs	r2, #1
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d114      	bne.n	80015ea <HAL_RCC_OscConfig+0x292>
 80015c0:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015c2:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c4:	4393      	bics	r3, r2
 80015c6:	622b      	str	r3, [r5, #32]
 80015c8:	6a2b      	ldr	r3, [r5, #32]
 80015ca:	3203      	adds	r2, #3
 80015cc:	4393      	bics	r3, r2
 80015ce:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80015d0:	f7ff f952 	bl	8000878 <HAL_GetTick>
 80015d4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d6:	6a2b      	ldr	r3, [r5, #32]
 80015d8:	423b      	tst	r3, r7
 80015da:	d0d5      	beq.n	8001588 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015dc:	f7ff f94c 	bl	8000878 <HAL_GetTick>
 80015e0:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <HAL_RCC_OscConfig+0x318>)
 80015e2:	1b80      	subs	r0, r0, r6
 80015e4:	4298      	cmp	r0, r3
 80015e6:	d9f6      	bls.n	80015d6 <HAL_RCC_OscConfig+0x27e>
 80015e8:	e718      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ea:	2b05      	cmp	r3, #5
 80015ec:	d105      	bne.n	80015fa <HAL_RCC_OscConfig+0x2a2>
 80015ee:	6a29      	ldr	r1, [r5, #32]
 80015f0:	3b01      	subs	r3, #1
 80015f2:	430b      	orrs	r3, r1
 80015f4:	622b      	str	r3, [r5, #32]
 80015f6:	6a2b      	ldr	r3, [r5, #32]
 80015f8:	e7bd      	b.n	8001576 <HAL_RCC_OscConfig+0x21e>
 80015fa:	6a2b      	ldr	r3, [r5, #32]
 80015fc:	4393      	bics	r3, r2
 80015fe:	2204      	movs	r2, #4
 8001600:	622b      	str	r3, [r5, #32]
 8001602:	6a2b      	ldr	r3, [r5, #32]
 8001604:	4393      	bics	r3, r2
 8001606:	e7b7      	b.n	8001578 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001608:	f7ff f936 	bl	8000878 <HAL_GetTick>
 800160c:	4b18      	ldr	r3, [pc, #96]	@ (8001670 <HAL_RCC_OscConfig+0x318>)
 800160e:	1b80      	subs	r0, r0, r6
 8001610:	4298      	cmp	r0, r3
 8001612:	d9b6      	bls.n	8001582 <HAL_RCC_OscConfig+0x22a>
 8001614:	e702      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001616:	f7ff f92f 	bl	8000878 <HAL_GetTick>
 800161a:	1b80      	subs	r0, r0, r6
 800161c:	2802      	cmp	r0, #2
 800161e:	d800      	bhi.n	8001622 <HAL_RCC_OscConfig+0x2ca>
 8001620:	e6c1      	b.n	80013a6 <HAL_RCC_OscConfig+0x4e>
 8001622:	e6fb      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001624:	3205      	adds	r2, #5
 8001626:	d103      	bne.n	8001630 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8001628:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800162a:	439a      	bics	r2, r3
 800162c:	636a      	str	r2, [r5, #52]	@ 0x34
 800162e:	e6be      	b.n	80013ae <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8001630:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001632:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001634:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8001636:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8001638:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 800163a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800163c:	4393      	bics	r3, r2
 800163e:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8001640:	f7ff f91a 	bl	8000878 <HAL_GetTick>
 8001644:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001646:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8001648:	423b      	tst	r3, r7
 800164a:	d100      	bne.n	800164e <HAL_RCC_OscConfig+0x2f6>
 800164c:	e6b6      	b.n	80013bc <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800164e:	f7ff f913 	bl	8000878 <HAL_GetTick>
 8001652:	1b80      	subs	r0, r0, r6
 8001654:	2802      	cmp	r0, #2
 8001656:	d9f6      	bls.n	8001646 <HAL_RCC_OscConfig+0x2ee>
 8001658:	e6e0      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	40021000 	.word	0x40021000
 8001660:	fffeffff 	.word	0xfffeffff
 8001664:	fffbffff 	.word	0xfffbffff
 8001668:	40007000 	.word	0x40007000
 800166c:	efffffff 	.word	0xefffffff
 8001670:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001674:	210c      	movs	r1, #12
 8001676:	4d34      	ldr	r5, [pc, #208]	@ (8001748 <HAL_RCC_OscConfig+0x3f0>)
 8001678:	686a      	ldr	r2, [r5, #4]
 800167a:	400a      	ands	r2, r1
 800167c:	2a08      	cmp	r2, #8
 800167e:	d047      	beq.n	8001710 <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001680:	4a32      	ldr	r2, [pc, #200]	@ (800174c <HAL_RCC_OscConfig+0x3f4>)
 8001682:	2b02      	cmp	r3, #2
 8001684:	d132      	bne.n	80016ec <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 8001686:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001688:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 800168a:	4013      	ands	r3, r2
 800168c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800168e:	f7ff f8f3 	bl	8000878 <HAL_GetTick>
 8001692:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001694:	04bf      	lsls	r7, r7, #18
 8001696:	682b      	ldr	r3, [r5, #0]
 8001698:	423b      	tst	r3, r7
 800169a:	d121      	bne.n	80016e0 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800169c:	220f      	movs	r2, #15
 800169e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016a0:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a2:	4393      	bics	r3, r2
 80016a4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016a6:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a8:	4313      	orrs	r3, r2
 80016aa:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80016ac:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80016ae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80016b0:	686a      	ldr	r2, [r5, #4]
 80016b2:	430b      	orrs	r3, r1
 80016b4:	4926      	ldr	r1, [pc, #152]	@ (8001750 <HAL_RCC_OscConfig+0x3f8>)
 80016b6:	400a      	ands	r2, r1
 80016b8:	4313      	orrs	r3, r2
 80016ba:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80016bc:	2380      	movs	r3, #128	@ 0x80
 80016be:	682a      	ldr	r2, [r5, #0]
 80016c0:	045b      	lsls	r3, r3, #17
 80016c2:	4313      	orrs	r3, r2
 80016c4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80016c6:	f7ff f8d7 	bl	8000878 <HAL_GetTick>
 80016ca:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016cc:	682b      	ldr	r3, [r5, #0]
 80016ce:	4233      	tst	r3, r6
 80016d0:	d000      	beq.n	80016d4 <HAL_RCC_OscConfig+0x37c>
 80016d2:	e677      	b.n	80013c4 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d4:	f7ff f8d0 	bl	8000878 <HAL_GetTick>
 80016d8:	1b00      	subs	r0, r0, r4
 80016da:	2802      	cmp	r0, #2
 80016dc:	d9f6      	bls.n	80016cc <HAL_RCC_OscConfig+0x374>
 80016de:	e69d      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e0:	f7ff f8ca 	bl	8000878 <HAL_GetTick>
 80016e4:	1b80      	subs	r0, r0, r6
 80016e6:	2802      	cmp	r0, #2
 80016e8:	d9d5      	bls.n	8001696 <HAL_RCC_OscConfig+0x33e>
 80016ea:	e697      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 80016ec:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ee:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80016f0:	4013      	ands	r3, r2
 80016f2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80016f4:	f7ff f8c0 	bl	8000878 <HAL_GetTick>
 80016f8:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016fa:	04b6      	lsls	r6, r6, #18
 80016fc:	682b      	ldr	r3, [r5, #0]
 80016fe:	4233      	tst	r3, r6
 8001700:	d100      	bne.n	8001704 <HAL_RCC_OscConfig+0x3ac>
 8001702:	e65f      	b.n	80013c4 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001704:	f7ff f8b8 	bl	8000878 <HAL_GetTick>
 8001708:	1b00      	subs	r0, r0, r4
 800170a:	2802      	cmp	r0, #2
 800170c:	d9f6      	bls.n	80016fc <HAL_RCC_OscConfig+0x3a4>
 800170e:	e685      	b.n	800141c <HAL_RCC_OscConfig+0xc4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001710:	2b01      	cmp	r3, #1
 8001712:	d100      	bne.n	8001716 <HAL_RCC_OscConfig+0x3be>
 8001714:	e66b      	b.n	80013ee <HAL_RCC_OscConfig+0x96>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001716:	2280      	movs	r2, #128	@ 0x80
        pll_config  = RCC->CFGR;
 8001718:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800171a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800171c:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 800171e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001720:	4002      	ands	r2, r0
 8001722:	428a      	cmp	r2, r1
 8001724:	d000      	beq.n	8001728 <HAL_RCC_OscConfig+0x3d0>
 8001726:	e662      	b.n	80013ee <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001728:	220f      	movs	r2, #15
 800172a:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800172c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800172e:	4293      	cmp	r3, r2
 8001730:	d000      	beq.n	8001734 <HAL_RCC_OscConfig+0x3dc>
 8001732:	e65c      	b.n	80013ee <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001734:	23f0      	movs	r3, #240	@ 0xf0
 8001736:	039b      	lsls	r3, r3, #14
 8001738:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800173a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800173c:	1ac0      	subs	r0, r0, r3
 800173e:	1e43      	subs	r3, r0, #1
 8001740:	4198      	sbcs	r0, r3
 8001742:	b2c0      	uxtb	r0, r0
 8001744:	e66b      	b.n	800141e <HAL_RCC_OscConfig+0xc6>
 8001746:	46c0      	nop			@ (mov r8, r8)
 8001748:	40021000 	.word	0x40021000
 800174c:	feffffff 	.word	0xfeffffff
 8001750:	ffc2ffff 	.word	0xffc2ffff

08001754 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001754:	220c      	movs	r2, #12
{
 8001756:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8001758:	4d0c      	ldr	r5, [pc, #48]	@ (800178c <HAL_RCC_GetSysClockFreq+0x38>)
 800175a:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800175c:	401a      	ands	r2, r3
 800175e:	2a08      	cmp	r2, #8
 8001760:	d111      	bne.n	8001786 <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001762:	200f      	movs	r0, #15
 8001764:	490a      	ldr	r1, [pc, #40]	@ (8001790 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001766:	0c9a      	lsrs	r2, r3, #18
 8001768:	4002      	ands	r2, r0
 800176a:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800176c:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800176e:	03db      	lsls	r3, r3, #15
 8001770:	d507      	bpl.n	8001782 <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001772:	4908      	ldr	r1, [pc, #32]	@ (8001794 <HAL_RCC_GetSysClockFreq+0x40>)
 8001774:	4002      	ands	r2, r0
 8001776:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001778:	4807      	ldr	r0, [pc, #28]	@ (8001798 <HAL_RCC_GetSysClockFreq+0x44>)
 800177a:	f7fe fcc5 	bl	8000108 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800177e:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001780:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001782:	4806      	ldr	r0, [pc, #24]	@ (800179c <HAL_RCC_GetSysClockFreq+0x48>)
 8001784:	e7fb      	b.n	800177e <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 8001786:	4804      	ldr	r0, [pc, #16]	@ (8001798 <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8001788:	e7fa      	b.n	8001780 <HAL_RCC_GetSysClockFreq+0x2c>
 800178a:	46c0      	nop			@ (mov r8, r8)
 800178c:	40021000 	.word	0x40021000
 8001790:	080024ec 	.word	0x080024ec
 8001794:	080024dc 	.word	0x080024dc
 8001798:	007a1200 	.word	0x007a1200
 800179c:	003d0900 	.word	0x003d0900

080017a0 <HAL_RCC_ClockConfig>:
{
 80017a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80017a2:	0004      	movs	r4, r0
 80017a4:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80017a6:	2800      	cmp	r0, #0
 80017a8:	d101      	bne.n	80017ae <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80017aa:	2001      	movs	r0, #1
}
 80017ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017ae:	2201      	movs	r2, #1
 80017b0:	4d37      	ldr	r5, [pc, #220]	@ (8001890 <HAL_RCC_ClockConfig+0xf0>)
 80017b2:	682b      	ldr	r3, [r5, #0]
 80017b4:	4013      	ands	r3, r2
 80017b6:	428b      	cmp	r3, r1
 80017b8:	d31c      	bcc.n	80017f4 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017ba:	6822      	ldr	r2, [r4, #0]
 80017bc:	0793      	lsls	r3, r2, #30
 80017be:	d422      	bmi.n	8001806 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017c0:	07d2      	lsls	r2, r2, #31
 80017c2:	d42f      	bmi.n	8001824 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017c4:	2301      	movs	r3, #1
 80017c6:	682a      	ldr	r2, [r5, #0]
 80017c8:	401a      	ands	r2, r3
 80017ca:	42b2      	cmp	r2, r6
 80017cc:	d851      	bhi.n	8001872 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ce:	6823      	ldr	r3, [r4, #0]
 80017d0:	4d30      	ldr	r5, [pc, #192]	@ (8001894 <HAL_RCC_ClockConfig+0xf4>)
 80017d2:	075b      	lsls	r3, r3, #29
 80017d4:	d454      	bmi.n	8001880 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80017d6:	f7ff ffbd 	bl	8001754 <HAL_RCC_GetSysClockFreq>
 80017da:	686b      	ldr	r3, [r5, #4]
 80017dc:	4a2e      	ldr	r2, [pc, #184]	@ (8001898 <HAL_RCC_ClockConfig+0xf8>)
 80017de:	061b      	lsls	r3, r3, #24
 80017e0:	0f1b      	lsrs	r3, r3, #28
 80017e2:	5cd3      	ldrb	r3, [r2, r3]
 80017e4:	492d      	ldr	r1, [pc, #180]	@ (800189c <HAL_RCC_ClockConfig+0xfc>)
 80017e6:	40d8      	lsrs	r0, r3
 80017e8:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80017ea:	2003      	movs	r0, #3
 80017ec:	f7ff f804 	bl	80007f8 <HAL_InitTick>
  return HAL_OK;
 80017f0:	2000      	movs	r0, #0
 80017f2:	e7db      	b.n	80017ac <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f4:	682b      	ldr	r3, [r5, #0]
 80017f6:	4393      	bics	r3, r2
 80017f8:	430b      	orrs	r3, r1
 80017fa:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fc:	682b      	ldr	r3, [r5, #0]
 80017fe:	4013      	ands	r3, r2
 8001800:	428b      	cmp	r3, r1
 8001802:	d1d2      	bne.n	80017aa <HAL_RCC_ClockConfig+0xa>
 8001804:	e7d9      	b.n	80017ba <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001806:	4923      	ldr	r1, [pc, #140]	@ (8001894 <HAL_RCC_ClockConfig+0xf4>)
 8001808:	0753      	lsls	r3, r2, #29
 800180a:	d504      	bpl.n	8001816 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800180c:	23e0      	movs	r3, #224	@ 0xe0
 800180e:	6848      	ldr	r0, [r1, #4]
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	4303      	orrs	r3, r0
 8001814:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001816:	20f0      	movs	r0, #240	@ 0xf0
 8001818:	684b      	ldr	r3, [r1, #4]
 800181a:	4383      	bics	r3, r0
 800181c:	68a0      	ldr	r0, [r4, #8]
 800181e:	4303      	orrs	r3, r0
 8001820:	604b      	str	r3, [r1, #4]
 8001822:	e7cd      	b.n	80017c0 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001824:	4f1b      	ldr	r7, [pc, #108]	@ (8001894 <HAL_RCC_ClockConfig+0xf4>)
 8001826:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001828:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800182a:	2a01      	cmp	r2, #1
 800182c:	d119      	bne.n	8001862 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182e:	039b      	lsls	r3, r3, #14
 8001830:	d5bb      	bpl.n	80017aa <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001832:	2103      	movs	r1, #3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	438b      	bics	r3, r1
 8001838:	4313      	orrs	r3, r2
 800183a:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 800183c:	f7ff f81c 	bl	8000878 <HAL_GetTick>
 8001840:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001842:	230c      	movs	r3, #12
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	401a      	ands	r2, r3
 8001848:	6863      	ldr	r3, [r4, #4]
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	429a      	cmp	r2, r3
 800184e:	d0b9      	beq.n	80017c4 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001850:	f7ff f812 	bl	8000878 <HAL_GetTick>
 8001854:	9b01      	ldr	r3, [sp, #4]
 8001856:	1ac0      	subs	r0, r0, r3
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <HAL_RCC_ClockConfig+0x100>)
 800185a:	4298      	cmp	r0, r3
 800185c:	d9f1      	bls.n	8001842 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 800185e:	2003      	movs	r0, #3
 8001860:	e7a4      	b.n	80017ac <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001862:	2a02      	cmp	r2, #2
 8001864:	d102      	bne.n	800186c <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001866:	019b      	lsls	r3, r3, #6
 8001868:	d4e3      	bmi.n	8001832 <HAL_RCC_ClockConfig+0x92>
 800186a:	e79e      	b.n	80017aa <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800186c:	079b      	lsls	r3, r3, #30
 800186e:	d4e0      	bmi.n	8001832 <HAL_RCC_ClockConfig+0x92>
 8001870:	e79b      	b.n	80017aa <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001872:	682a      	ldr	r2, [r5, #0]
 8001874:	439a      	bics	r2, r3
 8001876:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001878:	682a      	ldr	r2, [r5, #0]
 800187a:	421a      	tst	r2, r3
 800187c:	d0a7      	beq.n	80017ce <HAL_RCC_ClockConfig+0x2e>
 800187e:	e794      	b.n	80017aa <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001880:	686b      	ldr	r3, [r5, #4]
 8001882:	4a08      	ldr	r2, [pc, #32]	@ (80018a4 <HAL_RCC_ClockConfig+0x104>)
 8001884:	4013      	ands	r3, r2
 8001886:	68e2      	ldr	r2, [r4, #12]
 8001888:	4313      	orrs	r3, r2
 800188a:	606b      	str	r3, [r5, #4]
 800188c:	e7a3      	b.n	80017d6 <HAL_RCC_ClockConfig+0x36>
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	40022000 	.word	0x40022000
 8001894:	40021000 	.word	0x40021000
 8001898:	080024cc 	.word	0x080024cc
 800189c:	20000004 	.word	0x20000004
 80018a0:	00001388 	.word	0x00001388
 80018a4:	fffff8ff 	.word	0xfffff8ff

080018a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018a8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018aa:	6803      	ldr	r3, [r0, #0]
{
 80018ac:	0005      	movs	r5, r0
 80018ae:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018b0:	03db      	lsls	r3, r3, #15
 80018b2:	d52b      	bpl.n	800190c <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018b4:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80018b6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018b8:	4c38      	ldr	r4, [pc, #224]	@ (800199c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 80018ba:	0552      	lsls	r2, r2, #21
 80018bc:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80018be:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018c0:	4213      	tst	r3, r2
 80018c2:	d108      	bne.n	80018d6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80018c4:	69e3      	ldr	r3, [r4, #28]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61e3      	str	r3, [r4, #28]
 80018ca:	69e3      	ldr	r3, [r4, #28]
 80018cc:	4013      	ands	r3, r2
 80018ce:	9303      	str	r3, [sp, #12]
 80018d0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80018d2:	2301      	movs	r3, #1
 80018d4:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018d6:	2780      	movs	r7, #128	@ 0x80
 80018d8:	4e31      	ldr	r6, [pc, #196]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80018da:	007f      	lsls	r7, r7, #1
 80018dc:	6833      	ldr	r3, [r6, #0]
 80018de:	423b      	tst	r3, r7
 80018e0:	d022      	beq.n	8001928 <HAL_RCCEx_PeriphCLKConfig+0x80>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018e2:	6a21      	ldr	r1, [r4, #32]
 80018e4:	22c0      	movs	r2, #192	@ 0xc0
 80018e6:	0008      	movs	r0, r1
 80018e8:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018ea:	686b      	ldr	r3, [r5, #4]
 80018ec:	4e2d      	ldr	r6, [pc, #180]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018ee:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018f0:	4211      	tst	r1, r2
 80018f2:	d12b      	bne.n	800194c <HAL_RCCEx_PeriphCLKConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018f4:	6a23      	ldr	r3, [r4, #32]
 80018f6:	686a      	ldr	r2, [r5, #4]
 80018f8:	4033      	ands	r3, r6
 80018fa:	4313      	orrs	r3, r2
 80018fc:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018fe:	9b00      	ldr	r3, [sp, #0]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d103      	bne.n	800190c <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001904:	69e3      	ldr	r3, [r4, #28]
 8001906:	4a28      	ldr	r2, [pc, #160]	@ (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001908:	4013      	ands	r3, r2
 800190a:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800190c:	682a      	ldr	r2, [r5, #0]
 800190e:	07d3      	lsls	r3, r2, #31
 8001910:	d506      	bpl.n	8001920 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001912:	2003      	movs	r0, #3
 8001914:	4921      	ldr	r1, [pc, #132]	@ (800199c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8001916:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8001918:	4383      	bics	r3, r0
 800191a:	68a8      	ldr	r0, [r5, #8]
 800191c:	4303      	orrs	r3, r0
 800191e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001920:	0692      	lsls	r2, r2, #26
 8001922:	d433      	bmi.n	800198c <HAL_RCCEx_PeriphCLKConfig+0xe4>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001924:	2000      	movs	r0, #0
 8001926:	e00f      	b.n	8001948 <HAL_RCCEx_PeriphCLKConfig+0xa0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001928:	6833      	ldr	r3, [r6, #0]
 800192a:	433b      	orrs	r3, r7
 800192c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800192e:	f7fe ffa3 	bl	8000878 <HAL_GetTick>
 8001932:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001934:	6833      	ldr	r3, [r6, #0]
 8001936:	423b      	tst	r3, r7
 8001938:	d1d3      	bne.n	80018e2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800193a:	f7fe ff9d 	bl	8000878 <HAL_GetTick>
 800193e:	9b01      	ldr	r3, [sp, #4]
 8001940:	1ac0      	subs	r0, r0, r3
 8001942:	2864      	cmp	r0, #100	@ 0x64
 8001944:	d9f6      	bls.n	8001934 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001946:	2003      	movs	r0, #3
}
 8001948:	b005      	add	sp, #20
 800194a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800194c:	4013      	ands	r3, r2
 800194e:	4283      	cmp	r3, r0
 8001950:	d0d0      	beq.n	80018f4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001952:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001954:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001956:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001958:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 800195a:	0252      	lsls	r2, r2, #9
 800195c:	4302      	orrs	r2, r0
 800195e:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001960:	6a22      	ldr	r2, [r4, #32]
 8001962:	4812      	ldr	r0, [pc, #72]	@ (80019ac <HAL_RCCEx_PeriphCLKConfig+0x104>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001964:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001966:	4002      	ands	r2, r0
 8001968:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 800196a:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800196c:	07db      	lsls	r3, r3, #31
 800196e:	d5c1      	bpl.n	80018f4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 8001970:	f7fe ff82 	bl	8000878 <HAL_GetTick>
 8001974:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001976:	2202      	movs	r2, #2
 8001978:	6a23      	ldr	r3, [r4, #32]
 800197a:	4213      	tst	r3, r2
 800197c:	d1ba      	bne.n	80018f4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800197e:	f7fe ff7b 	bl	8000878 <HAL_GetTick>
 8001982:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001984:	1bc0      	subs	r0, r0, r7
 8001986:	4298      	cmp	r0, r3
 8001988:	d9f5      	bls.n	8001976 <HAL_RCCEx_PeriphCLKConfig+0xce>
 800198a:	e7dc      	b.n	8001946 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800198c:	2110      	movs	r1, #16
 800198e:	4a03      	ldr	r2, [pc, #12]	@ (800199c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8001990:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001992:	438b      	bics	r3, r1
 8001994:	68e9      	ldr	r1, [r5, #12]
 8001996:	430b      	orrs	r3, r1
 8001998:	6313      	str	r3, [r2, #48]	@ 0x30
 800199a:	e7c3      	b.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800199c:	40021000 	.word	0x40021000
 80019a0:	40007000 	.word	0x40007000
 80019a4:	fffffcff 	.word	0xfffffcff
 80019a8:	efffffff 	.word	0xefffffff
 80019ac:	fffeffff 	.word	0xfffeffff
 80019b0:	00001388 	.word	0x00001388

080019b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80019b4:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019b6:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 80019b8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019ba:	6a02      	ldr	r2, [r0, #32]
 80019bc:	43a2      	bics	r2, r4
 80019be:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80019c0:	2273      	movs	r2, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 80019c2:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80019c4:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80019c6:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80019c8:	680a      	ldr	r2, [r1, #0]
 80019ca:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80019cc:	2202      	movs	r2, #2
 80019ce:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80019d0:	688a      	ldr	r2, [r1, #8]
 80019d2:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80019d4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a0c <TIM_OC1_SetConfig+0x58>)
 80019d6:	4290      	cmp	r0, r2
 80019d8:	d005      	beq.n	80019e6 <TIM_OC1_SetConfig+0x32>
 80019da:	4a0d      	ldr	r2, [pc, #52]	@ (8001a10 <TIM_OC1_SetConfig+0x5c>)
 80019dc:	4290      	cmp	r0, r2
 80019de:	d002      	beq.n	80019e6 <TIM_OC1_SetConfig+0x32>
 80019e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001a14 <TIM_OC1_SetConfig+0x60>)
 80019e2:	4290      	cmp	r0, r2
 80019e4:	d10b      	bne.n	80019fe <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80019e6:	2208      	movs	r2, #8
 80019e8:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80019ea:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80019ec:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80019ee:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 80019f0:	2204      	movs	r2, #4
 80019f2:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80019f4:	4a08      	ldr	r2, [pc, #32]	@ (8001a18 <TIM_OC1_SetConfig+0x64>)
 80019f6:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 80019f8:	694c      	ldr	r4, [r1, #20]
 80019fa:	4334      	orrs	r4, r6
 80019fc:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80019fe:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001a00:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001a02:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001a04:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a06:	6203      	str	r3, [r0, #32]
}
 8001a08:	bd70      	pop	{r4, r5, r6, pc}
 8001a0a:	46c0      	nop			@ (mov r8, r8)
 8001a0c:	40012c00 	.word	0x40012c00
 8001a10:	40014400 	.word	0x40014400
 8001a14:	40014800 	.word	0x40014800
 8001a18:	fffffcff 	.word	0xfffffcff

08001a1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001a1c:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a1e:	4a17      	ldr	r2, [pc, #92]	@ (8001a7c <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8001a20:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a22:	6a03      	ldr	r3, [r0, #32]
 8001a24:	4013      	ands	r3, r2
 8001a26:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a28:	2373      	movs	r3, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 8001a2a:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001a2c:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a2e:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a30:	680b      	ldr	r3, [r1, #0]
 8001a32:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001a34:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <TIM_OC3_SetConfig+0x64>)
 8001a36:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a38:	688b      	ldr	r3, [r1, #8]
 8001a3a:	021b      	lsls	r3, r3, #8
 8001a3c:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001a3e:	4d11      	ldr	r5, [pc, #68]	@ (8001a84 <TIM_OC3_SetConfig+0x68>)
 8001a40:	42a8      	cmp	r0, r5
 8001a42:	d10e      	bne.n	8001a62 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001a44:	4d10      	ldr	r5, [pc, #64]	@ (8001a88 <TIM_OC3_SetConfig+0x6c>)
 8001a46:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001a48:	68cb      	ldr	r3, [r1, #12]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001a4e:	4d0f      	ldr	r5, [pc, #60]	@ (8001a8c <TIM_OC3_SetConfig+0x70>)
 8001a50:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001a52:	4d0f      	ldr	r5, [pc, #60]	@ (8001a90 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a54:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001a56:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a58:	694a      	ldr	r2, [r1, #20]
 8001a5a:	4332      	orrs	r2, r6
 8001a5c:	0112      	lsls	r2, r2, #4
 8001a5e:	432a      	orrs	r2, r5
 8001a60:	e005      	b.n	8001a6e <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a62:	4d0c      	ldr	r5, [pc, #48]	@ (8001a94 <TIM_OC3_SetConfig+0x78>)
 8001a64:	42a8      	cmp	r0, r5
 8001a66:	d0f4      	beq.n	8001a52 <TIM_OC3_SetConfig+0x36>
 8001a68:	4d0b      	ldr	r5, [pc, #44]	@ (8001a98 <TIM_OC3_SetConfig+0x7c>)
 8001a6a:	42a8      	cmp	r0, r5
 8001a6c:	d0f1      	beq.n	8001a52 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a6e:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001a70:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001a72:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001a74:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a76:	6203      	str	r3, [r0, #32]
}
 8001a78:	bd70      	pop	{r4, r5, r6, pc}
 8001a7a:	46c0      	nop			@ (mov r8, r8)
 8001a7c:	fffffeff 	.word	0xfffffeff
 8001a80:	fffffdff 	.word	0xfffffdff
 8001a84:	40012c00 	.word	0x40012c00
 8001a88:	fffff7ff 	.word	0xfffff7ff
 8001a8c:	fffffbff 	.word	0xfffffbff
 8001a90:	ffffcfff 	.word	0xffffcfff
 8001a94:	40014400 	.word	0x40014400
 8001a98:	40014800 	.word	0x40014800

08001a9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001a9c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001a9e:	4a12      	ldr	r2, [pc, #72]	@ (8001ae8 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8001aa0:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001aa2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001aa4:	4d11      	ldr	r5, [pc, #68]	@ (8001aec <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001aaa:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001aac:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001aae:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ab0:	680d      	ldr	r5, [r1, #0]
 8001ab2:	022d      	lsls	r5, r5, #8
 8001ab4:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001ab6:	4a0e      	ldr	r2, [pc, #56]	@ (8001af0 <TIM_OC4_SetConfig+0x54>)
 8001ab8:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001aba:	688a      	ldr	r2, [r1, #8]
 8001abc:	0312      	lsls	r2, r2, #12
 8001abe:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ac0:	4c0c      	ldr	r4, [pc, #48]	@ (8001af4 <TIM_OC4_SetConfig+0x58>)
 8001ac2:	42a0      	cmp	r0, r4
 8001ac4:	d005      	beq.n	8001ad2 <TIM_OC4_SetConfig+0x36>
 8001ac6:	4c0c      	ldr	r4, [pc, #48]	@ (8001af8 <TIM_OC4_SetConfig+0x5c>)
 8001ac8:	42a0      	cmp	r0, r4
 8001aca:	d002      	beq.n	8001ad2 <TIM_OC4_SetConfig+0x36>
 8001acc:	4c0b      	ldr	r4, [pc, #44]	@ (8001afc <TIM_OC4_SetConfig+0x60>)
 8001ace:	42a0      	cmp	r0, r4
 8001ad0:	d104      	bne.n	8001adc <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001ad2:	4c0b      	ldr	r4, [pc, #44]	@ (8001b00 <TIM_OC4_SetConfig+0x64>)
 8001ad4:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001ad6:	694b      	ldr	r3, [r1, #20]
 8001ad8:	019b      	lsls	r3, r3, #6
 8001ada:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001adc:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ade:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001ae0:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001ae2:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ae4:	6202      	str	r2, [r0, #32]
}
 8001ae6:	bd30      	pop	{r4, r5, pc}
 8001ae8:	ffffefff 	.word	0xffffefff
 8001aec:	ffff8cff 	.word	0xffff8cff
 8001af0:	ffffdfff 	.word	0xffffdfff
 8001af4:	40012c00 	.word	0x40012c00
 8001af8:	40014400 	.word	0x40014400
 8001afc:	40014800 	.word	0x40014800
 8001b00:	ffffbfff 	.word	0xffffbfff

08001b04 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8001b04:	4770      	bx	lr
	...

08001b08 <HAL_TIM_DMABurst_MultiWriteStart>:
{
 8001b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b0a:	0015      	movs	r5, r2
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 8001b0c:	0002      	movs	r2, r0
 8001b0e:	3246      	adds	r2, #70	@ 0x46
 8001b10:	7816      	ldrb	r6, [r2, #0]
{
 8001b12:	0004      	movs	r4, r0
 8001b14:	000f      	movs	r7, r1
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 8001b16:	b2f0      	uxtb	r0, r6
{
 8001b18:	0019      	movs	r1, r3
 8001b1a:	9b07      	ldr	r3, [sp, #28]
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 8001b1c:	2e02      	cmp	r6, #2
 8001b1e:	d03f      	beq.n	8001ba0 <HAL_TIM_DMABurst_MultiWriteStart+0x98>
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 8001b20:	7810      	ldrb	r0, [r2, #0]
 8001b22:	2801      	cmp	r0, #1
 8001b24:	d106      	bne.n	8001b34 <HAL_TIM_DMABurst_MultiWriteStart+0x2c>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 8001b26:	2900      	cmp	r1, #0
 8001b28:	d102      	bne.n	8001b30 <HAL_TIM_DMABurst_MultiWriteStart+0x28>
 8001b2a:	9806      	ldr	r0, [sp, #24]
 8001b2c:	2800      	cmp	r0, #0
 8001b2e:	d112      	bne.n	8001b56 <HAL_TIM_DMABurst_MultiWriteStart+0x4e>
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 8001b30:	2002      	movs	r0, #2
 8001b32:	7010      	strb	r0, [r2, #0]
  switch (BurstRequestSrc)
 8001b34:	2280      	movs	r2, #128	@ 0x80
 8001b36:	0112      	lsls	r2, r2, #4
 8001b38:	4295      	cmp	r5, r2
 8001b3a:	d039      	beq.n	8001bb0 <HAL_TIM_DMABurst_MultiWriteStart+0xa8>
 8001b3c:	d80d      	bhi.n	8001b5a <HAL_TIM_DMABurst_MultiWriteStart+0x52>
 8001b3e:	2280      	movs	r2, #128	@ 0x80
 8001b40:	0092      	lsls	r2, r2, #2
 8001b42:	4295      	cmp	r5, r2
 8001b44:	d02d      	beq.n	8001ba2 <HAL_TIM_DMABurst_MultiWriteStart+0x9a>
 8001b46:	2280      	movs	r2, #128	@ 0x80
 8001b48:	00d2      	lsls	r2, r2, #3
 8001b4a:	4295      	cmp	r5, r2
 8001b4c:	d02e      	beq.n	8001bac <HAL_TIM_DMABurst_MultiWriteStart+0xa4>
 8001b4e:	2280      	movs	r2, #128	@ 0x80
 8001b50:	0052      	lsls	r2, r2, #1
 8001b52:	4295      	cmp	r5, r2
 8001b54:	d00f      	beq.n	8001b76 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
{
 8001b56:	2001      	movs	r0, #1
 8001b58:	e022      	b.n	8001ba0 <HAL_TIM_DMABurst_MultiWriteStart+0x98>
  switch (BurstRequestSrc)
 8001b5a:	2280      	movs	r2, #128	@ 0x80
 8001b5c:	0192      	lsls	r2, r2, #6
 8001b5e:	4295      	cmp	r5, r2
 8001b60:	d028      	beq.n	8001bb4 <HAL_TIM_DMABurst_MultiWriteStart+0xac>
 8001b62:	2280      	movs	r2, #128	@ 0x80
 8001b64:	01d2      	lsls	r2, r2, #7
 8001b66:	4295      	cmp	r5, r2
 8001b68:	d029      	beq.n	8001bbe <HAL_TIM_DMABurst_MultiWriteStart+0xb6>
 8001b6a:	2280      	movs	r2, #128	@ 0x80
 8001b6c:	0152      	lsls	r2, r2, #5
 8001b6e:	4295      	cmp	r5, r2
 8001b70:	d1f1      	bne.n	8001b56 <HAL_TIM_DMABurst_MultiWriteStart+0x4e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001b72:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001b74:	e016      	b.n	8001ba4 <HAL_TIM_DMABurst_MultiWriteStart+0x9c>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8001b76:	4a14      	ldr	r2, [pc, #80]	@ (8001bc8 <HAL_TIM_DMABurst_MultiWriteStart+0xc0>)
 8001b78:	6a20      	ldr	r0, [r4, #32]
 8001b7a:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8001b7c:	4a13      	ldr	r2, [pc, #76]	@ (8001bcc <HAL_TIM_DMABurst_MultiWriteStart+0xc4>)
 8001b7e:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8001b80:	4a13      	ldr	r2, [pc, #76]	@ (8001bd0 <HAL_TIM_DMABurst_MultiWriteStart+0xc8>)
 8001b82:	6302      	str	r2, [r0, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8001b84:	6822      	ldr	r2, [r4, #0]
 8001b86:	324c      	adds	r2, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
 8001b88:	f7fe ff10 	bl	80009ac <HAL_DMA_Start_IT>
 8001b8c:	2800      	cmp	r0, #0
 8001b8e:	d1e2      	bne.n	8001b56 <HAL_TIM_DMABurst_MultiWriteStart+0x4e>
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8001b90:	2000      	movs	r0, #0
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 8001b92:	9e06      	ldr	r6, [sp, #24]
 8001b94:	6823      	ldr	r3, [r4, #0]
 8001b96:	433e      	orrs	r6, r7
 8001b98:	649e      	str	r6, [r3, #72]	@ 0x48
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8001b9a:	68da      	ldr	r2, [r3, #12]
 8001b9c:	432a      	orrs	r2, r5
 8001b9e:	60da      	str	r2, [r3, #12]
}
 8001ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001ba2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001ba4:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd4 <HAL_TIM_DMABurst_MultiWriteStart+0xcc>)
 8001ba6:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001ba8:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd8 <HAL_TIM_DMABurst_MultiWriteStart+0xd0>)
 8001baa:	e7e8      	b.n	8001b7e <HAL_TIM_DMABurst_MultiWriteStart+0x76>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001bac:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001bae:	e7f9      	b.n	8001ba4 <HAL_TIM_DMABurst_MultiWriteStart+0x9c>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001bb0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8001bb2:	e7f7      	b.n	8001ba4 <HAL_TIM_DMABurst_MultiWriteStart+0x9c>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 8001bb4:	4a09      	ldr	r2, [pc, #36]	@ (8001bdc <HAL_TIM_DMABurst_MultiWriteStart+0xd4>)
 8001bb6:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001bb8:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 8001bba:	4a09      	ldr	r2, [pc, #36]	@ (8001be0 <HAL_TIM_DMABurst_MultiWriteStart+0xd8>)
 8001bbc:	e7df      	b.n	8001b7e <HAL_TIM_DMABurst_MultiWriteStart+0x76>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8001bbe:	4a09      	ldr	r2, [pc, #36]	@ (8001be4 <HAL_TIM_DMABurst_MultiWriteStart+0xdc>)
 8001bc0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001bc2:	6282      	str	r2, [r0, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 8001bc4:	4a08      	ldr	r2, [pc, #32]	@ (8001be8 <HAL_TIM_DMABurst_MultiWriteStart+0xe0>)
 8001bc6:	e7da      	b.n	8001b7e <HAL_TIM_DMABurst_MultiWriteStart+0x76>
 8001bc8:	08001c61 	.word	0x08001c61
 8001bcc:	08001c7d 	.word	0x08001c7d
 8001bd0:	08001d5d 	.word	0x08001d5d
 8001bd4:	08001c89 	.word	0x08001c89
 8001bd8:	08001cfb 	.word	0x08001cfb
 8001bdc:	080021e3 	.word	0x080021e3
 8001be0:	080021f7 	.word	0x080021f7
 8001be4:	08001d35 	.word	0x08001d35
 8001be8:	08001d51 	.word	0x08001d51

08001bec <HAL_TIM_DMABurst_WriteStop>:
  switch (BurstRequestSrc)
 8001bec:	2380      	movs	r3, #128	@ 0x80
{
 8001bee:	b570      	push	{r4, r5, r6, lr}
  switch (BurstRequestSrc)
 8001bf0:	011b      	lsls	r3, r3, #4
{
 8001bf2:	0004      	movs	r4, r0
 8001bf4:	000d      	movs	r5, r1
  switch (BurstRequestSrc)
 8001bf6:	4299      	cmp	r1, r3
 8001bf8:	d02c      	beq.n	8001c54 <HAL_TIM_DMABurst_WriteStop+0x68>
 8001bfa:	d80d      	bhi.n	8001c18 <HAL_TIM_DMABurst_WriteStop+0x2c>
 8001bfc:	2380      	movs	r3, #128	@ 0x80
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4299      	cmp	r1, r3
 8001c02:	d023      	beq.n	8001c4c <HAL_TIM_DMABurst_WriteStop+0x60>
 8001c04:	2380      	movs	r3, #128	@ 0x80
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4299      	cmp	r1, r3
 8001c0a:	d021      	beq.n	8001c50 <HAL_TIM_DMABurst_WriteStop+0x64>
 8001c0c:	2380      	movs	r3, #128	@ 0x80
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	4299      	cmp	r1, r3
 8001c12:	d00f      	beq.n	8001c34 <HAL_TIM_DMABurst_WriteStop+0x48>
 8001c14:	2001      	movs	r0, #1
}
 8001c16:	bd70      	pop	{r4, r5, r6, pc}
  switch (BurstRequestSrc)
 8001c18:	2380      	movs	r3, #128	@ 0x80
 8001c1a:	019b      	lsls	r3, r3, #6
 8001c1c:	4299      	cmp	r1, r3
 8001c1e:	d01b      	beq.n	8001c58 <HAL_TIM_DMABurst_WriteStop+0x6c>
 8001c20:	2380      	movs	r3, #128	@ 0x80
 8001c22:	01db      	lsls	r3, r3, #7
 8001c24:	4299      	cmp	r1, r3
 8001c26:	d019      	beq.n	8001c5c <HAL_TIM_DMABurst_WriteStop+0x70>
 8001c28:	2380      	movs	r3, #128	@ 0x80
 8001c2a:	015b      	lsls	r3, r3, #5
 8001c2c:	4299      	cmp	r1, r3
 8001c2e:	d1f1      	bne.n	8001c14 <HAL_TIM_DMABurst_WriteStop+0x28>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8001c30:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8001c32:	e000      	b.n	8001c36 <HAL_TIM_DMABurst_WriteStop+0x4a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 8001c34:	6a00      	ldr	r0, [r0, #32]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8001c36:	f7fe fef5 	bl	8000a24 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8001c3a:	6822      	ldr	r2, [r4, #0]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c3c:	3446      	adds	r4, #70	@ 0x46
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8001c3e:	68d3      	ldr	r3, [r2, #12]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c40:	2000      	movs	r0, #0
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8001c42:	43ab      	bics	r3, r5
 8001c44:	60d3      	str	r3, [r2, #12]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c46:	2301      	movs	r3, #1
 8001c48:	7023      	strb	r3, [r4, #0]
 8001c4a:	e7e4      	b.n	8001c16 <HAL_TIM_DMABurst_WriteStop+0x2a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8001c4c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8001c4e:	e7f2      	b.n	8001c36 <HAL_TIM_DMABurst_WriteStop+0x4a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8001c50:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8001c52:	e7f0      	b.n	8001c36 <HAL_TIM_DMABurst_WriteStop+0x4a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8001c54:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8001c56:	e7ee      	b.n	8001c36 <HAL_TIM_DMABurst_WriteStop+0x4a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8001c58:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8001c5a:	e7ec      	b.n	8001c36 <HAL_TIM_DMABurst_WriteStop+0x4a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8001c5c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001c5e:	e7ea      	b.n	8001c36 <HAL_TIM_DMABurst_WriteStop+0x4a>

08001c60 <TIM_DMAPeriodElapsedCplt>:
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c60:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8001c62:	b510      	push	{r4, lr}
  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
 8001c64:	6a03      	ldr	r3, [r0, #32]
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d103      	bne.n	8001c74 <TIM_DMAPeriodElapsedCplt+0x14>
    htim->State = HAL_TIM_STATE_READY;
 8001c6c:	0003      	movs	r3, r0
 8001c6e:	2201      	movs	r2, #1
 8001c70:	333d      	adds	r3, #61	@ 0x3d
 8001c72:	701a      	strb	r2, [r3, #0]
  HAL_TIM_PeriodElapsedCallback(htim);
 8001c74:	f7fe fd68 	bl	8000748 <HAL_TIM_PeriodElapsedCallback>
}
 8001c78:	bd10      	pop	{r4, pc}

08001c7a <HAL_TIM_PeriodElapsedHalfCpltCallback>:
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8001c7a:	4770      	bx	lr

08001c7c <TIM_DMAPeriodElapsedHalfCplt>:
{
 8001c7c:	b510      	push	{r4, lr}
  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
 8001c7e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8001c80:	f7ff fffb 	bl	8001c7a <HAL_TIM_PeriodElapsedHalfCpltCallback>
}
 8001c84:	bd10      	pop	{r4, pc}

08001c86 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8001c86:	4770      	bx	lr

08001c88 <TIM_DMADelayPulseCplt>:
{
 8001c88:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c8a:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001c8c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001c8e:	4282      	cmp	r2, r0
 8001c90:	d10d      	bne.n	8001cae <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c92:	2301      	movs	r3, #1
 8001c94:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001c96:	6992      	ldr	r2, [r2, #24]
 8001c98:	2a00      	cmp	r2, #0
 8001c9a:	d102      	bne.n	8001ca2 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001c9c:	0022      	movs	r2, r4
 8001c9e:	323e      	adds	r2, #62	@ 0x3e
 8001ca0:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ca2:	0020      	movs	r0, r4
 8001ca4:	f7ff ffef 	bl	8001c86 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	7723      	strb	r3, [r4, #28]
}
 8001cac:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001cae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001cb0:	4283      	cmp	r3, r0
 8001cb2:	d109      	bne.n	8001cc8 <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f1      	bne.n	8001ca2 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001cbe:	0023      	movs	r3, r4
 8001cc0:	3a01      	subs	r2, #1
 8001cc2:	333f      	adds	r3, #63	@ 0x3f
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001cc4:	701a      	strb	r2, [r3, #0]
 8001cc6:	e7ec      	b.n	8001ca2 <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001cc8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001cca:	4283      	cmp	r3, r0
 8001ccc:	d108      	bne.n	8001ce0 <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cce:	2204      	movs	r2, #4
 8001cd0:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1e4      	bne.n	8001ca2 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001cd8:	0023      	movs	r3, r4
 8001cda:	3a03      	subs	r2, #3
 8001cdc:	3340      	adds	r3, #64	@ 0x40
 8001cde:	e7f1      	b.n	8001cc4 <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001ce0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001ce2:	4283      	cmp	r3, r0
 8001ce4:	d1dd      	bne.n	8001ca2 <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ce6:	2208      	movs	r2, #8
 8001ce8:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1d8      	bne.n	8001ca2 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001cf0:	0023      	movs	r3, r4
 8001cf2:	3a07      	subs	r2, #7
 8001cf4:	3341      	adds	r3, #65	@ 0x41
 8001cf6:	e7e5      	b.n	8001cc4 <TIM_DMADelayPulseCplt+0x3c>

08001cf8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8001cf8:	4770      	bx	lr

08001cfa <TIM_DMADelayPulseHalfCplt>:
{
 8001cfa:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cfc:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001cfe:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001d00:	4283      	cmp	r3, r0
 8001d02:	d107      	bne.n	8001d14 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d04:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d06:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8001d08:	0020      	movs	r0, r4
 8001d0a:	f7ff fff5 	bl	8001cf8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	7723      	strb	r3, [r4, #28]
}
 8001d12:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001d14:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001d16:	4283      	cmp	r3, r0
 8001d18:	d101      	bne.n	8001d1e <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e7f3      	b.n	8001d06 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001d1e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001d20:	4283      	cmp	r3, r0
 8001d22:	d101      	bne.n	8001d28 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d24:	2304      	movs	r3, #4
 8001d26:	e7ee      	b.n	8001d06 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001d28:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d2a:	4283      	cmp	r3, r0
 8001d2c:	d1ec      	bne.n	8001d08 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d2e:	2308      	movs	r3, #8
 8001d30:	e7e9      	b.n	8001d06 <TIM_DMADelayPulseHalfCplt+0xc>

08001d32 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8001d32:	4770      	bx	lr

08001d34 <TIM_DMATriggerCplt>:
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d34:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8001d36:	b510      	push	{r4, lr}
  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
 8001d38:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d103      	bne.n	8001d48 <TIM_DMATriggerCplt+0x14>
    htim->State = HAL_TIM_STATE_READY;
 8001d40:	0003      	movs	r3, r0
 8001d42:	2201      	movs	r2, #1
 8001d44:	333d      	adds	r3, #61	@ 0x3d
 8001d46:	701a      	strb	r2, [r3, #0]
  HAL_TIM_TriggerCallback(htim);
 8001d48:	f7ff fff3 	bl	8001d32 <HAL_TIM_TriggerCallback>
}
 8001d4c:	bd10      	pop	{r4, pc}

08001d4e <HAL_TIM_TriggerHalfCpltCallback>:
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
 8001d4e:	4770      	bx	lr

08001d50 <TIM_DMATriggerHalfCplt>:
{
 8001d50:	b510      	push	{r4, lr}
  HAL_TIM_TriggerHalfCpltCallback(htim);
 8001d52:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8001d54:	f7ff fffb 	bl	8001d4e <HAL_TIM_TriggerHalfCpltCallback>
}
 8001d58:	bd10      	pop	{r4, pc}

08001d5a <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8001d5a:	4770      	bx	lr

08001d5c <TIM_DMAError>:
{
 8001d5c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d5e:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001d60:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001d62:	4283      	cmp	r3, r0
 8001d64:	d105      	bne.n	8001d72 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d66:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001d68:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d6a:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001d6c:	323e      	adds	r2, #62	@ 0x3e
    htim->State = HAL_TIM_STATE_READY;
 8001d6e:	7013      	strb	r3, [r2, #0]
 8001d70:	e008      	b.n	8001d84 <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001d72:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001d74:	4283      	cmp	r3, r0
 8001d76:	d10b      	bne.n	8001d90 <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001d7c:	0023      	movs	r3, r4
 8001d7e:	2201      	movs	r2, #1
 8001d80:	333f      	adds	r3, #63	@ 0x3f
 8001d82:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 8001d84:	0020      	movs	r0, r4
 8001d86:	f7ff ffe8 	bl	8001d5a <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	7723      	strb	r3, [r4, #28]
}
 8001d8e:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8001d90:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001d92:	2301      	movs	r3, #1
 8001d94:	4282      	cmp	r2, r0
 8001d96:	d104      	bne.n	8001da2 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d98:	2204      	movs	r2, #4
 8001d9a:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001d9c:	0022      	movs	r2, r4
 8001d9e:	3240      	adds	r2, #64	@ 0x40
 8001da0:	e7e5      	b.n	8001d6e <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8001da2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001da4:	4282      	cmp	r2, r0
 8001da6:	d104      	bne.n	8001db2 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001da8:	2208      	movs	r2, #8
 8001daa:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001dac:	0022      	movs	r2, r4
 8001dae:	3241      	adds	r2, #65	@ 0x41
 8001db0:	e7dd      	b.n	8001d6e <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 8001db2:	0022      	movs	r2, r4
 8001db4:	323d      	adds	r2, #61	@ 0x3d
 8001db6:	e7da      	b.n	8001d6e <TIM_DMAError+0x12>

08001db8 <TIM_Base_SetConfig>:
{
 8001db8:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dba:	4c1b      	ldr	r4, [pc, #108]	@ (8001e28 <TIM_Base_SetConfig+0x70>)
  tmpcr1 = TIMx->CR1;
 8001dbc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dbe:	42a0      	cmp	r0, r4
 8001dc0:	d00a      	beq.n	8001dd8 <TIM_Base_SetConfig+0x20>
 8001dc2:	4a1a      	ldr	r2, [pc, #104]	@ (8001e2c <TIM_Base_SetConfig+0x74>)
 8001dc4:	4290      	cmp	r0, r2
 8001dc6:	d007      	beq.n	8001dd8 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001dc8:	4a19      	ldr	r2, [pc, #100]	@ (8001e30 <TIM_Base_SetConfig+0x78>)
 8001dca:	4290      	cmp	r0, r2
 8001dcc:	d109      	bne.n	8001de2 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dce:	4a19      	ldr	r2, [pc, #100]	@ (8001e34 <TIM_Base_SetConfig+0x7c>)
 8001dd0:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001dd2:	68cb      	ldr	r3, [r1, #12]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	e00a      	b.n	8001dee <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dd8:	2270      	movs	r2, #112	@ 0x70
 8001dda:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8001ddc:	684a      	ldr	r2, [r1, #4]
 8001dde:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001de0:	e7f5      	b.n	8001dce <TIM_Base_SetConfig+0x16>
 8001de2:	4a15      	ldr	r2, [pc, #84]	@ (8001e38 <TIM_Base_SetConfig+0x80>)
 8001de4:	4290      	cmp	r0, r2
 8001de6:	d0f2      	beq.n	8001dce <TIM_Base_SetConfig+0x16>
 8001de8:	4a14      	ldr	r2, [pc, #80]	@ (8001e3c <TIM_Base_SetConfig+0x84>)
 8001dea:	4290      	cmp	r0, r2
 8001dec:	d0ef      	beq.n	8001dce <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dee:	2280      	movs	r2, #128	@ 0x80
 8001df0:	4393      	bics	r3, r2
 8001df2:	694a      	ldr	r2, [r1, #20]
 8001df4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001df6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001df8:	688b      	ldr	r3, [r1, #8]
 8001dfa:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001dfc:	680b      	ldr	r3, [r1, #0]
 8001dfe:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e00:	42a0      	cmp	r0, r4
 8001e02:	d005      	beq.n	8001e10 <TIM_Base_SetConfig+0x58>
 8001e04:	4b0c      	ldr	r3, [pc, #48]	@ (8001e38 <TIM_Base_SetConfig+0x80>)
 8001e06:	4298      	cmp	r0, r3
 8001e08:	d002      	beq.n	8001e10 <TIM_Base_SetConfig+0x58>
 8001e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <TIM_Base_SetConfig+0x84>)
 8001e0c:	4298      	cmp	r0, r3
 8001e0e:	d101      	bne.n	8001e14 <TIM_Base_SetConfig+0x5c>
    TIMx->RCR = Structure->RepetitionCounter;
 8001e10:	690b      	ldr	r3, [r1, #16]
 8001e12:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001e14:	2201      	movs	r2, #1
 8001e16:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001e18:	6903      	ldr	r3, [r0, #16]
 8001e1a:	4213      	tst	r3, r2
 8001e1c:	d002      	beq.n	8001e24 <TIM_Base_SetConfig+0x6c>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e1e:	6903      	ldr	r3, [r0, #16]
 8001e20:	4393      	bics	r3, r2
 8001e22:	6103      	str	r3, [r0, #16]
}
 8001e24:	bd10      	pop	{r4, pc}
 8001e26:	46c0      	nop			@ (mov r8, r8)
 8001e28:	40012c00 	.word	0x40012c00
 8001e2c:	40000400 	.word	0x40000400
 8001e30:	40002000 	.word	0x40002000
 8001e34:	fffffcff 	.word	0xfffffcff
 8001e38:	40014400 	.word	0x40014400
 8001e3c:	40014800 	.word	0x40014800

08001e40 <HAL_TIM_Base_Init>:
{
 8001e40:	b570      	push	{r4, r5, r6, lr}
 8001e42:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001e44:	2001      	movs	r0, #1
  if (htim == NULL)
 8001e46:	2c00      	cmp	r4, #0
 8001e48:	d021      	beq.n	8001e8e <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001e4a:	0025      	movs	r5, r4
 8001e4c:	353d      	adds	r5, #61	@ 0x3d
 8001e4e:	782b      	ldrb	r3, [r5, #0]
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d105      	bne.n	8001e62 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001e56:	0023      	movs	r3, r4
 8001e58:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001e5a:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001e5c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8001e5e:	f7fe fbe9 	bl	8000634 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001e62:	2302      	movs	r3, #2
 8001e64:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e66:	6820      	ldr	r0, [r4, #0]
 8001e68:	1d21      	adds	r1, r4, #4
 8001e6a:	f7ff ffa5 	bl	8001db8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e6e:	0022      	movs	r2, r4
 8001e70:	2301      	movs	r3, #1
  return HAL_OK;
 8001e72:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e74:	3246      	adds	r2, #70	@ 0x46
 8001e76:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e78:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e7a:	3a08      	subs	r2, #8
 8001e7c:	7013      	strb	r3, [r2, #0]
 8001e7e:	7053      	strb	r3, [r2, #1]
 8001e80:	7093      	strb	r3, [r2, #2]
 8001e82:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e84:	7113      	strb	r3, [r2, #4]
 8001e86:	7153      	strb	r3, [r2, #5]
 8001e88:	7193      	strb	r3, [r2, #6]
 8001e8a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001e8c:	702b      	strb	r3, [r5, #0]
}
 8001e8e:	bd70      	pop	{r4, r5, r6, pc}

08001e90 <HAL_TIM_PWM_Init>:
{
 8001e90:	b570      	push	{r4, r5, r6, lr}
 8001e92:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001e94:	2001      	movs	r0, #1
  if (htim == NULL)
 8001e96:	2c00      	cmp	r4, #0
 8001e98:	d021      	beq.n	8001ede <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001e9a:	0025      	movs	r5, r4
 8001e9c:	353d      	adds	r5, #61	@ 0x3d
 8001e9e:	782b      	ldrb	r3, [r5, #0]
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d105      	bne.n	8001eb2 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001ea6:	0023      	movs	r3, r4
 8001ea8:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001eaa:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001eac:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8001eae:	f7ff fe29 	bl	8001b04 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb6:	6820      	ldr	r0, [r4, #0]
 8001eb8:	1d21      	adds	r1, r4, #4
 8001eba:	f7ff ff7d 	bl	8001db8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ebe:	0022      	movs	r2, r4
 8001ec0:	2301      	movs	r3, #1
  return HAL_OK;
 8001ec2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ec4:	3246      	adds	r2, #70	@ 0x46
 8001ec6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec8:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001eca:	3a08      	subs	r2, #8
 8001ecc:	7013      	strb	r3, [r2, #0]
 8001ece:	7053      	strb	r3, [r2, #1]
 8001ed0:	7093      	strb	r3, [r2, #2]
 8001ed2:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ed4:	7113      	strb	r3, [r2, #4]
 8001ed6:	7153      	strb	r3, [r2, #5]
 8001ed8:	7193      	strb	r3, [r2, #6]
 8001eda:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001edc:	702b      	strb	r3, [r5, #0]
}
 8001ede:	bd70      	pop	{r4, r5, r6, pc}

08001ee0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ee0:	2210      	movs	r2, #16
{
 8001ee2:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8001ee4:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ee6:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001ee8:	4c16      	ldr	r4, [pc, #88]	@ (8001f44 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001eea:	4393      	bics	r3, r2
 8001eec:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001eee:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001ef0:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001ef2:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ef4:	680c      	ldr	r4, [r1, #0]
 8001ef6:	0224      	lsls	r4, r4, #8
 8001ef8:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8001efa:	2320      	movs	r3, #32
 8001efc:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001efe:	688b      	ldr	r3, [r1, #8]
 8001f00:	011b      	lsls	r3, r3, #4
 8001f02:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001f04:	4d10      	ldr	r5, [pc, #64]	@ (8001f48 <TIM_OC2_SetConfig+0x68>)
 8001f06:	42a8      	cmp	r0, r5
 8001f08:	d10f      	bne.n	8001f2a <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001f0a:	2580      	movs	r5, #128	@ 0x80
 8001f0c:	43ab      	bics	r3, r5
 8001f0e:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001f10:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8001f12:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001f18:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001f1a:	4d0c      	ldr	r5, [pc, #48]	@ (8001f4c <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001f1c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001f1e:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001f20:	694a      	ldr	r2, [r1, #20]
 8001f22:	4332      	orrs	r2, r6
 8001f24:	0092      	lsls	r2, r2, #2
 8001f26:	432a      	orrs	r2, r5
 8001f28:	e005      	b.n	8001f36 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f2a:	4d09      	ldr	r5, [pc, #36]	@ (8001f50 <TIM_OC2_SetConfig+0x70>)
 8001f2c:	42a8      	cmp	r0, r5
 8001f2e:	d0f4      	beq.n	8001f1a <TIM_OC2_SetConfig+0x3a>
 8001f30:	4d08      	ldr	r5, [pc, #32]	@ (8001f54 <TIM_OC2_SetConfig+0x74>)
 8001f32:	42a8      	cmp	r0, r5
 8001f34:	d0f1      	beq.n	8001f1a <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8001f36:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001f38:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001f3a:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001f3c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8001f3e:	6203      	str	r3, [r0, #32]
}
 8001f40:	bd70      	pop	{r4, r5, r6, pc}
 8001f42:	46c0      	nop			@ (mov r8, r8)
 8001f44:	ffff8cff 	.word	0xffff8cff
 8001f48:	40012c00 	.word	0x40012c00
 8001f4c:	fffff3ff 	.word	0xfffff3ff
 8001f50:	40014400 	.word	0x40014400
 8001f54:	40014800 	.word	0x40014800

08001f58 <HAL_TIM_PWM_ConfigChannel>:
{
 8001f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001f5a:	0006      	movs	r6, r0
 8001f5c:	363c      	adds	r6, #60	@ 0x3c
{
 8001f5e:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8001f60:	7832      	ldrb	r2, [r6, #0]
{
 8001f62:	0003      	movs	r3, r0
 8001f64:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8001f66:	2002      	movs	r0, #2
 8001f68:	2a01      	cmp	r2, #1
 8001f6a:	d00a      	beq.n	8001f82 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8001f6c:	3801      	subs	r0, #1
 8001f6e:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 8001f70:	2d08      	cmp	r5, #8
 8001f72:	d03f      	beq.n	8001ff4 <HAL_TIM_PWM_ConfigChannel+0x9c>
 8001f74:	d806      	bhi.n	8001f84 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8001f76:	2d00      	cmp	r5, #0
 8001f78:	d019      	beq.n	8001fae <HAL_TIM_PWM_ConfigChannel+0x56>
 8001f7a:	2d04      	cmp	r5, #4
 8001f7c:	d029      	beq.n	8001fd2 <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 8001f7e:	2300      	movs	r3, #0
 8001f80:	7033      	strb	r3, [r6, #0]
}
 8001f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8001f84:	2d0c      	cmp	r5, #12
 8001f86:	d1fa      	bne.n	8001f7e <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001f88:	681d      	ldr	r5, [r3, #0]
 8001f8a:	0028      	movs	r0, r5
 8001f8c:	f7ff fd86 	bl	8001a9c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f90:	2380      	movs	r3, #128	@ 0x80
 8001f92:	69ea      	ldr	r2, [r5, #28]
 8001f94:	011b      	lsls	r3, r3, #4
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f9a:	69eb      	ldr	r3, [r5, #28]
 8001f9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002014 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001fa2:	6923      	ldr	r3, [r4, #16]
 8001fa4:	69ea      	ldr	r2, [r5, #28]
 8001fa6:	021b      	lsls	r3, r3, #8
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	61eb      	str	r3, [r5, #28]
      break;
 8001fac:	e00f      	b.n	8001fce <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001fae:	681d      	ldr	r5, [r3, #0]
 8001fb0:	0028      	movs	r0, r5
 8001fb2:	f7ff fcff 	bl	80019b4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001fb6:	2308      	movs	r3, #8
 8001fb8:	69aa      	ldr	r2, [r5, #24]
 8001fba:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001fbc:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001fbe:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001fc0:	69ab      	ldr	r3, [r5, #24]
 8001fc2:	4393      	bics	r3, r2
 8001fc4:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001fc6:	69ab      	ldr	r3, [r5, #24]
 8001fc8:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001fce:	2000      	movs	r0, #0
 8001fd0:	e7d5      	b.n	8001f7e <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001fd2:	681d      	ldr	r5, [r3, #0]
 8001fd4:	0028      	movs	r0, r5
 8001fd6:	f7ff ff83 	bl	8001ee0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001fda:	2380      	movs	r3, #128	@ 0x80
 8001fdc:	69aa      	ldr	r2, [r5, #24]
 8001fde:	011b      	lsls	r3, r3, #4
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fe4:	69ab      	ldr	r3, [r5, #24]
 8001fe6:	4a0b      	ldr	r2, [pc, #44]	@ (8002014 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fec:	6923      	ldr	r3, [r4, #16]
 8001fee:	69aa      	ldr	r2, [r5, #24]
 8001ff0:	021b      	lsls	r3, r3, #8
 8001ff2:	e7ea      	b.n	8001fca <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001ff4:	681f      	ldr	r7, [r3, #0]
 8001ff6:	0038      	movs	r0, r7
 8001ff8:	f7ff fd10 	bl	8001a1c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001ffc:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	431d      	orrs	r5, r3
 8002002:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	4393      	bics	r3, r2
 8002008:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	6922      	ldr	r2, [r4, #16]
 800200e:	4313      	orrs	r3, r2
 8002010:	61fb      	str	r3, [r7, #28]
      break;
 8002012:	e7dc      	b.n	8001fce <HAL_TIM_PWM_ConfigChannel+0x76>
 8002014:	fffffbff 	.word	0xfffffbff

08002018 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002018:	231f      	movs	r3, #31
{
 800201a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800201c:	2401      	movs	r4, #1
 800201e:	4019      	ands	r1, r3
 8002020:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002022:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8002024:	6a03      	ldr	r3, [r0, #32]
 8002026:	43a3      	bics	r3, r4
 8002028:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800202a:	6a03      	ldr	r3, [r0, #32]
 800202c:	431a      	orrs	r2, r3
 800202e:	6202      	str	r2, [r0, #32]
}
 8002030:	bd10      	pop	{r4, pc}
	...

08002034 <HAL_TIM_OC_Start>:
{
 8002034:	0002      	movs	r2, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002036:	0003      	movs	r3, r0
{
 8002038:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800203a:	2900      	cmp	r1, #0
 800203c:	d109      	bne.n	8002052 <HAL_TIM_OC_Start+0x1e>
 800203e:	333e      	adds	r3, #62	@ 0x3e
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	3b01      	subs	r3, #1
 8002044:	1e58      	subs	r0, r3, #1
 8002046:	4183      	sbcs	r3, r0
 8002048:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 800204a:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00a      	beq.n	8002066 <HAL_TIM_OC_Start+0x32>
}
 8002050:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002052:	2904      	cmp	r1, #4
 8002054:	d101      	bne.n	800205a <HAL_TIM_OC_Start+0x26>
 8002056:	333f      	adds	r3, #63	@ 0x3f
 8002058:	e7f2      	b.n	8002040 <HAL_TIM_OC_Start+0xc>
 800205a:	2908      	cmp	r1, #8
 800205c:	d101      	bne.n	8002062 <HAL_TIM_OC_Start+0x2e>
 800205e:	3340      	adds	r3, #64	@ 0x40
 8002060:	e7ee      	b.n	8002040 <HAL_TIM_OC_Start+0xc>
 8002062:	3341      	adds	r3, #65	@ 0x41
 8002064:	e7ec      	b.n	8002040 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002066:	2302      	movs	r3, #2
 8002068:	0010      	movs	r0, r2
 800206a:	2900      	cmp	r1, #0
 800206c:	d11d      	bne.n	80020aa <HAL_TIM_OC_Start+0x76>
 800206e:	303e      	adds	r0, #62	@ 0x3e
 8002070:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002072:	6814      	ldr	r4, [r2, #0]
 8002074:	2201      	movs	r2, #1
 8002076:	0020      	movs	r0, r4
 8002078:	f7ff ffce 	bl	8002018 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800207c:	4a14      	ldr	r2, [pc, #80]	@ (80020d0 <HAL_TIM_OC_Start+0x9c>)
 800207e:	4294      	cmp	r4, r2
 8002080:	d005      	beq.n	800208e <HAL_TIM_OC_Start+0x5a>
 8002082:	4b14      	ldr	r3, [pc, #80]	@ (80020d4 <HAL_TIM_OC_Start+0xa0>)
 8002084:	429c      	cmp	r4, r3
 8002086:	d002      	beq.n	800208e <HAL_TIM_OC_Start+0x5a>
 8002088:	4b13      	ldr	r3, [pc, #76]	@ (80020d8 <HAL_TIM_OC_Start+0xa4>)
 800208a:	429c      	cmp	r4, r3
 800208c:	d117      	bne.n	80020be <HAL_TIM_OC_Start+0x8a>
    __HAL_TIM_MOE_ENABLE(htim);
 800208e:	2380      	movs	r3, #128	@ 0x80
 8002090:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002092:	021b      	lsls	r3, r3, #8
 8002094:	430b      	orrs	r3, r1
 8002096:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002098:	4294      	cmp	r4, r2
 800209a:	d113      	bne.n	80020c4 <HAL_TIM_OC_Start+0x90>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800209c:	2207      	movs	r2, #7
 800209e:	68a3      	ldr	r3, [r4, #8]
 80020a0:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d10e      	bne.n	80020c4 <HAL_TIM_OC_Start+0x90>
  return HAL_OK;
 80020a6:	2000      	movs	r0, #0
 80020a8:	e7d2      	b.n	8002050 <HAL_TIM_OC_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80020aa:	2904      	cmp	r1, #4
 80020ac:	d101      	bne.n	80020b2 <HAL_TIM_OC_Start+0x7e>
 80020ae:	303f      	adds	r0, #63	@ 0x3f
 80020b0:	e7de      	b.n	8002070 <HAL_TIM_OC_Start+0x3c>
 80020b2:	2908      	cmp	r1, #8
 80020b4:	d101      	bne.n	80020ba <HAL_TIM_OC_Start+0x86>
 80020b6:	3040      	adds	r0, #64	@ 0x40
 80020b8:	e7da      	b.n	8002070 <HAL_TIM_OC_Start+0x3c>
 80020ba:	3041      	adds	r0, #65	@ 0x41
 80020bc:	e7d8      	b.n	8002070 <HAL_TIM_OC_Start+0x3c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020be:	4b07      	ldr	r3, [pc, #28]	@ (80020dc <HAL_TIM_OC_Start+0xa8>)
 80020c0:	429c      	cmp	r4, r3
 80020c2:	d0eb      	beq.n	800209c <HAL_TIM_OC_Start+0x68>
      __HAL_TIM_ENABLE(htim);
 80020c4:	2301      	movs	r3, #1
 80020c6:	6822      	ldr	r2, [r4, #0]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	6023      	str	r3, [r4, #0]
 80020cc:	e7eb      	b.n	80020a6 <HAL_TIM_OC_Start+0x72>
 80020ce:	46c0      	nop			@ (mov r8, r8)
 80020d0:	40012c00 	.word	0x40012c00
 80020d4:	40014400 	.word	0x40014400
 80020d8:	40014800 	.word	0x40014800
 80020dc:	40000400 	.word	0x40000400

080020e0 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80020e0:	b510      	push	{r4, lr}
 80020e2:	f7ff ffa7 	bl	8002034 <HAL_TIM_OC_Start>
 80020e6:	bd10      	pop	{r4, pc}

080020e8 <HAL_TIM_OC_Stop>:
{
 80020e8:	b570      	push	{r4, r5, r6, lr}
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80020ea:	6805      	ldr	r5, [r0, #0]
 80020ec:	2200      	movs	r2, #0
{
 80020ee:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80020f0:	0028      	movs	r0, r5
{
 80020f2:	000e      	movs	r6, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80020f4:	f7ff ff90 	bl	8002018 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <HAL_TIM_OC_Stop+0x74>)
 80020fa:	4a19      	ldr	r2, [pc, #100]	@ (8002160 <HAL_TIM_OC_Stop+0x78>)
 80020fc:	429d      	cmp	r5, r3
 80020fe:	d005      	beq.n	800210c <HAL_TIM_OC_Stop+0x24>
 8002100:	4b18      	ldr	r3, [pc, #96]	@ (8002164 <HAL_TIM_OC_Stop+0x7c>)
 8002102:	429d      	cmp	r5, r3
 8002104:	d002      	beq.n	800210c <HAL_TIM_OC_Stop+0x24>
 8002106:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <HAL_TIM_OC_Stop+0x80>)
 8002108:	429d      	cmp	r5, r3
 800210a:	d10a      	bne.n	8002122 <HAL_TIM_OC_Stop+0x3a>
    __HAL_TIM_MOE_DISABLE(htim);
 800210c:	6a2b      	ldr	r3, [r5, #32]
 800210e:	4213      	tst	r3, r2
 8002110:	d107      	bne.n	8002122 <HAL_TIM_OC_Stop+0x3a>
 8002112:	6a29      	ldr	r1, [r5, #32]
 8002114:	4b15      	ldr	r3, [pc, #84]	@ (800216c <HAL_TIM_OC_Stop+0x84>)
 8002116:	4219      	tst	r1, r3
 8002118:	d103      	bne.n	8002122 <HAL_TIM_OC_Stop+0x3a>
 800211a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800211c:	4914      	ldr	r1, [pc, #80]	@ (8002170 <HAL_TIM_OC_Stop+0x88>)
 800211e:	400b      	ands	r3, r1
 8002120:	646b      	str	r3, [r5, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 8002122:	6a2b      	ldr	r3, [r5, #32]
 8002124:	4213      	tst	r3, r2
 8002126:	d107      	bne.n	8002138 <HAL_TIM_OC_Stop+0x50>
 8002128:	6a2a      	ldr	r2, [r5, #32]
 800212a:	4b10      	ldr	r3, [pc, #64]	@ (800216c <HAL_TIM_OC_Stop+0x84>)
 800212c:	421a      	tst	r2, r3
 800212e:	d103      	bne.n	8002138 <HAL_TIM_OC_Stop+0x50>
 8002130:	2201      	movs	r2, #1
 8002132:	682b      	ldr	r3, [r5, #0]
 8002134:	4393      	bics	r3, r2
 8002136:	602b      	str	r3, [r5, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002138:	2301      	movs	r3, #1
 800213a:	2e00      	cmp	r6, #0
 800213c:	d103      	bne.n	8002146 <HAL_TIM_OC_Stop+0x5e>
 800213e:	343e      	adds	r4, #62	@ 0x3e
}
 8002140:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002142:	7023      	strb	r3, [r4, #0]
}
 8002144:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002146:	2e04      	cmp	r6, #4
 8002148:	d101      	bne.n	800214e <HAL_TIM_OC_Stop+0x66>
 800214a:	343f      	adds	r4, #63	@ 0x3f
 800214c:	e7f8      	b.n	8002140 <HAL_TIM_OC_Stop+0x58>
 800214e:	2e08      	cmp	r6, #8
 8002150:	d101      	bne.n	8002156 <HAL_TIM_OC_Stop+0x6e>
 8002152:	3440      	adds	r4, #64	@ 0x40
 8002154:	e7f4      	b.n	8002140 <HAL_TIM_OC_Stop+0x58>
 8002156:	3441      	adds	r4, #65	@ 0x41
 8002158:	e7f2      	b.n	8002140 <HAL_TIM_OC_Stop+0x58>
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	40012c00 	.word	0x40012c00
 8002160:	00001111 	.word	0x00001111
 8002164:	40014400 	.word	0x40014400
 8002168:	40014800 	.word	0x40014800
 800216c:	00000444 	.word	0x00000444
 8002170:	ffff7fff 	.word	0xffff7fff

08002174 <HAL_TIM_PWM_Stop>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 8002174:	b510      	push	{r4, lr}
 8002176:	f7ff ffb7 	bl	80020e8 <HAL_TIM_OC_Stop>
 800217a:	bd10      	pop	{r4, pc}

0800217c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800217c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800217e:	0004      	movs	r4, r0
 8002180:	343c      	adds	r4, #60	@ 0x3c
 8002182:	7823      	ldrb	r3, [r4, #0]
{
 8002184:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8002186:	2002      	movs	r0, #2
 8002188:	2b01      	cmp	r3, #1
 800218a:	d01c      	beq.n	80021c6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800218c:	68cb      	ldr	r3, [r1, #12]
 800218e:	480e      	ldr	r0, [pc, #56]	@ (80021c8 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002190:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002192:	4003      	ands	r3, r0
 8002194:	6888      	ldr	r0, [r1, #8]
 8002196:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002198:	480c      	ldr	r0, [pc, #48]	@ (80021cc <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 800219a:	4003      	ands	r3, r0
 800219c:	6848      	ldr	r0, [r1, #4]
 800219e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80021a0:	480b      	ldr	r0, [pc, #44]	@ (80021d0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 80021a2:	4003      	ands	r3, r0
 80021a4:	6808      	ldr	r0, [r1, #0]
 80021a6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80021a8:	480a      	ldr	r0, [pc, #40]	@ (80021d4 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 80021aa:	4003      	ands	r3, r0
 80021ac:	6908      	ldr	r0, [r1, #16]
 80021ae:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80021b0:	4809      	ldr	r0, [pc, #36]	@ (80021d8 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 80021b2:	4003      	ands	r3, r0
 80021b4:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80021b6:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80021b8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80021ba:	4808      	ldr	r0, [pc, #32]	@ (80021dc <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 80021bc:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 80021be:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80021c0:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80021c2:	6453      	str	r3, [r2, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80021c4:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80021c6:	bd10      	pop	{r4, pc}
 80021c8:	fffffcff 	.word	0xfffffcff
 80021cc:	fffffbff 	.word	0xfffffbff
 80021d0:	fffff7ff 	.word	0xfffff7ff
 80021d4:	ffffefff 	.word	0xffffefff
 80021d8:	ffffdfff 	.word	0xffffdfff
 80021dc:	ffffbfff 	.word	0xffffbfff

080021e0 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80021e0:	4770      	bx	lr

080021e2 <TIMEx_DMACommutationCplt>:
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)
{
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021e2:	6a40      	ldr	r0, [r0, #36]	@ 0x24

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021e4:	2201      	movs	r2, #1
 80021e6:	0003      	movs	r3, r0
{
 80021e8:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_READY;
 80021ea:	333d      	adds	r3, #61	@ 0x3d
 80021ec:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->CommutationCallback(htim);
#else
  HAL_TIMEx_CommutCallback(htim);
 80021ee:	f7ff fff7 	bl	80021e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 80021f2:	bd10      	pop	{r4, pc}

080021f4 <HAL_TIMEx_CommutHalfCpltCallback>:
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
 80021f4:	4770      	bx	lr

080021f6 <TIMEx_DMACommutationHalfCplt>:
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma)
{
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021f6:	6a40      	ldr	r0, [r0, #36]	@ 0x24

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021f8:	2201      	movs	r2, #1
 80021fa:	0003      	movs	r3, r0
{
 80021fc:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_READY;
 80021fe:	333d      	adds	r3, #61	@ 0x3d
 8002200:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->CommutationHalfCpltCallback(htim);
#else
  HAL_TIMEx_CommutHalfCpltCallback(htim);
 8002202:	f7ff fff7 	bl	80021f4 <HAL_TIMEx_CommutHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8002206:	bd10      	pop	{r4, pc}

08002208 <malloc>:
 8002208:	b510      	push	{r4, lr}
 800220a:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <malloc+0x10>)
 800220c:	0001      	movs	r1, r0
 800220e:	6818      	ldr	r0, [r3, #0]
 8002210:	f000 f830 	bl	8002274 <_malloc_r>
 8002214:	bd10      	pop	{r4, pc}
 8002216:	46c0      	nop			@ (mov r8, r8)
 8002218:	20000010 	.word	0x20000010

0800221c <free>:
 800221c:	b510      	push	{r4, lr}
 800221e:	4b03      	ldr	r3, [pc, #12]	@ (800222c <free+0x10>)
 8002220:	0001      	movs	r1, r0
 8002222:	6818      	ldr	r0, [r3, #0]
 8002224:	f000 f8fc 	bl	8002420 <_free_r>
 8002228:	bd10      	pop	{r4, pc}
 800222a:	46c0      	nop			@ (mov r8, r8)
 800222c:	20000010 	.word	0x20000010

08002230 <sbrk_aligned>:
 8002230:	b570      	push	{r4, r5, r6, lr}
 8002232:	4e0f      	ldr	r6, [pc, #60]	@ (8002270 <sbrk_aligned+0x40>)
 8002234:	000d      	movs	r5, r1
 8002236:	6831      	ldr	r1, [r6, #0]
 8002238:	0004      	movs	r4, r0
 800223a:	2900      	cmp	r1, #0
 800223c:	d102      	bne.n	8002244 <sbrk_aligned+0x14>
 800223e:	f000 f8b1 	bl	80023a4 <_sbrk_r>
 8002242:	6030      	str	r0, [r6, #0]
 8002244:	0029      	movs	r1, r5
 8002246:	0020      	movs	r0, r4
 8002248:	f000 f8ac 	bl	80023a4 <_sbrk_r>
 800224c:	1c43      	adds	r3, r0, #1
 800224e:	d103      	bne.n	8002258 <sbrk_aligned+0x28>
 8002250:	2501      	movs	r5, #1
 8002252:	426d      	negs	r5, r5
 8002254:	0028      	movs	r0, r5
 8002256:	bd70      	pop	{r4, r5, r6, pc}
 8002258:	2303      	movs	r3, #3
 800225a:	1cc5      	adds	r5, r0, #3
 800225c:	439d      	bics	r5, r3
 800225e:	42a8      	cmp	r0, r5
 8002260:	d0f8      	beq.n	8002254 <sbrk_aligned+0x24>
 8002262:	1a29      	subs	r1, r5, r0
 8002264:	0020      	movs	r0, r4
 8002266:	f000 f89d 	bl	80023a4 <_sbrk_r>
 800226a:	3001      	adds	r0, #1
 800226c:	d1f2      	bne.n	8002254 <sbrk_aligned+0x24>
 800226e:	e7ef      	b.n	8002250 <sbrk_aligned+0x20>
 8002270:	20000170 	.word	0x20000170

08002274 <_malloc_r>:
 8002274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002276:	2203      	movs	r2, #3
 8002278:	1ccb      	adds	r3, r1, #3
 800227a:	4393      	bics	r3, r2
 800227c:	3308      	adds	r3, #8
 800227e:	0005      	movs	r5, r0
 8002280:	001f      	movs	r7, r3
 8002282:	2b0c      	cmp	r3, #12
 8002284:	d234      	bcs.n	80022f0 <_malloc_r+0x7c>
 8002286:	270c      	movs	r7, #12
 8002288:	42b9      	cmp	r1, r7
 800228a:	d833      	bhi.n	80022f4 <_malloc_r+0x80>
 800228c:	0028      	movs	r0, r5
 800228e:	f000 f871 	bl	8002374 <__malloc_lock>
 8002292:	4e37      	ldr	r6, [pc, #220]	@ (8002370 <_malloc_r+0xfc>)
 8002294:	6833      	ldr	r3, [r6, #0]
 8002296:	001c      	movs	r4, r3
 8002298:	2c00      	cmp	r4, #0
 800229a:	d12f      	bne.n	80022fc <_malloc_r+0x88>
 800229c:	0039      	movs	r1, r7
 800229e:	0028      	movs	r0, r5
 80022a0:	f7ff ffc6 	bl	8002230 <sbrk_aligned>
 80022a4:	0004      	movs	r4, r0
 80022a6:	1c43      	adds	r3, r0, #1
 80022a8:	d15f      	bne.n	800236a <_malloc_r+0xf6>
 80022aa:	6834      	ldr	r4, [r6, #0]
 80022ac:	9400      	str	r4, [sp, #0]
 80022ae:	9b00      	ldr	r3, [sp, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d14a      	bne.n	800234a <_malloc_r+0xd6>
 80022b4:	2c00      	cmp	r4, #0
 80022b6:	d052      	beq.n	800235e <_malloc_r+0xea>
 80022b8:	6823      	ldr	r3, [r4, #0]
 80022ba:	0028      	movs	r0, r5
 80022bc:	18e3      	adds	r3, r4, r3
 80022be:	9900      	ldr	r1, [sp, #0]
 80022c0:	9301      	str	r3, [sp, #4]
 80022c2:	f000 f86f 	bl	80023a4 <_sbrk_r>
 80022c6:	9b01      	ldr	r3, [sp, #4]
 80022c8:	4283      	cmp	r3, r0
 80022ca:	d148      	bne.n	800235e <_malloc_r+0xea>
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	0028      	movs	r0, r5
 80022d0:	1aff      	subs	r7, r7, r3
 80022d2:	0039      	movs	r1, r7
 80022d4:	f7ff ffac 	bl	8002230 <sbrk_aligned>
 80022d8:	3001      	adds	r0, #1
 80022da:	d040      	beq.n	800235e <_malloc_r+0xea>
 80022dc:	6823      	ldr	r3, [r4, #0]
 80022de:	19db      	adds	r3, r3, r7
 80022e0:	6023      	str	r3, [r4, #0]
 80022e2:	6833      	ldr	r3, [r6, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	2a00      	cmp	r2, #0
 80022e8:	d133      	bne.n	8002352 <_malloc_r+0xde>
 80022ea:	9b00      	ldr	r3, [sp, #0]
 80022ec:	6033      	str	r3, [r6, #0]
 80022ee:	e019      	b.n	8002324 <_malloc_r+0xb0>
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	dac9      	bge.n	8002288 <_malloc_r+0x14>
 80022f4:	230c      	movs	r3, #12
 80022f6:	602b      	str	r3, [r5, #0]
 80022f8:	2000      	movs	r0, #0
 80022fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80022fc:	6821      	ldr	r1, [r4, #0]
 80022fe:	1bc9      	subs	r1, r1, r7
 8002300:	d420      	bmi.n	8002344 <_malloc_r+0xd0>
 8002302:	290b      	cmp	r1, #11
 8002304:	d90a      	bls.n	800231c <_malloc_r+0xa8>
 8002306:	19e2      	adds	r2, r4, r7
 8002308:	6027      	str	r7, [r4, #0]
 800230a:	42a3      	cmp	r3, r4
 800230c:	d104      	bne.n	8002318 <_malloc_r+0xa4>
 800230e:	6032      	str	r2, [r6, #0]
 8002310:	6863      	ldr	r3, [r4, #4]
 8002312:	6011      	str	r1, [r2, #0]
 8002314:	6053      	str	r3, [r2, #4]
 8002316:	e005      	b.n	8002324 <_malloc_r+0xb0>
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	e7f9      	b.n	8002310 <_malloc_r+0x9c>
 800231c:	6862      	ldr	r2, [r4, #4]
 800231e:	42a3      	cmp	r3, r4
 8002320:	d10e      	bne.n	8002340 <_malloc_r+0xcc>
 8002322:	6032      	str	r2, [r6, #0]
 8002324:	0028      	movs	r0, r5
 8002326:	f000 f82d 	bl	8002384 <__malloc_unlock>
 800232a:	0020      	movs	r0, r4
 800232c:	2207      	movs	r2, #7
 800232e:	300b      	adds	r0, #11
 8002330:	1d23      	adds	r3, r4, #4
 8002332:	4390      	bics	r0, r2
 8002334:	1ac2      	subs	r2, r0, r3
 8002336:	4298      	cmp	r0, r3
 8002338:	d0df      	beq.n	80022fa <_malloc_r+0x86>
 800233a:	1a1b      	subs	r3, r3, r0
 800233c:	50a3      	str	r3, [r4, r2]
 800233e:	e7dc      	b.n	80022fa <_malloc_r+0x86>
 8002340:	605a      	str	r2, [r3, #4]
 8002342:	e7ef      	b.n	8002324 <_malloc_r+0xb0>
 8002344:	0023      	movs	r3, r4
 8002346:	6864      	ldr	r4, [r4, #4]
 8002348:	e7a6      	b.n	8002298 <_malloc_r+0x24>
 800234a:	9c00      	ldr	r4, [sp, #0]
 800234c:	6863      	ldr	r3, [r4, #4]
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	e7ad      	b.n	80022ae <_malloc_r+0x3a>
 8002352:	001a      	movs	r2, r3
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	42a3      	cmp	r3, r4
 8002358:	d1fb      	bne.n	8002352 <_malloc_r+0xde>
 800235a:	2300      	movs	r3, #0
 800235c:	e7da      	b.n	8002314 <_malloc_r+0xa0>
 800235e:	230c      	movs	r3, #12
 8002360:	0028      	movs	r0, r5
 8002362:	602b      	str	r3, [r5, #0]
 8002364:	f000 f80e 	bl	8002384 <__malloc_unlock>
 8002368:	e7c6      	b.n	80022f8 <_malloc_r+0x84>
 800236a:	6007      	str	r7, [r0, #0]
 800236c:	e7da      	b.n	8002324 <_malloc_r+0xb0>
 800236e:	46c0      	nop			@ (mov r8, r8)
 8002370:	20000174 	.word	0x20000174

08002374 <__malloc_lock>:
 8002374:	b510      	push	{r4, lr}
 8002376:	4802      	ldr	r0, [pc, #8]	@ (8002380 <__malloc_lock+0xc>)
 8002378:	f000 f850 	bl	800241c <__retarget_lock_acquire_recursive>
 800237c:	bd10      	pop	{r4, pc}
 800237e:	46c0      	nop			@ (mov r8, r8)
 8002380:	200002b4 	.word	0x200002b4

08002384 <__malloc_unlock>:
 8002384:	b510      	push	{r4, lr}
 8002386:	4802      	ldr	r0, [pc, #8]	@ (8002390 <__malloc_unlock+0xc>)
 8002388:	f000 f849 	bl	800241e <__retarget_lock_release_recursive>
 800238c:	bd10      	pop	{r4, pc}
 800238e:	46c0      	nop			@ (mov r8, r8)
 8002390:	200002b4 	.word	0x200002b4

08002394 <memset>:
 8002394:	0003      	movs	r3, r0
 8002396:	1882      	adds	r2, r0, r2
 8002398:	4293      	cmp	r3, r2
 800239a:	d100      	bne.n	800239e <memset+0xa>
 800239c:	4770      	bx	lr
 800239e:	7019      	strb	r1, [r3, #0]
 80023a0:	3301      	adds	r3, #1
 80023a2:	e7f9      	b.n	8002398 <memset+0x4>

080023a4 <_sbrk_r>:
 80023a4:	2300      	movs	r3, #0
 80023a6:	b570      	push	{r4, r5, r6, lr}
 80023a8:	4d06      	ldr	r5, [pc, #24]	@ (80023c4 <_sbrk_r+0x20>)
 80023aa:	0004      	movs	r4, r0
 80023ac:	0008      	movs	r0, r1
 80023ae:	602b      	str	r3, [r5, #0]
 80023b0:	f7fe f9d6 	bl	8000760 <_sbrk>
 80023b4:	1c43      	adds	r3, r0, #1
 80023b6:	d103      	bne.n	80023c0 <_sbrk_r+0x1c>
 80023b8:	682b      	ldr	r3, [r5, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d000      	beq.n	80023c0 <_sbrk_r+0x1c>
 80023be:	6023      	str	r3, [r4, #0]
 80023c0:	bd70      	pop	{r4, r5, r6, pc}
 80023c2:	46c0      	nop			@ (mov r8, r8)
 80023c4:	200002b0 	.word	0x200002b0

080023c8 <__errno>:
 80023c8:	4b01      	ldr	r3, [pc, #4]	@ (80023d0 <__errno+0x8>)
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	4770      	bx	lr
 80023ce:	46c0      	nop			@ (mov r8, r8)
 80023d0:	20000010 	.word	0x20000010

080023d4 <__libc_init_array>:
 80023d4:	b570      	push	{r4, r5, r6, lr}
 80023d6:	2600      	movs	r6, #0
 80023d8:	4c0c      	ldr	r4, [pc, #48]	@ (800240c <__libc_init_array+0x38>)
 80023da:	4d0d      	ldr	r5, [pc, #52]	@ (8002410 <__libc_init_array+0x3c>)
 80023dc:	1b64      	subs	r4, r4, r5
 80023de:	10a4      	asrs	r4, r4, #2
 80023e0:	42a6      	cmp	r6, r4
 80023e2:	d109      	bne.n	80023f8 <__libc_init_array+0x24>
 80023e4:	2600      	movs	r6, #0
 80023e6:	f000 f865 	bl	80024b4 <_init>
 80023ea:	4c0a      	ldr	r4, [pc, #40]	@ (8002414 <__libc_init_array+0x40>)
 80023ec:	4d0a      	ldr	r5, [pc, #40]	@ (8002418 <__libc_init_array+0x44>)
 80023ee:	1b64      	subs	r4, r4, r5
 80023f0:	10a4      	asrs	r4, r4, #2
 80023f2:	42a6      	cmp	r6, r4
 80023f4:	d105      	bne.n	8002402 <__libc_init_array+0x2e>
 80023f6:	bd70      	pop	{r4, r5, r6, pc}
 80023f8:	00b3      	lsls	r3, r6, #2
 80023fa:	58eb      	ldr	r3, [r5, r3]
 80023fc:	4798      	blx	r3
 80023fe:	3601      	adds	r6, #1
 8002400:	e7ee      	b.n	80023e0 <__libc_init_array+0xc>
 8002402:	00b3      	lsls	r3, r6, #2
 8002404:	58eb      	ldr	r3, [r5, r3]
 8002406:	4798      	blx	r3
 8002408:	3601      	adds	r6, #1
 800240a:	e7f2      	b.n	80023f2 <__libc_init_array+0x1e>
 800240c:	080024fc 	.word	0x080024fc
 8002410:	080024fc 	.word	0x080024fc
 8002414:	08002500 	.word	0x08002500
 8002418:	080024fc 	.word	0x080024fc

0800241c <__retarget_lock_acquire_recursive>:
 800241c:	4770      	bx	lr

0800241e <__retarget_lock_release_recursive>:
 800241e:	4770      	bx	lr

08002420 <_free_r>:
 8002420:	b570      	push	{r4, r5, r6, lr}
 8002422:	0005      	movs	r5, r0
 8002424:	1e0c      	subs	r4, r1, #0
 8002426:	d010      	beq.n	800244a <_free_r+0x2a>
 8002428:	3c04      	subs	r4, #4
 800242a:	6823      	ldr	r3, [r4, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	da00      	bge.n	8002432 <_free_r+0x12>
 8002430:	18e4      	adds	r4, r4, r3
 8002432:	0028      	movs	r0, r5
 8002434:	f7ff ff9e 	bl	8002374 <__malloc_lock>
 8002438:	4a1d      	ldr	r2, [pc, #116]	@ (80024b0 <_free_r+0x90>)
 800243a:	6813      	ldr	r3, [r2, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d105      	bne.n	800244c <_free_r+0x2c>
 8002440:	6063      	str	r3, [r4, #4]
 8002442:	6014      	str	r4, [r2, #0]
 8002444:	0028      	movs	r0, r5
 8002446:	f7ff ff9d 	bl	8002384 <__malloc_unlock>
 800244a:	bd70      	pop	{r4, r5, r6, pc}
 800244c:	42a3      	cmp	r3, r4
 800244e:	d908      	bls.n	8002462 <_free_r+0x42>
 8002450:	6820      	ldr	r0, [r4, #0]
 8002452:	1821      	adds	r1, r4, r0
 8002454:	428b      	cmp	r3, r1
 8002456:	d1f3      	bne.n	8002440 <_free_r+0x20>
 8002458:	6819      	ldr	r1, [r3, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	1809      	adds	r1, r1, r0
 800245e:	6021      	str	r1, [r4, #0]
 8002460:	e7ee      	b.n	8002440 <_free_r+0x20>
 8002462:	001a      	movs	r2, r3
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <_free_r+0x4e>
 800246a:	42a3      	cmp	r3, r4
 800246c:	d9f9      	bls.n	8002462 <_free_r+0x42>
 800246e:	6811      	ldr	r1, [r2, #0]
 8002470:	1850      	adds	r0, r2, r1
 8002472:	42a0      	cmp	r0, r4
 8002474:	d10b      	bne.n	800248e <_free_r+0x6e>
 8002476:	6820      	ldr	r0, [r4, #0]
 8002478:	1809      	adds	r1, r1, r0
 800247a:	1850      	adds	r0, r2, r1
 800247c:	6011      	str	r1, [r2, #0]
 800247e:	4283      	cmp	r3, r0
 8002480:	d1e0      	bne.n	8002444 <_free_r+0x24>
 8002482:	6818      	ldr	r0, [r3, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	1841      	adds	r1, r0, r1
 8002488:	6011      	str	r1, [r2, #0]
 800248a:	6053      	str	r3, [r2, #4]
 800248c:	e7da      	b.n	8002444 <_free_r+0x24>
 800248e:	42a0      	cmp	r0, r4
 8002490:	d902      	bls.n	8002498 <_free_r+0x78>
 8002492:	230c      	movs	r3, #12
 8002494:	602b      	str	r3, [r5, #0]
 8002496:	e7d5      	b.n	8002444 <_free_r+0x24>
 8002498:	6820      	ldr	r0, [r4, #0]
 800249a:	1821      	adds	r1, r4, r0
 800249c:	428b      	cmp	r3, r1
 800249e:	d103      	bne.n	80024a8 <_free_r+0x88>
 80024a0:	6819      	ldr	r1, [r3, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	1809      	adds	r1, r1, r0
 80024a6:	6021      	str	r1, [r4, #0]
 80024a8:	6063      	str	r3, [r4, #4]
 80024aa:	6054      	str	r4, [r2, #4]
 80024ac:	e7ca      	b.n	8002444 <_free_r+0x24>
 80024ae:	46c0      	nop			@ (mov r8, r8)
 80024b0:	20000174 	.word	0x20000174

080024b4 <_init>:
 80024b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024b6:	46c0      	nop			@ (mov r8, r8)
 80024b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024ba:	bc08      	pop	{r3}
 80024bc:	469e      	mov	lr, r3
 80024be:	4770      	bx	lr

080024c0 <_fini>:
 80024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c2:	46c0      	nop			@ (mov r8, r8)
 80024c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024c6:	bc08      	pop	{r3}
 80024c8:	469e      	mov	lr, r3
 80024ca:	4770      	bx	lr
