
3-LED_Blanking-FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ff4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080041d4  080041d4  000051d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004228  08004228  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004228  08004228  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004228  08004228  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004228  08004228  00005228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800422c  0800422c  0000522c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004230  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001974  20000010  08004240  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001984  08004240  00006984  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e548  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000268d  00000000  00000000  00014588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00016c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a4f  00000000  00000000  000179c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002768  00000000  00000000  00018417  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000df47  00000000  00000000  0001ab7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec83d  00000000  00000000  00028ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00115303  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000372c  00000000  00000000  00115348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ba  00000000  00000000  00118a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000010 	.word	0x20000010
 80001fc:	00000000 	.word	0x00000000
 8000200:	080041bc 	.word	0x080041bc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000014 	.word	0x20000014
 800021c:	080041bc 	.word	0x080041bc

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f941 	bl	80004aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f816 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f860 	bl	80002f0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000230:	f001 fa08 	bl	8001644 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LedTask */
  LedTaskHandle = osThreadNew(StartLedTask, NULL, &LedTask_attributes);
 8000234:	4a05      	ldr	r2, [pc, #20]	@ (800024c <main+0x2c>)
 8000236:	2100      	movs	r1, #0
 8000238:	4805      	ldr	r0, [pc, #20]	@ (8000250 <main+0x30>)
 800023a:	f001 fa4d 	bl	80016d8 <osThreadNew>
 800023e:	4603      	mov	r3, r0
 8000240:	4a04      	ldr	r2, [pc, #16]	@ (8000254 <main+0x34>)
 8000242:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000244:	f001 fa22 	bl	800168c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000248:	bf00      	nop
 800024a:	e7fd      	b.n	8000248 <main+0x28>
 800024c:	080041f4 	.word	0x080041f4
 8000250:	08000351 	.word	0x08000351
 8000254:	2000002c 	.word	0x2000002c

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b094      	sub	sp, #80	@ 0x50
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0318 	add.w	r3, r7, #24
 8000262:	2238      	movs	r2, #56	@ 0x38
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f003 ff6e 	bl	8004148 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	1d3b      	adds	r3, r7, #4
 800026e:	2200      	movs	r2, #0
 8000270:	601a      	str	r2, [r3, #0]
 8000272:	605a      	str	r2, [r3, #4]
 8000274:	609a      	str	r2, [r3, #8]
 8000276:	60da      	str	r2, [r3, #12]
 8000278:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800027a:	2000      	movs	r0, #0
 800027c:	f000 fc04 	bl	8000a88 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000280:	2302      	movs	r3, #2
 8000282:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000284:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000288:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800028a:	2340      	movs	r3, #64	@ 0x40
 800028c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028e:	2302      	movs	r3, #2
 8000290:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000292:	2302      	movs	r3, #2
 8000294:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000296:	2304      	movs	r3, #4
 8000298:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800029a:	2355      	movs	r3, #85	@ 0x55
 800029c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800029e:	2302      	movs	r3, #2
 80002a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002a2:	2302      	movs	r3, #2
 80002a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002a6:	2302      	movs	r3, #2
 80002a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002aa:	f107 0318 	add.w	r3, r7, #24
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 fc9e 	bl	8000bf0 <HAL_RCC_OscConfig>
 80002b4:	4603      	mov	r3, r0
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d001      	beq.n	80002be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002ba:	f000 f863 	bl	8000384 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002be:	230f      	movs	r3, #15
 80002c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c2:	2303      	movs	r3, #3
 80002c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ca:	2300      	movs	r3, #0
 80002cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2104      	movs	r1, #4
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 ff9c 	bl	8001214 <HAL_RCC_ClockConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80002e2:	f000 f84f 	bl	8000384 <Error_Handler>
  }
}
 80002e6:	bf00      	nop
 80002e8:	3750      	adds	r7, #80	@ 0x50
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b086      	sub	sp, #24
 80002f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	2200      	movs	r2, #0
 80002fa:	601a      	str	r2, [r3, #0]
 80002fc:	605a      	str	r2, [r3, #4]
 80002fe:	609a      	str	r2, [r3, #8]
 8000300:	60da      	str	r2, [r3, #12]
 8000302:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000304:	4b10      	ldr	r3, [pc, #64]	@ (8000348 <MX_GPIO_Init+0x58>)
 8000306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000308:	4a0f      	ldr	r2, [pc, #60]	@ (8000348 <MX_GPIO_Init+0x58>)
 800030a:	f043 0320 	orr.w	r3, r3, #32
 800030e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000310:	4b0d      	ldr	r3, [pc, #52]	@ (8000348 <MX_GPIO_Init+0x58>)
 8000312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000314:	f003 0320 	and.w	r3, r3, #32
 8000318:	603b      	str	r3, [r7, #0]
 800031a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 800031c:	2201      	movs	r2, #1
 800031e:	2104      	movs	r1, #4
 8000320:	480a      	ldr	r0, [pc, #40]	@ (800034c <MX_GPIO_Init+0x5c>)
 8000322:	f000 fb99 	bl	8000a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8000326:	2304      	movs	r3, #4
 8000328:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800032a:	2301      	movs	r3, #1
 800032c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000332:	2300      	movs	r3, #0
 8000334:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	4619      	mov	r1, r3
 800033a:	4804      	ldr	r0, [pc, #16]	@ (800034c <MX_GPIO_Init+0x5c>)
 800033c:	f000 fa0a 	bl	8000754 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000340:	bf00      	nop
 8000342:	3718      	adds	r7, #24
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}
 8000348:	40021000 	.word	0x40021000
 800034c:	48001400 	.word	0x48001400

08000350 <StartLedTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void *argument)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	//LED ON
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_RESET);
 8000358:	2200      	movs	r2, #0
 800035a:	2104      	movs	r1, #4
 800035c:	4808      	ldr	r0, [pc, #32]	@ (8000380 <StartLedTask+0x30>)
 800035e:	f000 fb7b 	bl	8000a58 <HAL_GPIO_WritePin>
    osDelay(500);
 8000362:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000366:	f001 fa49 	bl	80017fc <osDelay>
    //LED OFF
    HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET);
 800036a:	2201      	movs	r2, #1
 800036c:	2104      	movs	r1, #4
 800036e:	4804      	ldr	r0, [pc, #16]	@ (8000380 <StartLedTask+0x30>)
 8000370:	f000 fb72 	bl	8000a58 <HAL_GPIO_WritePin>
    osDelay(500);
 8000374:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000378:	f001 fa40 	bl	80017fc <osDelay>
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_RESET);
 800037c:	bf00      	nop
 800037e:	e7eb      	b.n	8000358 <StartLedTask+0x8>
 8000380:	48001400 	.word	0x48001400

08000384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000388:	b672      	cpsid	i
}
 800038a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800038c:	bf00      	nop
 800038e:	e7fd      	b.n	800038c <Error_Handler+0x8>

08000390 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000396:	4b12      	ldr	r3, [pc, #72]	@ (80003e0 <HAL_MspInit+0x50>)
 8000398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800039a:	4a11      	ldr	r2, [pc, #68]	@ (80003e0 <HAL_MspInit+0x50>)
 800039c:	f043 0301 	orr.w	r3, r3, #1
 80003a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80003a2:	4b0f      	ldr	r3, [pc, #60]	@ (80003e0 <HAL_MspInit+0x50>)
 80003a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003a6:	f003 0301 	and.w	r3, r3, #1
 80003aa:	607b      	str	r3, [r7, #4]
 80003ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ae:	4b0c      	ldr	r3, [pc, #48]	@ (80003e0 <HAL_MspInit+0x50>)
 80003b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003b2:	4a0b      	ldr	r2, [pc, #44]	@ (80003e0 <HAL_MspInit+0x50>)
 80003b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80003ba:	4b09      	ldr	r3, [pc, #36]	@ (80003e0 <HAL_MspInit+0x50>)
 80003bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003c2:	603b      	str	r3, [r7, #0]
 80003c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80003c6:	2200      	movs	r2, #0
 80003c8:	210f      	movs	r1, #15
 80003ca:	f06f 0001 	mvn.w	r0, #1
 80003ce:	f000 f99a 	bl	8000706 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80003d2:	f000 fbfd 	bl	8000bd0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003d6:	bf00      	nop
 80003d8:	3708      	adds	r7, #8
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	40021000 	.word	0x40021000

080003e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003e8:	bf00      	nop
 80003ea:	e7fd      	b.n	80003e8 <NMI_Handler+0x4>

080003ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003f0:	bf00      	nop
 80003f2:	e7fd      	b.n	80003f0 <HardFault_Handler+0x4>

080003f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f8:	bf00      	nop
 80003fa:	e7fd      	b.n	80003f8 <MemManage_Handler+0x4>

080003fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000400:	bf00      	nop
 8000402:	e7fd      	b.n	8000400 <BusFault_Handler+0x4>

08000404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000408:	bf00      	nop
 800040a:	e7fd      	b.n	8000408 <UsageFault_Handler+0x4>

0800040c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr

0800041a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800041a:	b580      	push	{r7, lr}
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800041e:	f000 f897 	bl	8000550 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000422:	f002 fe13 	bl	800304c <xTaskGetSchedulerState>
 8000426:	4603      	mov	r3, r0
 8000428:	2b01      	cmp	r3, #1
 800042a:	d001      	beq.n	8000430 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800042c:	f003 fc0c 	bl	8003c48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000430:	bf00      	nop
 8000432:	bd80      	pop	{r7, pc}

08000434 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000438:	4b06      	ldr	r3, [pc, #24]	@ (8000454 <SystemInit+0x20>)
 800043a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800043e:	4a05      	ldr	r2, [pc, #20]	@ (8000454 <SystemInit+0x20>)
 8000440:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000444:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	e000ed00 	.word	0xe000ed00

08000458 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000458:	480d      	ldr	r0, [pc, #52]	@ (8000490 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800045a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800045c:	f7ff ffea 	bl	8000434 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000460:	480c      	ldr	r0, [pc, #48]	@ (8000494 <LoopForever+0x6>)
  ldr r1, =_edata
 8000462:	490d      	ldr	r1, [pc, #52]	@ (8000498 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000464:	4a0d      	ldr	r2, [pc, #52]	@ (800049c <LoopForever+0xe>)
  movs r3, #0
 8000466:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000468:	e002      	b.n	8000470 <LoopCopyDataInit>

0800046a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800046a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800046c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046e:	3304      	adds	r3, #4

08000470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000474:	d3f9      	bcc.n	800046a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000476:	4a0a      	ldr	r2, [pc, #40]	@ (80004a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000478:	4c0a      	ldr	r4, [pc, #40]	@ (80004a4 <LoopForever+0x16>)
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800047c:	e001      	b.n	8000482 <LoopFillZerobss>

0800047e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000480:	3204      	adds	r2, #4

08000482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000484:	d3fb      	bcc.n	800047e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000486:	f003 fe67 	bl	8004158 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800048a:	f7ff fec9 	bl	8000220 <main>

0800048e <LoopForever>:

LoopForever:
    b LoopForever
 800048e:	e7fe      	b.n	800048e <LoopForever>
  ldr   r0, =_estack
 8000490:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000498:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800049c:	08004230 	.word	0x08004230
  ldr r2, =_sbss
 80004a0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80004a4:	20001984 	.word	0x20001984

080004a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004a8:	e7fe      	b.n	80004a8 <ADC1_2_IRQHandler>

080004aa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004aa:	b580      	push	{r7, lr}
 80004ac:	b082      	sub	sp, #8
 80004ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004b0:	2300      	movs	r3, #0
 80004b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004b4:	2003      	movs	r0, #3
 80004b6:	f000 f91b 	bl	80006f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004ba:	200f      	movs	r0, #15
 80004bc:	f000 f80e 	bl	80004dc <HAL_InitTick>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d002      	beq.n	80004cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004c6:	2301      	movs	r3, #1
 80004c8:	71fb      	strb	r3, [r7, #7]
 80004ca:	e001      	b.n	80004d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004cc:	f7ff ff60 	bl	8000390 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004d0:	79fb      	ldrb	r3, [r7, #7]

}
 80004d2:	4618      	mov	r0, r3
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
	...

080004dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b084      	sub	sp, #16
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004e4:	2300      	movs	r3, #0
 80004e6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80004e8:	4b16      	ldr	r3, [pc, #88]	@ (8000544 <HAL_InitTick+0x68>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d022      	beq.n	8000536 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80004f0:	4b15      	ldr	r3, [pc, #84]	@ (8000548 <HAL_InitTick+0x6c>)
 80004f2:	681a      	ldr	r2, [r3, #0]
 80004f4:	4b13      	ldr	r3, [pc, #76]	@ (8000544 <HAL_InitTick+0x68>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80004fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8000500:	fbb2 f3f3 	udiv	r3, r2, r3
 8000504:	4618      	mov	r0, r3
 8000506:	f000 f918 	bl	800073a <HAL_SYSTICK_Config>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d10f      	bne.n	8000530 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	2b0f      	cmp	r3, #15
 8000514:	d809      	bhi.n	800052a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000516:	2200      	movs	r2, #0
 8000518:	6879      	ldr	r1, [r7, #4]
 800051a:	f04f 30ff 	mov.w	r0, #4294967295
 800051e:	f000 f8f2 	bl	8000706 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000522:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <HAL_InitTick+0x70>)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	6013      	str	r3, [r2, #0]
 8000528:	e007      	b.n	800053a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800052a:	2301      	movs	r3, #1
 800052c:	73fb      	strb	r3, [r7, #15]
 800052e:	e004      	b.n	800053a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000530:	2301      	movs	r3, #1
 8000532:	73fb      	strb	r3, [r7, #15]
 8000534:	e001      	b.n	800053a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800053a:	7bfb      	ldrb	r3, [r7, #15]
}
 800053c:	4618      	mov	r0, r3
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	20000008 	.word	0x20000008
 8000548:	20000000 	.word	0x20000000
 800054c:	20000004 	.word	0x20000004

08000550 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000554:	4b05      	ldr	r3, [pc, #20]	@ (800056c <HAL_IncTick+0x1c>)
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4b05      	ldr	r3, [pc, #20]	@ (8000570 <HAL_IncTick+0x20>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4413      	add	r3, r2
 800055e:	4a03      	ldr	r2, [pc, #12]	@ (800056c <HAL_IncTick+0x1c>)
 8000560:	6013      	str	r3, [r2, #0]
}
 8000562:	bf00      	nop
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr
 800056c:	20000030 	.word	0x20000030
 8000570:	20000008 	.word	0x20000008

08000574 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  return uwTick;
 8000578:	4b03      	ldr	r3, [pc, #12]	@ (8000588 <HAL_GetTick+0x14>)
 800057a:	681b      	ldr	r3, [r3, #0]
}
 800057c:	4618      	mov	r0, r3
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000030 	.word	0x20000030

0800058c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	f003 0307 	and.w	r3, r3, #7
 800059a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800059c:	4b0c      	ldr	r3, [pc, #48]	@ (80005d0 <__NVIC_SetPriorityGrouping+0x44>)
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005a2:	68ba      	ldr	r2, [r7, #8]
 80005a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005a8:	4013      	ands	r3, r2
 80005aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005be:	4a04      	ldr	r2, [pc, #16]	@ (80005d0 <__NVIC_SetPriorityGrouping+0x44>)
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	60d3      	str	r3, [r2, #12]
}
 80005c4:	bf00      	nop
 80005c6:	3714      	adds	r7, #20
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d8:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <__NVIC_GetPriorityGrouping+0x18>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	0a1b      	lsrs	r3, r3, #8
 80005de:	f003 0307 	and.w	r3, r3, #7
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	e000ed00 	.word	0xe000ed00

080005f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	6039      	str	r1, [r7, #0]
 80005fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000600:	2b00      	cmp	r3, #0
 8000602:	db0a      	blt.n	800061a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	b2da      	uxtb	r2, r3
 8000608:	490c      	ldr	r1, [pc, #48]	@ (800063c <__NVIC_SetPriority+0x4c>)
 800060a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060e:	0112      	lsls	r2, r2, #4
 8000610:	b2d2      	uxtb	r2, r2
 8000612:	440b      	add	r3, r1
 8000614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000618:	e00a      	b.n	8000630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	b2da      	uxtb	r2, r3
 800061e:	4908      	ldr	r1, [pc, #32]	@ (8000640 <__NVIC_SetPriority+0x50>)
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	f003 030f 	and.w	r3, r3, #15
 8000626:	3b04      	subs	r3, #4
 8000628:	0112      	lsls	r2, r2, #4
 800062a:	b2d2      	uxtb	r2, r2
 800062c:	440b      	add	r3, r1
 800062e:	761a      	strb	r2, [r3, #24]
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	e000e100 	.word	0xe000e100
 8000640:	e000ed00 	.word	0xe000ed00

08000644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000644:	b480      	push	{r7}
 8000646:	b089      	sub	sp, #36	@ 0x24
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	f003 0307 	and.w	r3, r3, #7
 8000656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000658:	69fb      	ldr	r3, [r7, #28]
 800065a:	f1c3 0307 	rsb	r3, r3, #7
 800065e:	2b04      	cmp	r3, #4
 8000660:	bf28      	it	cs
 8000662:	2304      	movcs	r3, #4
 8000664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000666:	69fb      	ldr	r3, [r7, #28]
 8000668:	3304      	adds	r3, #4
 800066a:	2b06      	cmp	r3, #6
 800066c:	d902      	bls.n	8000674 <NVIC_EncodePriority+0x30>
 800066e:	69fb      	ldr	r3, [r7, #28]
 8000670:	3b03      	subs	r3, #3
 8000672:	e000      	b.n	8000676 <NVIC_EncodePriority+0x32>
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000678:	f04f 32ff 	mov.w	r2, #4294967295
 800067c:	69bb      	ldr	r3, [r7, #24]
 800067e:	fa02 f303 	lsl.w	r3, r2, r3
 8000682:	43da      	mvns	r2, r3
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	401a      	ands	r2, r3
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800068c:	f04f 31ff 	mov.w	r1, #4294967295
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	fa01 f303 	lsl.w	r3, r1, r3
 8000696:	43d9      	mvns	r1, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	4313      	orrs	r3, r2
         );
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3724      	adds	r7, #36	@ 0x24
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
	...

080006ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006bc:	d301      	bcc.n	80006c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006be:	2301      	movs	r3, #1
 80006c0:	e00f      	b.n	80006e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006c2:	4a0a      	ldr	r2, [pc, #40]	@ (80006ec <SysTick_Config+0x40>)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3b01      	subs	r3, #1
 80006c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006ca:	210f      	movs	r1, #15
 80006cc:	f04f 30ff 	mov.w	r0, #4294967295
 80006d0:	f7ff ff8e 	bl	80005f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006d4:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <SysTick_Config+0x40>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006da:	4b04      	ldr	r3, [pc, #16]	@ (80006ec <SysTick_Config+0x40>)
 80006dc:	2207      	movs	r2, #7
 80006de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006e0:	2300      	movs	r3, #0
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	e000e010 	.word	0xe000e010

080006f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f7ff ff47 	bl	800058c <__NVIC_SetPriorityGrouping>
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b086      	sub	sp, #24
 800070a:	af00      	add	r7, sp, #0
 800070c:	4603      	mov	r3, r0
 800070e:	60b9      	str	r1, [r7, #8]
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000714:	f7ff ff5e 	bl	80005d4 <__NVIC_GetPriorityGrouping>
 8000718:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	68b9      	ldr	r1, [r7, #8]
 800071e:	6978      	ldr	r0, [r7, #20]
 8000720:	f7ff ff90 	bl	8000644 <NVIC_EncodePriority>
 8000724:	4602      	mov	r2, r0
 8000726:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800072a:	4611      	mov	r1, r2
 800072c:	4618      	mov	r0, r3
 800072e:	f7ff ff5f 	bl	80005f0 <__NVIC_SetPriority>
}
 8000732:	bf00      	nop
 8000734:	3718      	adds	r7, #24
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	b082      	sub	sp, #8
 800073e:	af00      	add	r7, sp, #0
 8000740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000742:	6878      	ldr	r0, [r7, #4]
 8000744:	f7ff ffb2 	bl	80006ac <SysTick_Config>
 8000748:	4603      	mov	r3, r0
}
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000754:	b480      	push	{r7}
 8000756:	b087      	sub	sp, #28
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000762:	e15a      	b.n	8000a1a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	2101      	movs	r1, #1
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	fa01 f303 	lsl.w	r3, r1, r3
 8000770:	4013      	ands	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	2b00      	cmp	r3, #0
 8000778:	f000 814c 	beq.w	8000a14 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	f003 0303 	and.w	r3, r3, #3
 8000784:	2b01      	cmp	r3, #1
 8000786:	d005      	beq.n	8000794 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000790:	2b02      	cmp	r3, #2
 8000792:	d130      	bne.n	80007f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	2203      	movs	r2, #3
 80007a0:	fa02 f303 	lsl.w	r3, r2, r3
 80007a4:	43db      	mvns	r3, r3
 80007a6:	693a      	ldr	r2, [r7, #16]
 80007a8:	4013      	ands	r3, r2
 80007aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	68da      	ldr	r2, [r3, #12]
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	fa02 f303 	lsl.w	r3, r2, r3
 80007b8:	693a      	ldr	r2, [r7, #16]
 80007ba:	4313      	orrs	r3, r2
 80007bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	685b      	ldr	r3, [r3, #4]
 80007c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007ca:	2201      	movs	r2, #1
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	43db      	mvns	r3, r3
 80007d4:	693a      	ldr	r2, [r7, #16]
 80007d6:	4013      	ands	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	091b      	lsrs	r3, r3, #4
 80007e0:	f003 0201 	and.w	r2, r3, #1
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	f003 0303 	and.w	r3, r3, #3
 80007fe:	2b03      	cmp	r3, #3
 8000800:	d017      	beq.n	8000832 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	68db      	ldr	r3, [r3, #12]
 8000806:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	2203      	movs	r2, #3
 800080e:	fa02 f303 	lsl.w	r3, r2, r3
 8000812:	43db      	mvns	r3, r3
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	4013      	ands	r3, r2
 8000818:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	689a      	ldr	r2, [r3, #8]
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	fa02 f303 	lsl.w	r3, r2, r3
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	4313      	orrs	r3, r2
 800082a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	693a      	ldr	r2, [r7, #16]
 8000830:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	f003 0303 	and.w	r3, r3, #3
 800083a:	2b02      	cmp	r3, #2
 800083c:	d123      	bne.n	8000886 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	08da      	lsrs	r2, r3, #3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	3208      	adds	r2, #8
 8000846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800084a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	f003 0307 	and.w	r3, r3, #7
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	220f      	movs	r2, #15
 8000856:	fa02 f303 	lsl.w	r3, r2, r3
 800085a:	43db      	mvns	r3, r3
 800085c:	693a      	ldr	r2, [r7, #16]
 800085e:	4013      	ands	r3, r2
 8000860:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	691a      	ldr	r2, [r3, #16]
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	f003 0307 	and.w	r3, r3, #7
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	fa02 f303 	lsl.w	r3, r2, r3
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	4313      	orrs	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	08da      	lsrs	r2, r3, #3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3208      	adds	r2, #8
 8000880:	6939      	ldr	r1, [r7, #16]
 8000882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	2203      	movs	r2, #3
 8000892:	fa02 f303 	lsl.w	r3, r2, r3
 8000896:	43db      	mvns	r3, r3
 8000898:	693a      	ldr	r2, [r7, #16]
 800089a:	4013      	ands	r3, r2
 800089c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	f003 0203 	and.w	r2, r3, #3
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	fa02 f303 	lsl.w	r3, r2, r3
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	f000 80a6 	beq.w	8000a14 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c8:	4b5b      	ldr	r3, [pc, #364]	@ (8000a38 <HAL_GPIO_Init+0x2e4>)
 80008ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008cc:	4a5a      	ldr	r2, [pc, #360]	@ (8000a38 <HAL_GPIO_Init+0x2e4>)
 80008ce:	f043 0301 	orr.w	r3, r3, #1
 80008d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80008d4:	4b58      	ldr	r3, [pc, #352]	@ (8000a38 <HAL_GPIO_Init+0x2e4>)
 80008d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d8:	f003 0301 	and.w	r3, r3, #1
 80008dc:	60bb      	str	r3, [r7, #8]
 80008de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80008e0:	4a56      	ldr	r2, [pc, #344]	@ (8000a3c <HAL_GPIO_Init+0x2e8>)
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	089b      	lsrs	r3, r3, #2
 80008e6:	3302      	adds	r3, #2
 80008e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	f003 0303 	and.w	r3, r3, #3
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	220f      	movs	r2, #15
 80008f8:	fa02 f303 	lsl.w	r3, r2, r3
 80008fc:	43db      	mvns	r3, r3
 80008fe:	693a      	ldr	r2, [r7, #16]
 8000900:	4013      	ands	r3, r2
 8000902:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800090a:	d01f      	beq.n	800094c <HAL_GPIO_Init+0x1f8>
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	4a4c      	ldr	r2, [pc, #304]	@ (8000a40 <HAL_GPIO_Init+0x2ec>)
 8000910:	4293      	cmp	r3, r2
 8000912:	d019      	beq.n	8000948 <HAL_GPIO_Init+0x1f4>
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4a4b      	ldr	r2, [pc, #300]	@ (8000a44 <HAL_GPIO_Init+0x2f0>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d013      	beq.n	8000944 <HAL_GPIO_Init+0x1f0>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4a4a      	ldr	r2, [pc, #296]	@ (8000a48 <HAL_GPIO_Init+0x2f4>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d00d      	beq.n	8000940 <HAL_GPIO_Init+0x1ec>
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	4a49      	ldr	r2, [pc, #292]	@ (8000a4c <HAL_GPIO_Init+0x2f8>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d007      	beq.n	800093c <HAL_GPIO_Init+0x1e8>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4a48      	ldr	r2, [pc, #288]	@ (8000a50 <HAL_GPIO_Init+0x2fc>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d101      	bne.n	8000938 <HAL_GPIO_Init+0x1e4>
 8000934:	2305      	movs	r3, #5
 8000936:	e00a      	b.n	800094e <HAL_GPIO_Init+0x1fa>
 8000938:	2306      	movs	r3, #6
 800093a:	e008      	b.n	800094e <HAL_GPIO_Init+0x1fa>
 800093c:	2304      	movs	r3, #4
 800093e:	e006      	b.n	800094e <HAL_GPIO_Init+0x1fa>
 8000940:	2303      	movs	r3, #3
 8000942:	e004      	b.n	800094e <HAL_GPIO_Init+0x1fa>
 8000944:	2302      	movs	r3, #2
 8000946:	e002      	b.n	800094e <HAL_GPIO_Init+0x1fa>
 8000948:	2301      	movs	r3, #1
 800094a:	e000      	b.n	800094e <HAL_GPIO_Init+0x1fa>
 800094c:	2300      	movs	r3, #0
 800094e:	697a      	ldr	r2, [r7, #20]
 8000950:	f002 0203 	and.w	r2, r2, #3
 8000954:	0092      	lsls	r2, r2, #2
 8000956:	4093      	lsls	r3, r2
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	4313      	orrs	r3, r2
 800095c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800095e:	4937      	ldr	r1, [pc, #220]	@ (8000a3c <HAL_GPIO_Init+0x2e8>)
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	089b      	lsrs	r3, r3, #2
 8000964:	3302      	adds	r3, #2
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800096c:	4b39      	ldr	r3, [pc, #228]	@ (8000a54 <HAL_GPIO_Init+0x300>)
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	43db      	mvns	r3, r3
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	4013      	ands	r3, r2
 800097a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000984:	2b00      	cmp	r3, #0
 8000986:	d003      	beq.n	8000990 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000988:	693a      	ldr	r2, [r7, #16]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	4313      	orrs	r3, r2
 800098e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000990:	4a30      	ldr	r2, [pc, #192]	@ (8000a54 <HAL_GPIO_Init+0x300>)
 8000992:	693b      	ldr	r3, [r7, #16]
 8000994:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000996:	4b2f      	ldr	r3, [pc, #188]	@ (8000a54 <HAL_GPIO_Init+0x300>)
 8000998:	68db      	ldr	r3, [r3, #12]
 800099a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	43db      	mvns	r3, r3
 80009a0:	693a      	ldr	r2, [r7, #16]
 80009a2:	4013      	ands	r3, r2
 80009a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	685b      	ldr	r3, [r3, #4]
 80009aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d003      	beq.n	80009ba <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80009ba:	4a26      	ldr	r2, [pc, #152]	@ (8000a54 <HAL_GPIO_Init+0x300>)
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80009c0:	4b24      	ldr	r3, [pc, #144]	@ (8000a54 <HAL_GPIO_Init+0x300>)
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	43db      	mvns	r3, r3
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d003      	beq.n	80009e4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80009dc:	693a      	ldr	r2, [r7, #16]
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009e4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a54 <HAL_GPIO_Init+0x300>)
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80009ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000a54 <HAL_GPIO_Init+0x300>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	43db      	mvns	r3, r3
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	4013      	ands	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d003      	beq.n	8000a0e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a0e:	4a11      	ldr	r2, [pc, #68]	@ (8000a54 <HAL_GPIO_Init+0x300>)
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	3301      	adds	r3, #1
 8000a18:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	681a      	ldr	r2, [r3, #0]
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	fa22 f303 	lsr.w	r3, r2, r3
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	f47f ae9d 	bne.w	8000764 <HAL_GPIO_Init+0x10>
  }
}
 8000a2a:	bf00      	nop
 8000a2c:	bf00      	nop
 8000a2e:	371c      	adds	r7, #28
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	40010000 	.word	0x40010000
 8000a40:	48000400 	.word	0x48000400
 8000a44:	48000800 	.word	0x48000800
 8000a48:	48000c00 	.word	0x48000c00
 8000a4c:	48001000 	.word	0x48001000
 8000a50:	48001400 	.word	0x48001400
 8000a54:	40010400 	.word	0x40010400

08000a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	460b      	mov	r3, r1
 8000a62:	807b      	strh	r3, [r7, #2]
 8000a64:	4613      	mov	r3, r2
 8000a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a68:	787b      	ldrb	r3, [r7, #1]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d003      	beq.n	8000a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a6e:	887a      	ldrh	r2, [r7, #2]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a74:	e002      	b.n	8000a7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a76:	887a      	ldrh	r2, [r7, #2]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d141      	bne.n	8000b1a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a96:	4b4b      	ldr	r3, [pc, #300]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000aa2:	d131      	bne.n	8000b08 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000aa4:	4b47      	ldr	r3, [pc, #284]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000aaa:	4a46      	ldr	r2, [pc, #280]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ab0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ab4:	4b43      	ldr	r3, [pc, #268]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000abc:	4a41      	ldr	r2, [pc, #260]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000abe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ac2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ac4:	4b40      	ldr	r3, [pc, #256]	@ (8000bc8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2232      	movs	r2, #50	@ 0x32
 8000aca:	fb02 f303 	mul.w	r3, r2, r3
 8000ace:	4a3f      	ldr	r2, [pc, #252]	@ (8000bcc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ad4:	0c9b      	lsrs	r3, r3, #18
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ada:	e002      	b.n	8000ae2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ae2:	4b38      	ldr	r3, [pc, #224]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ae4:	695b      	ldr	r3, [r3, #20]
 8000ae6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000aee:	d102      	bne.n	8000af6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d1f2      	bne.n	8000adc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000af6:	4b33      	ldr	r3, [pc, #204]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000af8:	695b      	ldr	r3, [r3, #20]
 8000afa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b02:	d158      	bne.n	8000bb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000b04:	2303      	movs	r3, #3
 8000b06:	e057      	b.n	8000bb8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b08:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b0e:	4a2d      	ldr	r2, [pc, #180]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000b14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000b18:	e04d      	b.n	8000bb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b20:	d141      	bne.n	8000ba6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b22:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000b2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b2e:	d131      	bne.n	8000b94 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b30:	4b24      	ldr	r3, [pc, #144]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b36:	4a23      	ldr	r2, [pc, #140]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b3c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b40:	4b20      	ldr	r3, [pc, #128]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b48:	4a1e      	ldr	r2, [pc, #120]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b4e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000b50:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2232      	movs	r2, #50	@ 0x32
 8000b56:	fb02 f303 	mul.w	r3, r2, r3
 8000b5a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bcc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b60:	0c9b      	lsrs	r3, r3, #18
 8000b62:	3301      	adds	r3, #1
 8000b64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b66:	e002      	b.n	8000b6e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	3b01      	subs	r3, #1
 8000b6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b6e:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b70:	695b      	ldr	r3, [r3, #20]
 8000b72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b7a:	d102      	bne.n	8000b82 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d1f2      	bne.n	8000b68 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b82:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b84:	695b      	ldr	r3, [r3, #20]
 8000b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b8e:	d112      	bne.n	8000bb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000b90:	2303      	movs	r3, #3
 8000b92:	e011      	b.n	8000bb8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000b94:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000b9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ba0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000ba4:	e007      	b.n	8000bb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ba6:	4b07      	ldr	r3, [pc, #28]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000bae:	4a05      	ldr	r2, [pc, #20]	@ (8000bc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000bb0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bb4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000bb6:	2300      	movs	r3, #0
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	40007000 	.word	0x40007000
 8000bc8:	20000000 	.word	0x20000000
 8000bcc:	431bde83 	.word	0x431bde83

08000bd0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	4a04      	ldr	r2, [pc, #16]	@ (8000bec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000bda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bde:	6093      	str	r3, [r2, #8]
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	40007000 	.word	0x40007000

08000bf0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b088      	sub	sp, #32
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d101      	bne.n	8000c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e2fe      	b.n	8001200 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d075      	beq.n	8000cfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c0e:	4b97      	ldr	r3, [pc, #604]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	f003 030c 	and.w	r3, r3, #12
 8000c16:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c18:	4b94      	ldr	r3, [pc, #592]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	f003 0303 	and.w	r3, r3, #3
 8000c20:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	2b0c      	cmp	r3, #12
 8000c26:	d102      	bne.n	8000c2e <HAL_RCC_OscConfig+0x3e>
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	2b03      	cmp	r3, #3
 8000c2c:	d002      	beq.n	8000c34 <HAL_RCC_OscConfig+0x44>
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	2b08      	cmp	r3, #8
 8000c32:	d10b      	bne.n	8000c4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c34:	4b8d      	ldr	r3, [pc, #564]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d05b      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x108>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d157      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e2d9      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c54:	d106      	bne.n	8000c64 <HAL_RCC_OscConfig+0x74>
 8000c56:	4b85      	ldr	r3, [pc, #532]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a84      	ldr	r2, [pc, #528]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	e01d      	b.n	8000ca0 <HAL_RCC_OscConfig+0xb0>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c6c:	d10c      	bne.n	8000c88 <HAL_RCC_OscConfig+0x98>
 8000c6e:	4b7f      	ldr	r3, [pc, #508]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a7e      	ldr	r2, [pc, #504]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c78:	6013      	str	r3, [r2, #0]
 8000c7a:	4b7c      	ldr	r3, [pc, #496]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a7b      	ldr	r2, [pc, #492]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	e00b      	b.n	8000ca0 <HAL_RCC_OscConfig+0xb0>
 8000c88:	4b78      	ldr	r3, [pc, #480]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a77      	ldr	r2, [pc, #476]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c92:	6013      	str	r3, [r2, #0]
 8000c94:	4b75      	ldr	r3, [pc, #468]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a74      	ldr	r2, [pc, #464]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000c9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d013      	beq.n	8000cd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fc64 	bl	8000574 <HAL_GetTick>
 8000cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cae:	e008      	b.n	8000cc2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb0:	f7ff fc60 	bl	8000574 <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	2b64      	cmp	r3, #100	@ 0x64
 8000cbc:	d901      	bls.n	8000cc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e29e      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cc2:	4b6a      	ldr	r3, [pc, #424]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d0f0      	beq.n	8000cb0 <HAL_RCC_OscConfig+0xc0>
 8000cce:	e014      	b.n	8000cfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cd0:	f7ff fc50 	bl	8000574 <HAL_GetTick>
 8000cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cd6:	e008      	b.n	8000cea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cd8:	f7ff fc4c 	bl	8000574 <HAL_GetTick>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	2b64      	cmp	r3, #100	@ 0x64
 8000ce4:	d901      	bls.n	8000cea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	e28a      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cea:	4b60      	ldr	r3, [pc, #384]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d1f0      	bne.n	8000cd8 <HAL_RCC_OscConfig+0xe8>
 8000cf6:	e000      	b.n	8000cfa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d075      	beq.n	8000df2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d06:	4b59      	ldr	r3, [pc, #356]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d10:	4b56      	ldr	r3, [pc, #344]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	2b0c      	cmp	r3, #12
 8000d1e:	d102      	bne.n	8000d26 <HAL_RCC_OscConfig+0x136>
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d002      	beq.n	8000d2c <HAL_RCC_OscConfig+0x13c>
 8000d26:	69bb      	ldr	r3, [r7, #24]
 8000d28:	2b04      	cmp	r3, #4
 8000d2a:	d11f      	bne.n	8000d6c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d2c:	4b4f      	ldr	r3, [pc, #316]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d005      	beq.n	8000d44 <HAL_RCC_OscConfig+0x154>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d101      	bne.n	8000d44 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000d40:	2301      	movs	r3, #1
 8000d42:	e25d      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d44:	4b49      	ldr	r3, [pc, #292]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	691b      	ldr	r3, [r3, #16]
 8000d50:	061b      	lsls	r3, r3, #24
 8000d52:	4946      	ldr	r1, [pc, #280]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000d54:	4313      	orrs	r3, r2
 8000d56:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000d58:	4b45      	ldr	r3, [pc, #276]	@ (8000e70 <HAL_RCC_OscConfig+0x280>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff fbbd 	bl	80004dc <HAL_InitTick>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d043      	beq.n	8000df0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e249      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d023      	beq.n	8000dbc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d74:	4b3d      	ldr	r3, [pc, #244]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a3c      	ldr	r2, [pc, #240]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000d7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d80:	f7ff fbf8 	bl	8000574 <HAL_GetTick>
 8000d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d88:	f7ff fbf4 	bl	8000574 <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e232      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d9a:	4b34      	ldr	r3, [pc, #208]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0f0      	beq.n	8000d88 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000da6:	4b31      	ldr	r3, [pc, #196]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	691b      	ldr	r3, [r3, #16]
 8000db2:	061b      	lsls	r3, r3, #24
 8000db4:	492d      	ldr	r1, [pc, #180]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000db6:	4313      	orrs	r3, r2
 8000db8:	604b      	str	r3, [r1, #4]
 8000dba:	e01a      	b.n	8000df2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a2a      	ldr	r2, [pc, #168]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000dc2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000dc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dc8:	f7ff fbd4 	bl	8000574 <HAL_GetTick>
 8000dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000dce:	e008      	b.n	8000de2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dd0:	f7ff fbd0 	bl	8000574 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d901      	bls.n	8000de2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e20e      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000de2:	4b22      	ldr	r3, [pc, #136]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d1f0      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x1e0>
 8000dee:	e000      	b.n	8000df2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000df0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f003 0308 	and.w	r3, r3, #8
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d041      	beq.n	8000e82 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	695b      	ldr	r3, [r3, #20]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d01c      	beq.n	8000e40 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e06:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e0c:	4a17      	ldr	r2, [pc, #92]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000e0e:	f043 0301 	orr.w	r3, r3, #1
 8000e12:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e16:	f7ff fbad 	bl	8000574 <HAL_GetTick>
 8000e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e1c:	e008      	b.n	8000e30 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e1e:	f7ff fba9 	bl	8000574 <HAL_GetTick>
 8000e22:	4602      	mov	r2, r0
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d901      	bls.n	8000e30 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	e1e7      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e30:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d0ef      	beq.n	8000e1e <HAL_RCC_OscConfig+0x22e>
 8000e3e:	e020      	b.n	8000e82 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e40:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e46:	4a09      	ldr	r2, [pc, #36]	@ (8000e6c <HAL_RCC_OscConfig+0x27c>)
 8000e48:	f023 0301 	bic.w	r3, r3, #1
 8000e4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e50:	f7ff fb90 	bl	8000574 <HAL_GetTick>
 8000e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e56:	e00d      	b.n	8000e74 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e58:	f7ff fb8c 	bl	8000574 <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d906      	bls.n	8000e74 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8000e66:	2303      	movs	r3, #3
 8000e68:	e1ca      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
 8000e6a:	bf00      	nop
 8000e6c:	40021000 	.word	0x40021000
 8000e70:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e74:	4b8c      	ldr	r3, [pc, #560]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000e76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d1ea      	bne.n	8000e58 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f003 0304 	and.w	r3, r3, #4
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	f000 80a6 	beq.w	8000fdc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e90:	2300      	movs	r3, #0
 8000e92:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000e94:	4b84      	ldr	r3, [pc, #528]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d101      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x2b4>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e000      	b.n	8000ea6 <HAL_RCC_OscConfig+0x2b6>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d00d      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eaa:	4b7f      	ldr	r3, [pc, #508]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eae:	4a7e      	ldr	r2, [pc, #504]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000eb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eb6:	4b7c      	ldr	r3, [pc, #496]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ec6:	4b79      	ldr	r3, [pc, #484]	@ (80010ac <HAL_RCC_OscConfig+0x4bc>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d118      	bne.n	8000f04 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ed2:	4b76      	ldr	r3, [pc, #472]	@ (80010ac <HAL_RCC_OscConfig+0x4bc>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a75      	ldr	r2, [pc, #468]	@ (80010ac <HAL_RCC_OscConfig+0x4bc>)
 8000ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ede:	f7ff fb49 	bl	8000574 <HAL_GetTick>
 8000ee2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ee4:	e008      	b.n	8000ef8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ee6:	f7ff fb45 	bl	8000574 <HAL_GetTick>
 8000eea:	4602      	mov	r2, r0
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d901      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	e183      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ef8:	4b6c      	ldr	r3, [pc, #432]	@ (80010ac <HAL_RCC_OscConfig+0x4bc>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0f0      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d108      	bne.n	8000f1e <HAL_RCC_OscConfig+0x32e>
 8000f0c:	4b66      	ldr	r3, [pc, #408]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f12:	4a65      	ldr	r2, [pc, #404]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f1c:	e024      	b.n	8000f68 <HAL_RCC_OscConfig+0x378>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	2b05      	cmp	r3, #5
 8000f24:	d110      	bne.n	8000f48 <HAL_RCC_OscConfig+0x358>
 8000f26:	4b60      	ldr	r3, [pc, #384]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f2c:	4a5e      	ldr	r2, [pc, #376]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f2e:	f043 0304 	orr.w	r3, r3, #4
 8000f32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f36:	4b5c      	ldr	r3, [pc, #368]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f3c:	4a5a      	ldr	r2, [pc, #360]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f3e:	f043 0301 	orr.w	r3, r3, #1
 8000f42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f46:	e00f      	b.n	8000f68 <HAL_RCC_OscConfig+0x378>
 8000f48:	4b57      	ldr	r3, [pc, #348]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f4e:	4a56      	ldr	r2, [pc, #344]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f50:	f023 0301 	bic.w	r3, r3, #1
 8000f54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f58:	4b53      	ldr	r3, [pc, #332]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f5e:	4a52      	ldr	r2, [pc, #328]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f60:	f023 0304 	bic.w	r3, r3, #4
 8000f64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d016      	beq.n	8000f9e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f70:	f7ff fb00 	bl	8000574 <HAL_GetTick>
 8000f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f76:	e00a      	b.n	8000f8e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f78:	f7ff fafc 	bl	8000574 <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d901      	bls.n	8000f8e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	e138      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f8e:	4b46      	ldr	r3, [pc, #280]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d0ed      	beq.n	8000f78 <HAL_RCC_OscConfig+0x388>
 8000f9c:	e015      	b.n	8000fca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f9e:	f7ff fae9 	bl	8000574 <HAL_GetTick>
 8000fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fa4:	e00a      	b.n	8000fbc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fa6:	f7ff fae5 	bl	8000574 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d901      	bls.n	8000fbc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e121      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fbc:	4b3a      	ldr	r3, [pc, #232]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1ed      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000fca:	7ffb      	ldrb	r3, [r7, #31]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d105      	bne.n	8000fdc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fd0:	4b35      	ldr	r3, [pc, #212]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd4:	4a34      	ldr	r2, [pc, #208]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000fd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000fda:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0320 	and.w	r3, r3, #32
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d03c      	beq.n	8001062 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d01c      	beq.n	800102a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000ff0:	4b2d      	ldr	r3, [pc, #180]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000ff2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000ff6:	4a2c      	ldr	r2, [pc, #176]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001000:	f7ff fab8 	bl	8000574 <HAL_GetTick>
 8001004:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001008:	f7ff fab4 	bl	8000574 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e0f2      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800101a:	4b23      	ldr	r3, [pc, #140]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 800101c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	2b00      	cmp	r3, #0
 8001026:	d0ef      	beq.n	8001008 <HAL_RCC_OscConfig+0x418>
 8001028:	e01b      	b.n	8001062 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800102a:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 800102c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001030:	4a1d      	ldr	r2, [pc, #116]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8001032:	f023 0301 	bic.w	r3, r3, #1
 8001036:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800103a:	f7ff fa9b 	bl	8000574 <HAL_GetTick>
 800103e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001040:	e008      	b.n	8001054 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001042:	f7ff fa97 	bl	8000574 <HAL_GetTick>
 8001046:	4602      	mov	r2, r0
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d901      	bls.n	8001054 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001050:	2303      	movs	r3, #3
 8001052:	e0d5      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001054:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8001056:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1ef      	bne.n	8001042 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	2b00      	cmp	r3, #0
 8001068:	f000 80c9 	beq.w	80011fe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800106c:	4b0e      	ldr	r3, [pc, #56]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	f003 030c 	and.w	r3, r3, #12
 8001074:	2b0c      	cmp	r3, #12
 8001076:	f000 8083 	beq.w	8001180 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	69db      	ldr	r3, [r3, #28]
 800107e:	2b02      	cmp	r3, #2
 8001080:	d15e      	bne.n	8001140 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001082:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a08      	ldr	r2, [pc, #32]	@ (80010a8 <HAL_RCC_OscConfig+0x4b8>)
 8001088:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800108c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800108e:	f7ff fa71 	bl	8000574 <HAL_GetTick>
 8001092:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001094:	e00c      	b.n	80010b0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001096:	f7ff fa6d 	bl	8000574 <HAL_GetTick>
 800109a:	4602      	mov	r2, r0
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d905      	bls.n	80010b0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e0ab      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
 80010a8:	40021000 	.word	0x40021000
 80010ac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010b0:	4b55      	ldr	r3, [pc, #340]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d1ec      	bne.n	8001096 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010bc:	4b52      	ldr	r3, [pc, #328]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 80010be:	68da      	ldr	r2, [r3, #12]
 80010c0:	4b52      	ldr	r3, [pc, #328]	@ (800120c <HAL_RCC_OscConfig+0x61c>)
 80010c2:	4013      	ands	r3, r2
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	6a11      	ldr	r1, [r2, #32]
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80010cc:	3a01      	subs	r2, #1
 80010ce:	0112      	lsls	r2, r2, #4
 80010d0:	4311      	orrs	r1, r2
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80010d6:	0212      	lsls	r2, r2, #8
 80010d8:	4311      	orrs	r1, r2
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80010de:	0852      	lsrs	r2, r2, #1
 80010e0:	3a01      	subs	r2, #1
 80010e2:	0552      	lsls	r2, r2, #21
 80010e4:	4311      	orrs	r1, r2
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80010ea:	0852      	lsrs	r2, r2, #1
 80010ec:	3a01      	subs	r2, #1
 80010ee:	0652      	lsls	r2, r2, #25
 80010f0:	4311      	orrs	r1, r2
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80010f6:	06d2      	lsls	r2, r2, #27
 80010f8:	430a      	orrs	r2, r1
 80010fa:	4943      	ldr	r1, [pc, #268]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 80010fc:	4313      	orrs	r3, r2
 80010fe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001100:	4b41      	ldr	r3, [pc, #260]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a40      	ldr	r2, [pc, #256]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001106:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800110a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800110c:	4b3e      	ldr	r3, [pc, #248]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	4a3d      	ldr	r2, [pc, #244]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001112:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001116:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001118:	f7ff fa2c 	bl	8000574 <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001120:	f7ff fa28 	bl	8000574 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e066      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001132:	4b35      	ldr	r3, [pc, #212]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f0      	beq.n	8001120 <HAL_RCC_OscConfig+0x530>
 800113e:	e05e      	b.n	80011fe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001140:	4b31      	ldr	r3, [pc, #196]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a30      	ldr	r2, [pc, #192]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001146:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800114a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114c:	f7ff fa12 	bl	8000574 <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001154:	f7ff fa0e 	bl	8000574 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e04c      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001166:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d1f0      	bne.n	8001154 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001172:	4b25      	ldr	r3, [pc, #148]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001174:	68da      	ldr	r2, [r3, #12]
 8001176:	4924      	ldr	r1, [pc, #144]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 8001178:	4b25      	ldr	r3, [pc, #148]	@ (8001210 <HAL_RCC_OscConfig+0x620>)
 800117a:	4013      	ands	r3, r2
 800117c:	60cb      	str	r3, [r1, #12]
 800117e:	e03e      	b.n	80011fe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	69db      	ldr	r3, [r3, #28]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d101      	bne.n	800118c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e039      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800118c:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <HAL_RCC_OscConfig+0x618>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	f003 0203 	and.w	r2, r3, #3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	429a      	cmp	r2, r3
 800119e:	d12c      	bne.n	80011fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011aa:	3b01      	subs	r3, #1
 80011ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d123      	bne.n	80011fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011be:	429a      	cmp	r2, r3
 80011c0:	d11b      	bne.n	80011fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d113      	bne.n	80011fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011dc:	085b      	lsrs	r3, r3, #1
 80011de:	3b01      	subs	r3, #1
 80011e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d109      	bne.n	80011fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011f0:	085b      	lsrs	r3, r3, #1
 80011f2:	3b01      	subs	r3, #1
 80011f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d001      	beq.n	80011fe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e000      	b.n	8001200 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80011fe:	2300      	movs	r3, #0
}
 8001200:	4618      	mov	r0, r3
 8001202:	3720      	adds	r7, #32
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40021000 	.word	0x40021000
 800120c:	019f800c 	.word	0x019f800c
 8001210:	feeefffc 	.word	0xfeeefffc

08001214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d101      	bne.n	800122c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e11e      	b.n	800146a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800122c:	4b91      	ldr	r3, [pc, #580]	@ (8001474 <HAL_RCC_ClockConfig+0x260>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 030f 	and.w	r3, r3, #15
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d910      	bls.n	800125c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800123a:	4b8e      	ldr	r3, [pc, #568]	@ (8001474 <HAL_RCC_ClockConfig+0x260>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f023 020f 	bic.w	r2, r3, #15
 8001242:	498c      	ldr	r1, [pc, #560]	@ (8001474 <HAL_RCC_ClockConfig+0x260>)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800124a:	4b8a      	ldr	r3, [pc, #552]	@ (8001474 <HAL_RCC_ClockConfig+0x260>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 030f 	and.w	r3, r3, #15
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	429a      	cmp	r2, r3
 8001256:	d001      	beq.n	800125c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e106      	b.n	800146a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	2b00      	cmp	r3, #0
 8001266:	d073      	beq.n	8001350 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b03      	cmp	r3, #3
 800126e:	d129      	bne.n	80012c4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001270:	4b81      	ldr	r3, [pc, #516]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001278:	2b00      	cmp	r3, #0
 800127a:	d101      	bne.n	8001280 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e0f4      	b.n	800146a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001280:	f000 f966 	bl	8001550 <RCC_GetSysClockFreqFromPLLSource>
 8001284:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	4a7c      	ldr	r2, [pc, #496]	@ (800147c <HAL_RCC_ClockConfig+0x268>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d93f      	bls.n	800130e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800128e:	4b7a      	ldr	r3, [pc, #488]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d009      	beq.n	80012ae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d033      	beq.n	800130e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d12f      	bne.n	800130e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80012ae:	4b72      	ldr	r3, [pc, #456]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80012b6:	4a70      	ldr	r2, [pc, #448]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 80012b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80012be:	2380      	movs	r3, #128	@ 0x80
 80012c0:	617b      	str	r3, [r7, #20]
 80012c2:	e024      	b.n	800130e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d107      	bne.n	80012dc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d109      	bne.n	80012ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e0c6      	b.n	800146a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012dc:	4b66      	ldr	r3, [pc, #408]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e0be      	b.n	800146a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80012ec:	f000 f8ce 	bl	800148c <HAL_RCC_GetSysClockFreq>
 80012f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4a61      	ldr	r2, [pc, #388]	@ (800147c <HAL_RCC_ClockConfig+0x268>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d909      	bls.n	800130e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80012fa:	4b5f      	ldr	r3, [pc, #380]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001302:	4a5d      	ldr	r2, [pc, #372]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 8001304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001308:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800130e:	4b5a      	ldr	r3, [pc, #360]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f023 0203 	bic.w	r2, r3, #3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4957      	ldr	r1, [pc, #348]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800131c:	4313      	orrs	r3, r2
 800131e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001320:	f7ff f928 	bl	8000574 <HAL_GetTick>
 8001324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001326:	e00a      	b.n	800133e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001328:	f7ff f924 	bl	8000574 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001336:	4293      	cmp	r3, r2
 8001338:	d901      	bls.n	800133e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e095      	b.n	800146a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800133e:	4b4e      	ldr	r3, [pc, #312]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 020c 	and.w	r2, r3, #12
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	429a      	cmp	r2, r3
 800134e:	d1eb      	bne.n	8001328 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0302 	and.w	r3, r3, #2
 8001358:	2b00      	cmp	r3, #0
 800135a:	d023      	beq.n	80013a4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0304 	and.w	r3, r3, #4
 8001364:	2b00      	cmp	r3, #0
 8001366:	d005      	beq.n	8001374 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001368:	4b43      	ldr	r3, [pc, #268]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	4a42      	ldr	r2, [pc, #264]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800136e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001372:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0308 	and.w	r3, r3, #8
 800137c:	2b00      	cmp	r3, #0
 800137e:	d007      	beq.n	8001390 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001380:	4b3d      	ldr	r3, [pc, #244]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001388:	4a3b      	ldr	r2, [pc, #236]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800138a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800138e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001390:	4b39      	ldr	r3, [pc, #228]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	4936      	ldr	r1, [pc, #216]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800139e:	4313      	orrs	r3, r2
 80013a0:	608b      	str	r3, [r1, #8]
 80013a2:	e008      	b.n	80013b6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	2b80      	cmp	r3, #128	@ 0x80
 80013a8:	d105      	bne.n	80013b6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80013aa:	4b33      	ldr	r3, [pc, #204]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	4a32      	ldr	r2, [pc, #200]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 80013b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80013b4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001474 <HAL_RCC_ClockConfig+0x260>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 030f 	and.w	r3, r3, #15
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d21d      	bcs.n	8001400 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001474 <HAL_RCC_ClockConfig+0x260>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f023 020f 	bic.w	r2, r3, #15
 80013cc:	4929      	ldr	r1, [pc, #164]	@ (8001474 <HAL_RCC_ClockConfig+0x260>)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80013d4:	f7ff f8ce 	bl	8000574 <HAL_GetTick>
 80013d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013da:	e00a      	b.n	80013f2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013dc:	f7ff f8ca 	bl	8000574 <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e03b      	b.n	800146a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f2:	4b20      	ldr	r3, [pc, #128]	@ (8001474 <HAL_RCC_ClockConfig+0x260>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 030f 	and.w	r3, r3, #15
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d1ed      	bne.n	80013dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	2b00      	cmp	r3, #0
 800140a:	d008      	beq.n	800141e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800140c:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	4917      	ldr	r1, [pc, #92]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800141a:	4313      	orrs	r3, r2
 800141c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0308 	and.w	r3, r3, #8
 8001426:	2b00      	cmp	r3, #0
 8001428:	d009      	beq.n	800143e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800142a:	4b13      	ldr	r3, [pc, #76]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	691b      	ldr	r3, [r3, #16]
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	490f      	ldr	r1, [pc, #60]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 800143a:	4313      	orrs	r3, r2
 800143c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800143e:	f000 f825 	bl	800148c <HAL_RCC_GetSysClockFreq>
 8001442:	4602      	mov	r2, r0
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <HAL_RCC_ClockConfig+0x264>)
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	091b      	lsrs	r3, r3, #4
 800144a:	f003 030f 	and.w	r3, r3, #15
 800144e:	490c      	ldr	r1, [pc, #48]	@ (8001480 <HAL_RCC_ClockConfig+0x26c>)
 8001450:	5ccb      	ldrb	r3, [r1, r3]
 8001452:	f003 031f 	and.w	r3, r3, #31
 8001456:	fa22 f303 	lsr.w	r3, r2, r3
 800145a:	4a0a      	ldr	r2, [pc, #40]	@ (8001484 <HAL_RCC_ClockConfig+0x270>)
 800145c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800145e:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <HAL_RCC_ClockConfig+0x274>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f83a 	bl	80004dc <HAL_InitTick>
 8001468:	4603      	mov	r3, r0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3718      	adds	r7, #24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40022000 	.word	0x40022000
 8001478:	40021000 	.word	0x40021000
 800147c:	04c4b400 	.word	0x04c4b400
 8001480:	08004218 	.word	0x08004218
 8001484:	20000000 	.word	0x20000000
 8001488:	20000004 	.word	0x20000004

0800148c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800148c:	b480      	push	{r7}
 800148e:	b087      	sub	sp, #28
 8001490:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001492:	4b2c      	ldr	r3, [pc, #176]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f003 030c 	and.w	r3, r3, #12
 800149a:	2b04      	cmp	r3, #4
 800149c:	d102      	bne.n	80014a4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800149e:	4b2a      	ldr	r3, [pc, #168]	@ (8001548 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	e047      	b.n	8001534 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80014a4:	4b27      	ldr	r3, [pc, #156]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f003 030c 	and.w	r3, r3, #12
 80014ac:	2b08      	cmp	r3, #8
 80014ae:	d102      	bne.n	80014b6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80014b0:	4b26      	ldr	r3, [pc, #152]	@ (800154c <HAL_RCC_GetSysClockFreq+0xc0>)
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	e03e      	b.n	8001534 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80014b6:	4b23      	ldr	r3, [pc, #140]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f003 030c 	and.w	r3, r3, #12
 80014be:	2b0c      	cmp	r3, #12
 80014c0:	d136      	bne.n	8001530 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80014c2:	4b20      	ldr	r3, [pc, #128]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	f003 0303 	and.w	r3, r3, #3
 80014ca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	091b      	lsrs	r3, r3, #4
 80014d2:	f003 030f 	and.w	r3, r3, #15
 80014d6:	3301      	adds	r3, #1
 80014d8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	2b03      	cmp	r3, #3
 80014de:	d10c      	bne.n	80014fa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014e0:	4a1a      	ldr	r2, [pc, #104]	@ (800154c <HAL_RCC_GetSysClockFreq+0xc0>)
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e8:	4a16      	ldr	r2, [pc, #88]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014ea:	68d2      	ldr	r2, [r2, #12]
 80014ec:	0a12      	lsrs	r2, r2, #8
 80014ee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80014f2:	fb02 f303 	mul.w	r3, r2, r3
 80014f6:	617b      	str	r3, [r7, #20]
      break;
 80014f8:	e00c      	b.n	8001514 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014fa:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001502:	4a10      	ldr	r2, [pc, #64]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001504:	68d2      	ldr	r2, [r2, #12]
 8001506:	0a12      	lsrs	r2, r2, #8
 8001508:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800150c:	fb02 f303 	mul.w	r3, r2, r3
 8001510:	617b      	str	r3, [r7, #20]
      break;
 8001512:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001514:	4b0b      	ldr	r3, [pc, #44]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	0e5b      	lsrs	r3, r3, #25
 800151a:	f003 0303 	and.w	r3, r3, #3
 800151e:	3301      	adds	r3, #1
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	fbb2 f3f3 	udiv	r3, r2, r3
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	e001      	b.n	8001534 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001534:	693b      	ldr	r3, [r7, #16]
}
 8001536:	4618      	mov	r0, r3
 8001538:	371c      	adds	r7, #28
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40021000 	.word	0x40021000
 8001548:	00f42400 	.word	0x00f42400
 800154c:	007a1200 	.word	0x007a1200

08001550 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001550:	b480      	push	{r7}
 8001552:	b087      	sub	sp, #28
 8001554:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001556:	4b1e      	ldr	r3, [pc, #120]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	f003 0303 	and.w	r3, r3, #3
 800155e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001560:	4b1b      	ldr	r3, [pc, #108]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	091b      	lsrs	r3, r3, #4
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	3301      	adds	r3, #1
 800156c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	2b03      	cmp	r3, #3
 8001572:	d10c      	bne.n	800158e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001574:	4a17      	ldr	r2, [pc, #92]	@ (80015d4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	fbb2 f3f3 	udiv	r3, r2, r3
 800157c:	4a14      	ldr	r2, [pc, #80]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800157e:	68d2      	ldr	r2, [r2, #12]
 8001580:	0a12      	lsrs	r2, r2, #8
 8001582:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001586:	fb02 f303 	mul.w	r3, r2, r3
 800158a:	617b      	str	r3, [r7, #20]
    break;
 800158c:	e00c      	b.n	80015a8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800158e:	4a12      	ldr	r2, [pc, #72]	@ (80015d8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	fbb2 f3f3 	udiv	r3, r2, r3
 8001596:	4a0e      	ldr	r2, [pc, #56]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001598:	68d2      	ldr	r2, [r2, #12]
 800159a:	0a12      	lsrs	r2, r2, #8
 800159c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80015a0:	fb02 f303 	mul.w	r3, r2, r3
 80015a4:	617b      	str	r3, [r7, #20]
    break;
 80015a6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80015a8:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	0e5b      	lsrs	r3, r3, #25
 80015ae:	f003 0303 	and.w	r3, r3, #3
 80015b2:	3301      	adds	r3, #1
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80015c2:	687b      	ldr	r3, [r7, #4]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	371c      	adds	r7, #28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	40021000 	.word	0x40021000
 80015d4:	007a1200 	.word	0x007a1200
 80015d8:	00f42400 	.word	0x00f42400

080015dc <__NVIC_SetPriority>:
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	6039      	str	r1, [r7, #0]
 80015e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	db0a      	blt.n	8001606 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	b2da      	uxtb	r2, r3
 80015f4:	490c      	ldr	r1, [pc, #48]	@ (8001628 <__NVIC_SetPriority+0x4c>)
 80015f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fa:	0112      	lsls	r2, r2, #4
 80015fc:	b2d2      	uxtb	r2, r2
 80015fe:	440b      	add	r3, r1
 8001600:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001604:	e00a      	b.n	800161c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	b2da      	uxtb	r2, r3
 800160a:	4908      	ldr	r1, [pc, #32]	@ (800162c <__NVIC_SetPriority+0x50>)
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	3b04      	subs	r3, #4
 8001614:	0112      	lsls	r2, r2, #4
 8001616:	b2d2      	uxtb	r2, r2
 8001618:	440b      	add	r3, r1
 800161a:	761a      	strb	r2, [r3, #24]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	e000e100 	.word	0xe000e100
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001634:	2100      	movs	r1, #0
 8001636:	f06f 0004 	mvn.w	r0, #4
 800163a:	f7ff ffcf 	bl	80015dc <__NVIC_SetPriority>
#endif
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800164a:	f3ef 8305 	mrs	r3, IPSR
 800164e:	603b      	str	r3, [r7, #0]
  return(result);
 8001650:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001656:	f06f 0305 	mvn.w	r3, #5
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	e00c      	b.n	8001678 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800165e:	4b0a      	ldr	r3, [pc, #40]	@ (8001688 <osKernelInitialize+0x44>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d105      	bne.n	8001672 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001666:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <osKernelInitialize+0x44>)
 8001668:	2201      	movs	r2, #1
 800166a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800166c:	2300      	movs	r3, #0
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	e002      	b.n	8001678 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
 8001676:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001678:	687b      	ldr	r3, [r7, #4]
}
 800167a:	4618      	mov	r0, r3
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20000034 	.word	0x20000034

0800168c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001692:	f3ef 8305 	mrs	r3, IPSR
 8001696:	603b      	str	r3, [r7, #0]
  return(result);
 8001698:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800169e:	f06f 0305 	mvn.w	r3, #5
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	e010      	b.n	80016c8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <osKernelStart+0x48>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d109      	bne.n	80016c2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80016ae:	f7ff ffbf 	bl	8001630 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80016b2:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <osKernelStart+0x48>)
 80016b4:	2202      	movs	r2, #2
 80016b6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80016b8:	f001 f87a 	bl	80027b0 <vTaskStartScheduler>
      stat = osOK;
 80016bc:	2300      	movs	r3, #0
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	e002      	b.n	80016c8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80016c8:	687b      	ldr	r3, [r7, #4]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000034 	.word	0x20000034

080016d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08e      	sub	sp, #56	@ 0x38
 80016dc:	af04      	add	r7, sp, #16
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016e8:	f3ef 8305 	mrs	r3, IPSR
 80016ec:	617b      	str	r3, [r7, #20]
  return(result);
 80016ee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d17e      	bne.n	80017f2 <osThreadNew+0x11a>
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d07b      	beq.n	80017f2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80016fa:	2380      	movs	r3, #128	@ 0x80
 80016fc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80016fe:	2318      	movs	r3, #24
 8001700:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d045      	beq.n	800179e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d002      	beq.n	8001720 <osThreadNew+0x48>
        name = attr->name;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d002      	beq.n	800172e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d008      	beq.n	8001746 <osThreadNew+0x6e>
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	2b38      	cmp	r3, #56	@ 0x38
 8001738:	d805      	bhi.n	8001746 <osThreadNew+0x6e>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <osThreadNew+0x72>
        return (NULL);
 8001746:	2300      	movs	r3, #0
 8001748:	e054      	b.n	80017f4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	695b      	ldr	r3, [r3, #20]
 8001756:	089b      	lsrs	r3, r3, #2
 8001758:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d00e      	beq.n	8001780 <osThreadNew+0xa8>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	2b5b      	cmp	r3, #91	@ 0x5b
 8001768:	d90a      	bls.n	8001780 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800176e:	2b00      	cmp	r3, #0
 8001770:	d006      	beq.n	8001780 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	695b      	ldr	r3, [r3, #20]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d002      	beq.n	8001780 <osThreadNew+0xa8>
        mem = 1;
 800177a:	2301      	movs	r3, #1
 800177c:	61bb      	str	r3, [r7, #24]
 800177e:	e010      	b.n	80017a2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10c      	bne.n	80017a2 <osThreadNew+0xca>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d108      	bne.n	80017a2 <osThreadNew+0xca>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	691b      	ldr	r3, [r3, #16]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d104      	bne.n	80017a2 <osThreadNew+0xca>
          mem = 0;
 8001798:	2300      	movs	r3, #0
 800179a:	61bb      	str	r3, [r7, #24]
 800179c:	e001      	b.n	80017a2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d110      	bne.n	80017ca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80017b0:	9202      	str	r2, [sp, #8]
 80017b2:	9301      	str	r3, [sp, #4]
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	6a3a      	ldr	r2, [r7, #32]
 80017bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f000 fe1a 	bl	80023f8 <xTaskCreateStatic>
 80017c4:	4603      	mov	r3, r0
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	e013      	b.n	80017f2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d110      	bne.n	80017f2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80017d0:	6a3b      	ldr	r3, [r7, #32]
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	f107 0310 	add.w	r3, r7, #16
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f000 fe68 	bl	80024b8 <xTaskCreate>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d001      	beq.n	80017f2 <osThreadNew+0x11a>
            hTask = NULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80017f2:	693b      	ldr	r3, [r7, #16]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3728      	adds	r7, #40	@ 0x28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001804:	f3ef 8305 	mrs	r3, IPSR
 8001808:	60bb      	str	r3, [r7, #8]
  return(result);
 800180a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800180c:	2b00      	cmp	r3, #0
 800180e:	d003      	beq.n	8001818 <osDelay+0x1c>
    stat = osErrorISR;
 8001810:	f06f 0305 	mvn.w	r3, #5
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	e007      	b.n	8001828 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001818:	2300      	movs	r3, #0
 800181a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d002      	beq.n	8001828 <osDelay+0x2c>
      vTaskDelay(ticks);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 ff8e 	bl	8002744 <vTaskDelay>
    }
  }

  return (stat);
 8001828:	68fb      	ldr	r3, [r7, #12]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4a07      	ldr	r2, [pc, #28]	@ (8001860 <vApplicationGetIdleTaskMemory+0x2c>)
 8001844:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	4a06      	ldr	r2, [pc, #24]	@ (8001864 <vApplicationGetIdleTaskMemory+0x30>)
 800184a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2280      	movs	r2, #128	@ 0x80
 8001850:	601a      	str	r2, [r3, #0]
}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000038 	.word	0x20000038
 8001864:	20000094 	.word	0x20000094

08001868 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4a07      	ldr	r2, [pc, #28]	@ (8001894 <vApplicationGetTimerTaskMemory+0x2c>)
 8001878:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	4a06      	ldr	r2, [pc, #24]	@ (8001898 <vApplicationGetTimerTaskMemory+0x30>)
 800187e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001886:	601a      	str	r2, [r3, #0]
}
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	20000294 	.word	0x20000294
 8001898:	200002f0 	.word	0x200002f0

0800189c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f103 0208 	add.w	r2, r3, #8
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f103 0208 	add.w	r2, r3, #8
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f103 0208 	add.w	r2, r3, #8
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80018f6:	b480      	push	{r7}
 80018f8:	b085      	sub	sp, #20
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
 80018fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	68fa      	ldr	r2, [r7, #12]
 800190a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	1c5a      	adds	r2, r3, #1
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	601a      	str	r2, [r3, #0]
}
 8001932:	bf00      	nop
 8001934:	3714      	adds	r7, #20
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800193e:	b480      	push	{r7}
 8001940:	b085      	sub	sp, #20
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
 8001946:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001954:	d103      	bne.n	800195e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	e00c      	b.n	8001978 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3308      	adds	r3, #8
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	e002      	b.n	800196c <vListInsert+0x2e>
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	429a      	cmp	r2, r3
 8001976:	d2f6      	bcs.n	8001966 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	685a      	ldr	r2, [r3, #4]
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	1c5a      	adds	r2, r3, #1
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	601a      	str	r2, [r3, #0]
}
 80019a4:	bf00      	nop
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	6892      	ldr	r2, [r2, #8]
 80019c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	6852      	ldr	r2, [r2, #4]
 80019d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d103      	bne.n	80019e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	1e5a      	subs	r2, r3, #1
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10b      	bne.n	8001a30 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a1c:	f383 8811 	msr	BASEPRI, r3
 8001a20:	f3bf 8f6f 	isb	sy
 8001a24:	f3bf 8f4f 	dsb	sy
 8001a28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001a2a:	bf00      	nop
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001a30:	f002 f87a 	bl	8003b28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a3c:	68f9      	ldr	r1, [r7, #12]
 8001a3e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001a40:	fb01 f303 	mul.w	r3, r1, r3
 8001a44:	441a      	add	r2, r3
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a60:	3b01      	subs	r3, #1
 8001a62:	68f9      	ldr	r1, [r7, #12]
 8001a64:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	441a      	add	r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	22ff      	movs	r2, #255	@ 0xff
 8001a74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	22ff      	movs	r2, #255	@ 0xff
 8001a7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d114      	bne.n	8001ab0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d01a      	beq.n	8001ac4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	3310      	adds	r3, #16
 8001a92:	4618      	mov	r0, r3
 8001a94:	f001 f91a 	bl	8002ccc <xTaskRemoveFromEventList>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d012      	beq.n	8001ac4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad4 <xQueueGenericReset+0xd0>)
 8001aa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	f3bf 8f4f 	dsb	sy
 8001aaa:	f3bf 8f6f 	isb	sy
 8001aae:	e009      	b.n	8001ac4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	3310      	adds	r3, #16
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff fef1 	bl	800189c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3324      	adds	r3, #36	@ 0x24
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff feec 	bl	800189c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001ac4:	f002 f862 	bl	8003b8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001ac8:	2301      	movs	r3, #1
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	e000ed04 	.word	0xe000ed04

08001ad8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08e      	sub	sp, #56	@ 0x38
 8001adc:	af02      	add	r7, sp, #8
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
 8001ae4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d10b      	bne.n	8001b04 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001af0:	f383 8811 	msr	BASEPRI, r3
 8001af4:	f3bf 8f6f 	isb	sy
 8001af8:	f3bf 8f4f 	dsb	sy
 8001afc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001afe:	bf00      	nop
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d10b      	bne.n	8001b22 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b0e:	f383 8811 	msr	BASEPRI, r3
 8001b12:	f3bf 8f6f 	isb	sy
 8001b16:	f3bf 8f4f 	dsb	sy
 8001b1a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001b1c:	bf00      	nop
 8001b1e:	bf00      	nop
 8001b20:	e7fd      	b.n	8001b1e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d002      	beq.n	8001b2e <xQueueGenericCreateStatic+0x56>
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <xQueueGenericCreateStatic+0x5a>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e000      	b.n	8001b34 <xQueueGenericCreateStatic+0x5c>
 8001b32:	2300      	movs	r3, #0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d10b      	bne.n	8001b50 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b3c:	f383 8811 	msr	BASEPRI, r3
 8001b40:	f3bf 8f6f 	isb	sy
 8001b44:	f3bf 8f4f 	dsb	sy
 8001b48:	623b      	str	r3, [r7, #32]
}
 8001b4a:	bf00      	nop
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <xQueueGenericCreateStatic+0x84>
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d101      	bne.n	8001b60 <xQueueGenericCreateStatic+0x88>
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e000      	b.n	8001b62 <xQueueGenericCreateStatic+0x8a>
 8001b60:	2300      	movs	r3, #0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10b      	bne.n	8001b7e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8001b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b6a:	f383 8811 	msr	BASEPRI, r3
 8001b6e:	f3bf 8f6f 	isb	sy
 8001b72:	f3bf 8f4f 	dsb	sy
 8001b76:	61fb      	str	r3, [r7, #28]
}
 8001b78:	bf00      	nop
 8001b7a:	bf00      	nop
 8001b7c:	e7fd      	b.n	8001b7a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001b7e:	2350      	movs	r3, #80	@ 0x50
 8001b80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	2b50      	cmp	r3, #80	@ 0x50
 8001b86:	d00b      	beq.n	8001ba0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8001b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b8c:	f383 8811 	msr	BASEPRI, r3
 8001b90:	f3bf 8f6f 	isb	sy
 8001b94:	f3bf 8f4f 	dsb	sy
 8001b98:	61bb      	str	r3, [r7, #24]
}
 8001b9a:	bf00      	nop
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001ba0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8001ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d00d      	beq.n	8001bc8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001bb4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bba:	9300      	str	r3, [sp, #0]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	68b9      	ldr	r1, [r7, #8]
 8001bc2:	68f8      	ldr	r0, [r7, #12]
 8001bc4:	f000 f805 	bl	8001bd2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3730      	adds	r7, #48	@ 0x30
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b084      	sub	sp, #16
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d103      	bne.n	8001bee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	e002      	b.n	8001bf4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001c00:	2101      	movs	r1, #1
 8001c02:	69b8      	ldr	r0, [r7, #24]
 8001c04:	f7ff fefe 	bl	8001a04 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	78fa      	ldrb	r2, [r7, #3]
 8001c0c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001c10:	bf00      	nop
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08e      	sub	sp, #56	@ 0x38
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
 8001c24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001c26:	2300      	movs	r3, #0
 8001c28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d10b      	bne.n	8001c4c <xQueueGenericSend+0x34>
	__asm volatile
 8001c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c38:	f383 8811 	msr	BASEPRI, r3
 8001c3c:	f3bf 8f6f 	isb	sy
 8001c40:	f3bf 8f4f 	dsb	sy
 8001c44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001c46:	bf00      	nop
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d103      	bne.n	8001c5a <xQueueGenericSend+0x42>
 8001c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <xQueueGenericSend+0x46>
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e000      	b.n	8001c60 <xQueueGenericSend+0x48>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d10b      	bne.n	8001c7c <xQueueGenericSend+0x64>
	__asm volatile
 8001c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c68:	f383 8811 	msr	BASEPRI, r3
 8001c6c:	f3bf 8f6f 	isb	sy
 8001c70:	f3bf 8f4f 	dsb	sy
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001c76:	bf00      	nop
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d103      	bne.n	8001c8a <xQueueGenericSend+0x72>
 8001c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d101      	bne.n	8001c8e <xQueueGenericSend+0x76>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <xQueueGenericSend+0x78>
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d10b      	bne.n	8001cac <xQueueGenericSend+0x94>
	__asm volatile
 8001c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c98:	f383 8811 	msr	BASEPRI, r3
 8001c9c:	f3bf 8f6f 	isb	sy
 8001ca0:	f3bf 8f4f 	dsb	sy
 8001ca4:	623b      	str	r3, [r7, #32]
}
 8001ca6:	bf00      	nop
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001cac:	f001 f9ce 	bl	800304c <xTaskGetSchedulerState>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d102      	bne.n	8001cbc <xQueueGenericSend+0xa4>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d101      	bne.n	8001cc0 <xQueueGenericSend+0xa8>
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e000      	b.n	8001cc2 <xQueueGenericSend+0xaa>
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d10b      	bne.n	8001cde <xQueueGenericSend+0xc6>
	__asm volatile
 8001cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cca:	f383 8811 	msr	BASEPRI, r3
 8001cce:	f3bf 8f6f 	isb	sy
 8001cd2:	f3bf 8f4f 	dsb	sy
 8001cd6:	61fb      	str	r3, [r7, #28]
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	e7fd      	b.n	8001cda <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001cde:	f001 ff23 	bl	8003b28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ce4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d302      	bcc.n	8001cf4 <xQueueGenericSend+0xdc>
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d129      	bne.n	8001d48 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	68b9      	ldr	r1, [r7, #8]
 8001cf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001cfa:	f000 fa0f 	bl	800211c <prvCopyDataToQueue>
 8001cfe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d010      	beq.n	8001d2a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d0a:	3324      	adds	r3, #36	@ 0x24
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f000 ffdd 	bl	8002ccc <xTaskRemoveFromEventList>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d013      	beq.n	8001d40 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001d18:	4b3f      	ldr	r3, [pc, #252]	@ (8001e18 <xQueueGenericSend+0x200>)
 8001d1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	f3bf 8f4f 	dsb	sy
 8001d24:	f3bf 8f6f 	isb	sy
 8001d28:	e00a      	b.n	8001d40 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d007      	beq.n	8001d40 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001d30:	4b39      	ldr	r3, [pc, #228]	@ (8001e18 <xQueueGenericSend+0x200>)
 8001d32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	f3bf 8f4f 	dsb	sy
 8001d3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001d40:	f001 ff24 	bl	8003b8c <vPortExitCritical>
				return pdPASS;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e063      	b.n	8001e10 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d103      	bne.n	8001d56 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001d4e:	f001 ff1d 	bl	8003b8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	e05c      	b.n	8001e10 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d106      	bne.n	8001d6a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4618      	mov	r0, r3
 8001d62:	f001 f817 	bl	8002d94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001d66:	2301      	movs	r3, #1
 8001d68:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001d6a:	f001 ff0f 	bl	8003b8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001d6e:	f000 fd87 	bl	8002880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d72:	f001 fed9 	bl	8003b28 <vPortEnterCritical>
 8001d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001d7c:	b25b      	sxtb	r3, r3
 8001d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d82:	d103      	bne.n	8001d8c <xQueueGenericSend+0x174>
 8001d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d86:	2200      	movs	r2, #0
 8001d88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001d92:	b25b      	sxtb	r3, r3
 8001d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d98:	d103      	bne.n	8001da2 <xQueueGenericSend+0x18a>
 8001d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001da2:	f001 fef3 	bl	8003b8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001da6:	1d3a      	adds	r2, r7, #4
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	4611      	mov	r1, r2
 8001dae:	4618      	mov	r0, r3
 8001db0:	f001 f806 	bl	8002dc0 <xTaskCheckForTimeOut>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d124      	bne.n	8001e04 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001dba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001dbc:	f000 faa6 	bl	800230c <prvIsQueueFull>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d018      	beq.n	8001df8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dc8:	3310      	adds	r3, #16
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	4611      	mov	r1, r2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f000 ff2a 	bl	8002c28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001dd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001dd6:	f000 fa31 	bl	800223c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001dda:	f000 fd5f 	bl	800289c <xTaskResumeAll>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f47f af7c 	bne.w	8001cde <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001de6:	4b0c      	ldr	r3, [pc, #48]	@ (8001e18 <xQueueGenericSend+0x200>)
 8001de8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	f3bf 8f4f 	dsb	sy
 8001df2:	f3bf 8f6f 	isb	sy
 8001df6:	e772      	b.n	8001cde <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001df8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001dfa:	f000 fa1f 	bl	800223c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001dfe:	f000 fd4d 	bl	800289c <xTaskResumeAll>
 8001e02:	e76c      	b.n	8001cde <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001e04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e06:	f000 fa19 	bl	800223c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001e0a:	f000 fd47 	bl	800289c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001e0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3738      	adds	r7, #56	@ 0x38
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	e000ed04 	.word	0xe000ed04

08001e1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b090      	sub	sp, #64	@ 0x40
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
 8001e28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8001e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d10b      	bne.n	8001e4c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8001e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e38:	f383 8811 	msr	BASEPRI, r3
 8001e3c:	f3bf 8f6f 	isb	sy
 8001e40:	f3bf 8f4f 	dsb	sy
 8001e44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001e46:	bf00      	nop
 8001e48:	bf00      	nop
 8001e4a:	e7fd      	b.n	8001e48 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d103      	bne.n	8001e5a <xQueueGenericSendFromISR+0x3e>
 8001e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <xQueueGenericSendFromISR+0x42>
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e000      	b.n	8001e60 <xQueueGenericSendFromISR+0x44>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d10b      	bne.n	8001e7c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8001e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e68:	f383 8811 	msr	BASEPRI, r3
 8001e6c:	f3bf 8f6f 	isb	sy
 8001e70:	f3bf 8f4f 	dsb	sy
 8001e74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001e76:	bf00      	nop
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d103      	bne.n	8001e8a <xQueueGenericSendFromISR+0x6e>
 8001e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d101      	bne.n	8001e8e <xQueueGenericSendFromISR+0x72>
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e000      	b.n	8001e90 <xQueueGenericSendFromISR+0x74>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d10b      	bne.n	8001eac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8001e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e98:	f383 8811 	msr	BASEPRI, r3
 8001e9c:	f3bf 8f6f 	isb	sy
 8001ea0:	f3bf 8f4f 	dsb	sy
 8001ea4:	623b      	str	r3, [r7, #32]
}
 8001ea6:	bf00      	nop
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001eac:	f001 ff1c 	bl	8003ce8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001eb0:	f3ef 8211 	mrs	r2, BASEPRI
 8001eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001eb8:	f383 8811 	msr	BASEPRI, r3
 8001ebc:	f3bf 8f6f 	isb	sy
 8001ec0:	f3bf 8f4f 	dsb	sy
 8001ec4:	61fa      	str	r2, [r7, #28]
 8001ec6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001ec8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001eca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ece:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d302      	bcc.n	8001ede <xQueueGenericSendFromISR+0xc2>
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d12f      	bne.n	8001f3e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ee0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001ee4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	68b9      	ldr	r1, [r7, #8]
 8001ef2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001ef4:	f000 f912 	bl	800211c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001ef8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8001efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f00:	d112      	bne.n	8001f28 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d016      	beq.n	8001f38 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f0c:	3324      	adds	r3, #36	@ 0x24
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 fedc 	bl	8002ccc <xTaskRemoveFromEventList>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d00e      	beq.n	8001f38 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d00b      	beq.n	8001f38 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	e007      	b.n	8001f38 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001f28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	b25a      	sxtb	r2, r3
 8001f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8001f3c:	e001      	b.n	8001f42 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f44:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001f4c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001f4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3740      	adds	r7, #64	@ 0x40
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08c      	sub	sp, #48	@ 0x30
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10b      	bne.n	8001f8a <xQueueReceive+0x32>
	__asm volatile
 8001f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f76:	f383 8811 	msr	BASEPRI, r3
 8001f7a:	f3bf 8f6f 	isb	sy
 8001f7e:	f3bf 8f4f 	dsb	sy
 8001f82:	623b      	str	r3, [r7, #32]
}
 8001f84:	bf00      	nop
 8001f86:	bf00      	nop
 8001f88:	e7fd      	b.n	8001f86 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d103      	bne.n	8001f98 <xQueueReceive+0x40>
 8001f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d101      	bne.n	8001f9c <xQueueReceive+0x44>
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e000      	b.n	8001f9e <xQueueReceive+0x46>
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d10b      	bne.n	8001fba <xQueueReceive+0x62>
	__asm volatile
 8001fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fa6:	f383 8811 	msr	BASEPRI, r3
 8001faa:	f3bf 8f6f 	isb	sy
 8001fae:	f3bf 8f4f 	dsb	sy
 8001fb2:	61fb      	str	r3, [r7, #28]
}
 8001fb4:	bf00      	nop
 8001fb6:	bf00      	nop
 8001fb8:	e7fd      	b.n	8001fb6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001fba:	f001 f847 	bl	800304c <xTaskGetSchedulerState>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d102      	bne.n	8001fca <xQueueReceive+0x72>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <xQueueReceive+0x76>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e000      	b.n	8001fd0 <xQueueReceive+0x78>
 8001fce:	2300      	movs	r3, #0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d10b      	bne.n	8001fec <xQueueReceive+0x94>
	__asm volatile
 8001fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fd8:	f383 8811 	msr	BASEPRI, r3
 8001fdc:	f3bf 8f6f 	isb	sy
 8001fe0:	f3bf 8f4f 	dsb	sy
 8001fe4:	61bb      	str	r3, [r7, #24]
}
 8001fe6:	bf00      	nop
 8001fe8:	bf00      	nop
 8001fea:	e7fd      	b.n	8001fe8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001fec:	f001 fd9c 	bl	8003b28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d01f      	beq.n	800203c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001ffc:	68b9      	ldr	r1, [r7, #8]
 8001ffe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002000:	f000 f8f6 	bl	80021f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	1e5a      	subs	r2, r3, #1
 8002008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800200c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d00f      	beq.n	8002034 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002016:	3310      	adds	r3, #16
 8002018:	4618      	mov	r0, r3
 800201a:	f000 fe57 	bl	8002ccc <xTaskRemoveFromEventList>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d007      	beq.n	8002034 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002024:	4b3c      	ldr	r3, [pc, #240]	@ (8002118 <xQueueReceive+0x1c0>)
 8002026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	f3bf 8f4f 	dsb	sy
 8002030:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002034:	f001 fdaa 	bl	8003b8c <vPortExitCritical>
				return pdPASS;
 8002038:	2301      	movs	r3, #1
 800203a:	e069      	b.n	8002110 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d103      	bne.n	800204a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002042:	f001 fda3 	bl	8003b8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002046:	2300      	movs	r3, #0
 8002048:	e062      	b.n	8002110 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800204a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800204c:	2b00      	cmp	r3, #0
 800204e:	d106      	bne.n	800205e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002050:	f107 0310 	add.w	r3, r7, #16
 8002054:	4618      	mov	r0, r3
 8002056:	f000 fe9d 	bl	8002d94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800205a:	2301      	movs	r3, #1
 800205c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800205e:	f001 fd95 	bl	8003b8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002062:	f000 fc0d 	bl	8002880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002066:	f001 fd5f 	bl	8003b28 <vPortEnterCritical>
 800206a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800206c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002070:	b25b      	sxtb	r3, r3
 8002072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002076:	d103      	bne.n	8002080 <xQueueReceive+0x128>
 8002078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002082:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002086:	b25b      	sxtb	r3, r3
 8002088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208c:	d103      	bne.n	8002096 <xQueueReceive+0x13e>
 800208e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002090:	2200      	movs	r2, #0
 8002092:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002096:	f001 fd79 	bl	8003b8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800209a:	1d3a      	adds	r2, r7, #4
 800209c:	f107 0310 	add.w	r3, r7, #16
 80020a0:	4611      	mov	r1, r2
 80020a2:	4618      	mov	r0, r3
 80020a4:	f000 fe8c 	bl	8002dc0 <xTaskCheckForTimeOut>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d123      	bne.n	80020f6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80020ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80020b0:	f000 f916 	bl	80022e0 <prvIsQueueEmpty>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d017      	beq.n	80020ea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80020ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020bc:	3324      	adds	r3, #36	@ 0x24
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	4611      	mov	r1, r2
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 fdb0 	bl	8002c28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80020c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80020ca:	f000 f8b7 	bl	800223c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80020ce:	f000 fbe5 	bl	800289c <xTaskResumeAll>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d189      	bne.n	8001fec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80020d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002118 <xQueueReceive+0x1c0>)
 80020da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	f3bf 8f4f 	dsb	sy
 80020e4:	f3bf 8f6f 	isb	sy
 80020e8:	e780      	b.n	8001fec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80020ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80020ec:	f000 f8a6 	bl	800223c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80020f0:	f000 fbd4 	bl	800289c <xTaskResumeAll>
 80020f4:	e77a      	b.n	8001fec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80020f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80020f8:	f000 f8a0 	bl	800223c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80020fc:	f000 fbce 	bl	800289c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002100:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002102:	f000 f8ed 	bl	80022e0 <prvIsQueueEmpty>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	f43f af6f 	beq.w	8001fec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800210e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002110:	4618      	mov	r0, r3
 8002112:	3730      	adds	r7, #48	@ 0x30
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	e000ed04 	.word	0xe000ed04

0800211c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002130:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10d      	bne.n	8002156 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d14d      	bne.n	80021de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	4618      	mov	r0, r3
 8002148:	f000 ff9e 	bl	8003088 <xTaskPriorityDisinherit>
 800214c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	e043      	b.n	80021de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d119      	bne.n	8002190 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6858      	ldr	r0, [r3, #4]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002164:	461a      	mov	r2, r3
 8002166:	68b9      	ldr	r1, [r7, #8]
 8002168:	f002 f81a 	bl	80041a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	441a      	add	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	429a      	cmp	r2, r3
 8002184:	d32b      	bcc.n	80021de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	605a      	str	r2, [r3, #4]
 800218e:	e026      	b.n	80021de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	68d8      	ldr	r0, [r3, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002198:	461a      	mov	r2, r3
 800219a:	68b9      	ldr	r1, [r7, #8]
 800219c:	f002 f800 	bl	80041a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	68da      	ldr	r2, [r3, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a8:	425b      	negs	r3, r3
 80021aa:	441a      	add	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d207      	bcs.n	80021cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c4:	425b      	negs	r3, r3
 80021c6:	441a      	add	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d105      	bne.n	80021de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d002      	beq.n	80021de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	3b01      	subs	r3, #1
 80021dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80021e6:	697b      	ldr	r3, [r7, #20]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3718      	adds	r7, #24
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d018      	beq.n	8002234 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	68da      	ldr	r2, [r3, #12]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	441a      	add	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68da      	ldr	r2, [r3, #12]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	429a      	cmp	r2, r3
 800221a:	d303      	bcc.n	8002224 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	68d9      	ldr	r1, [r3, #12]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222c:	461a      	mov	r2, r3
 800222e:	6838      	ldr	r0, [r7, #0]
 8002230:	f001 ffb6 	bl	80041a0 <memcpy>
	}
}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002244:	f001 fc70 	bl	8003b28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800224e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002250:	e011      	b.n	8002276 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002256:	2b00      	cmp	r3, #0
 8002258:	d012      	beq.n	8002280 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	3324      	adds	r3, #36	@ 0x24
 800225e:	4618      	mov	r0, r3
 8002260:	f000 fd34 	bl	8002ccc <xTaskRemoveFromEventList>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800226a:	f000 fe0d 	bl	8002e88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800226e:	7bfb      	ldrb	r3, [r7, #15]
 8002270:	3b01      	subs	r3, #1
 8002272:	b2db      	uxtb	r3, r3
 8002274:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227a:	2b00      	cmp	r3, #0
 800227c:	dce9      	bgt.n	8002252 <prvUnlockQueue+0x16>
 800227e:	e000      	b.n	8002282 <prvUnlockQueue+0x46>
					break;
 8002280:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	22ff      	movs	r2, #255	@ 0xff
 8002286:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800228a:	f001 fc7f 	bl	8003b8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800228e:	f001 fc4b 	bl	8003b28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002298:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800229a:	e011      	b.n	80022c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d012      	beq.n	80022ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3310      	adds	r3, #16
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 fd0f 	bl	8002ccc <xTaskRemoveFromEventList>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80022b4:	f000 fde8 	bl	8002e88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80022b8:	7bbb      	ldrb	r3, [r7, #14]
 80022ba:	3b01      	subs	r3, #1
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80022c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	dce9      	bgt.n	800229c <prvUnlockQueue+0x60>
 80022c8:	e000      	b.n	80022cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80022ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	22ff      	movs	r2, #255	@ 0xff
 80022d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80022d4:	f001 fc5a 	bl	8003b8c <vPortExitCritical>
}
 80022d8:	bf00      	nop
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80022e8:	f001 fc1e 	bl	8003b28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d102      	bne.n	80022fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80022f4:	2301      	movs	r3, #1
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	e001      	b.n	80022fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80022fa:	2300      	movs	r3, #0
 80022fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80022fe:	f001 fc45 	bl	8003b8c <vPortExitCritical>

	return xReturn;
 8002302:	68fb      	ldr	r3, [r7, #12]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002314:	f001 fc08 	bl	8003b28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002320:	429a      	cmp	r2, r3
 8002322:	d102      	bne.n	800232a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002324:	2301      	movs	r3, #1
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	e001      	b.n	800232e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800232a:	2300      	movs	r3, #0
 800232c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800232e:	f001 fc2d 	bl	8003b8c <vPortExitCritical>

	return xReturn;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	e014      	b.n	8002376 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800234c:	4a0f      	ldr	r2, [pc, #60]	@ (800238c <vQueueAddToRegistry+0x50>)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10b      	bne.n	8002370 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002358:	490c      	ldr	r1, [pc, #48]	@ (800238c <vQueueAddToRegistry+0x50>)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002362:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <vQueueAddToRegistry+0x50>)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	4413      	add	r3, r2
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800236e:	e006      	b.n	800237e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	3301      	adds	r3, #1
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2b07      	cmp	r3, #7
 800237a:	d9e7      	bls.n	800234c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800237c:	bf00      	nop
 800237e:	bf00      	nop
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	200006f0 	.word	0x200006f0

08002390 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80023a0:	f001 fbc2 	bl	8003b28 <vPortEnterCritical>
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80023aa:	b25b      	sxtb	r3, r3
 80023ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023b0:	d103      	bne.n	80023ba <vQueueWaitForMessageRestricted+0x2a>
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80023c0:	b25b      	sxtb	r3, r3
 80023c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c6:	d103      	bne.n	80023d0 <vQueueWaitForMessageRestricted+0x40>
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80023d0:	f001 fbdc 	bl	8003b8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d106      	bne.n	80023ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	3324      	adds	r3, #36	@ 0x24
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	68b9      	ldr	r1, [r7, #8]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f000 fc45 	bl	8002c74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80023ea:	6978      	ldr	r0, [r7, #20]
 80023ec:	f7ff ff26 	bl	800223c <prvUnlockQueue>
	}
 80023f0:	bf00      	nop
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08e      	sub	sp, #56	@ 0x38
 80023fc:	af04      	add	r7, sp, #16
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
 8002404:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10b      	bne.n	8002424 <xTaskCreateStatic+0x2c>
	__asm volatile
 800240c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002410:	f383 8811 	msr	BASEPRI, r3
 8002414:	f3bf 8f6f 	isb	sy
 8002418:	f3bf 8f4f 	dsb	sy
 800241c:	623b      	str	r3, [r7, #32]
}
 800241e:	bf00      	nop
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002426:	2b00      	cmp	r3, #0
 8002428:	d10b      	bne.n	8002442 <xTaskCreateStatic+0x4a>
	__asm volatile
 800242a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800242e:	f383 8811 	msr	BASEPRI, r3
 8002432:	f3bf 8f6f 	isb	sy
 8002436:	f3bf 8f4f 	dsb	sy
 800243a:	61fb      	str	r3, [r7, #28]
}
 800243c:	bf00      	nop
 800243e:	bf00      	nop
 8002440:	e7fd      	b.n	800243e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002442:	235c      	movs	r3, #92	@ 0x5c
 8002444:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	2b5c      	cmp	r3, #92	@ 0x5c
 800244a:	d00b      	beq.n	8002464 <xTaskCreateStatic+0x6c>
	__asm volatile
 800244c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002450:	f383 8811 	msr	BASEPRI, r3
 8002454:	f3bf 8f6f 	isb	sy
 8002458:	f3bf 8f4f 	dsb	sy
 800245c:	61bb      	str	r3, [r7, #24]
}
 800245e:	bf00      	nop
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002464:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002468:	2b00      	cmp	r3, #0
 800246a:	d01e      	beq.n	80024aa <xTaskCreateStatic+0xb2>
 800246c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800246e:	2b00      	cmp	r3, #0
 8002470:	d01b      	beq.n	80024aa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800247a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247e:	2202      	movs	r2, #2
 8002480:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002484:	2300      	movs	r3, #0
 8002486:	9303      	str	r3, [sp, #12]
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	9302      	str	r3, [sp, #8]
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	9301      	str	r3, [sp, #4]
 8002492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	68b9      	ldr	r1, [r7, #8]
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f000 f850 	bl	8002542 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80024a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80024a4:	f000 f8de 	bl	8002664 <prvAddNewTaskToReadyList>
 80024a8:	e001      	b.n	80024ae <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80024ae:	697b      	ldr	r3, [r7, #20]
	}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3728      	adds	r7, #40	@ 0x28
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08c      	sub	sp, #48	@ 0x30
 80024bc:	af04      	add	r7, sp, #16
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	603b      	str	r3, [r7, #0]
 80024c4:	4613      	mov	r3, r2
 80024c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80024c8:	88fb      	ldrh	r3, [r7, #6]
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4618      	mov	r0, r3
 80024ce:	f001 fc4d 	bl	8003d6c <pvPortMalloc>
 80024d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00e      	beq.n	80024f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80024da:	205c      	movs	r0, #92	@ 0x5c
 80024dc:	f001 fc46 	bl	8003d6c <pvPortMalloc>
 80024e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d003      	beq.n	80024f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80024ee:	e005      	b.n	80024fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80024f0:	6978      	ldr	r0, [r7, #20]
 80024f2:	f001 fd09 	bl	8003f08 <vPortFree>
 80024f6:	e001      	b.n	80024fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d017      	beq.n	8002532 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800250a:	88fa      	ldrh	r2, [r7, #6]
 800250c:	2300      	movs	r3, #0
 800250e:	9303      	str	r3, [sp, #12]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	9302      	str	r3, [sp, #8]
 8002514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002516:	9301      	str	r3, [sp, #4]
 8002518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	68b9      	ldr	r1, [r7, #8]
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f000 f80e 	bl	8002542 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002526:	69f8      	ldr	r0, [r7, #28]
 8002528:	f000 f89c 	bl	8002664 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800252c:	2301      	movs	r3, #1
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	e002      	b.n	8002538 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002532:	f04f 33ff 	mov.w	r3, #4294967295
 8002536:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002538:	69bb      	ldr	r3, [r7, #24]
	}
 800253a:	4618      	mov	r0, r3
 800253c:	3720      	adds	r7, #32
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b088      	sub	sp, #32
 8002546:	af00      	add	r7, sp, #0
 8002548:	60f8      	str	r0, [r7, #12]
 800254a:	60b9      	str	r1, [r7, #8]
 800254c:	607a      	str	r2, [r7, #4]
 800254e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002552:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	461a      	mov	r2, r3
 800255a:	21a5      	movs	r1, #165	@ 0xa5
 800255c:	f001 fdf4 	bl	8004148 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002562:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800256a:	3b01      	subs	r3, #1
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	f023 0307 	bic.w	r3, r3, #7
 8002578:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00b      	beq.n	800259c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002588:	f383 8811 	msr	BASEPRI, r3
 800258c:	f3bf 8f6f 	isb	sy
 8002590:	f3bf 8f4f 	dsb	sy
 8002594:	617b      	str	r3, [r7, #20]
}
 8002596:	bf00      	nop
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d01f      	beq.n	80025e2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
 80025a6:	e012      	b.n	80025ce <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80025a8:	68ba      	ldr	r2, [r7, #8]
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	4413      	add	r3, r2
 80025ae:	7819      	ldrb	r1, [r3, #0]
 80025b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	4413      	add	r3, r2
 80025b6:	3334      	adds	r3, #52	@ 0x34
 80025b8:	460a      	mov	r2, r1
 80025ba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	4413      	add	r3, r2
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d006      	beq.n	80025d6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	3301      	adds	r3, #1
 80025cc:	61fb      	str	r3, [r7, #28]
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	2b0f      	cmp	r3, #15
 80025d2:	d9e9      	bls.n	80025a8 <prvInitialiseNewTask+0x66>
 80025d4:	e000      	b.n	80025d8 <prvInitialiseNewTask+0x96>
			{
				break;
 80025d6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80025d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80025e0:	e003      	b.n	80025ea <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80025e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80025ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ec:	2b37      	cmp	r3, #55	@ 0x37
 80025ee:	d901      	bls.n	80025f4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80025f0:	2337      	movs	r3, #55	@ 0x37
 80025f2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80025f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025f8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80025fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025fe:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002602:	2200      	movs	r2, #0
 8002604:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002608:	3304      	adds	r3, #4
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff f966 	bl	80018dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002612:	3318      	adds	r3, #24
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff f961 	bl	80018dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800261a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800261c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800261e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002622:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002628:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800262a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800262c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800262e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002632:	2200      	movs	r2, #0
 8002634:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002638:	2200      	movs	r2, #0
 800263a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	68f9      	ldr	r1, [r7, #12]
 8002642:	69b8      	ldr	r0, [r7, #24]
 8002644:	f001 f93e 	bl	80038c4 <pxPortInitialiseStack>
 8002648:	4602      	mov	r2, r0
 800264a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800264c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800264e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002650:	2b00      	cmp	r3, #0
 8002652:	d002      	beq.n	800265a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002658:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800265a:	bf00      	nop
 800265c:	3720      	adds	r7, #32
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800266c:	f001 fa5c 	bl	8003b28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002670:	4b2d      	ldr	r3, [pc, #180]	@ (8002728 <prvAddNewTaskToReadyList+0xc4>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	3301      	adds	r3, #1
 8002676:	4a2c      	ldr	r2, [pc, #176]	@ (8002728 <prvAddNewTaskToReadyList+0xc4>)
 8002678:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800267a:	4b2c      	ldr	r3, [pc, #176]	@ (800272c <prvAddNewTaskToReadyList+0xc8>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d109      	bne.n	8002696 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002682:	4a2a      	ldr	r2, [pc, #168]	@ (800272c <prvAddNewTaskToReadyList+0xc8>)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002688:	4b27      	ldr	r3, [pc, #156]	@ (8002728 <prvAddNewTaskToReadyList+0xc4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d110      	bne.n	80026b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002690:	f000 fc1e 	bl	8002ed0 <prvInitialiseTaskLists>
 8002694:	e00d      	b.n	80026b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002696:	4b26      	ldr	r3, [pc, #152]	@ (8002730 <prvAddNewTaskToReadyList+0xcc>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d109      	bne.n	80026b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800269e:	4b23      	ldr	r3, [pc, #140]	@ (800272c <prvAddNewTaskToReadyList+0xc8>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d802      	bhi.n	80026b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80026ac:	4a1f      	ldr	r2, [pc, #124]	@ (800272c <prvAddNewTaskToReadyList+0xc8>)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80026b2:	4b20      	ldr	r3, [pc, #128]	@ (8002734 <prvAddNewTaskToReadyList+0xd0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	3301      	adds	r3, #1
 80026b8:	4a1e      	ldr	r2, [pc, #120]	@ (8002734 <prvAddNewTaskToReadyList+0xd0>)
 80026ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80026bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002734 <prvAddNewTaskToReadyList+0xd0>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002738 <prvAddNewTaskToReadyList+0xd4>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d903      	bls.n	80026d8 <prvAddNewTaskToReadyList+0x74>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d4:	4a18      	ldr	r2, [pc, #96]	@ (8002738 <prvAddNewTaskToReadyList+0xd4>)
 80026d6:	6013      	str	r3, [r2, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026dc:	4613      	mov	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4a15      	ldr	r2, [pc, #84]	@ (800273c <prvAddNewTaskToReadyList+0xd8>)
 80026e6:	441a      	add	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3304      	adds	r3, #4
 80026ec:	4619      	mov	r1, r3
 80026ee:	4610      	mov	r0, r2
 80026f0:	f7ff f901 	bl	80018f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80026f4:	f001 fa4a 	bl	8003b8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80026f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <prvAddNewTaskToReadyList+0xcc>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00e      	beq.n	800271e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002700:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <prvAddNewTaskToReadyList+0xc8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800270a:	429a      	cmp	r2, r3
 800270c:	d207      	bcs.n	800271e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800270e:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <prvAddNewTaskToReadyList+0xdc>)
 8002710:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	f3bf 8f4f 	dsb	sy
 800271a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000c04 	.word	0x20000c04
 800272c:	20000730 	.word	0x20000730
 8002730:	20000c10 	.word	0x20000c10
 8002734:	20000c20 	.word	0x20000c20
 8002738:	20000c0c 	.word	0x20000c0c
 800273c:	20000734 	.word	0x20000734
 8002740:	e000ed04 	.word	0xe000ed04

08002744 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800274c:	2300      	movs	r3, #0
 800274e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d018      	beq.n	8002788 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002756:	4b14      	ldr	r3, [pc, #80]	@ (80027a8 <vTaskDelay+0x64>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00b      	beq.n	8002776 <vTaskDelay+0x32>
	__asm volatile
 800275e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002762:	f383 8811 	msr	BASEPRI, r3
 8002766:	f3bf 8f6f 	isb	sy
 800276a:	f3bf 8f4f 	dsb	sy
 800276e:	60bb      	str	r3, [r7, #8]
}
 8002770:	bf00      	nop
 8002772:	bf00      	nop
 8002774:	e7fd      	b.n	8002772 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002776:	f000 f883 	bl	8002880 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800277a:	2100      	movs	r1, #0
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f000 fcf3 	bl	8003168 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002782:	f000 f88b 	bl	800289c <xTaskResumeAll>
 8002786:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d107      	bne.n	800279e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800278e:	4b07      	ldr	r3, [pc, #28]	@ (80027ac <vTaskDelay+0x68>)
 8002790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	f3bf 8f4f 	dsb	sy
 800279a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000c2c 	.word	0x20000c2c
 80027ac:	e000ed04 	.word	0xe000ed04

080027b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08a      	sub	sp, #40	@ 0x28
 80027b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80027b6:	2300      	movs	r3, #0
 80027b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80027be:	463a      	mov	r2, r7
 80027c0:	1d39      	adds	r1, r7, #4
 80027c2:	f107 0308 	add.w	r3, r7, #8
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff f834 	bl	8001834 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80027cc:	6839      	ldr	r1, [r7, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68ba      	ldr	r2, [r7, #8]
 80027d2:	9202      	str	r2, [sp, #8]
 80027d4:	9301      	str	r3, [sp, #4]
 80027d6:	2300      	movs	r3, #0
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	2300      	movs	r3, #0
 80027dc:	460a      	mov	r2, r1
 80027de:	4922      	ldr	r1, [pc, #136]	@ (8002868 <vTaskStartScheduler+0xb8>)
 80027e0:	4822      	ldr	r0, [pc, #136]	@ (800286c <vTaskStartScheduler+0xbc>)
 80027e2:	f7ff fe09 	bl	80023f8 <xTaskCreateStatic>
 80027e6:	4603      	mov	r3, r0
 80027e8:	4a21      	ldr	r2, [pc, #132]	@ (8002870 <vTaskStartScheduler+0xc0>)
 80027ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80027ec:	4b20      	ldr	r3, [pc, #128]	@ (8002870 <vTaskStartScheduler+0xc0>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d002      	beq.n	80027fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80027f4:	2301      	movs	r3, #1
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	e001      	b.n	80027fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80027fa:	2300      	movs	r3, #0
 80027fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d102      	bne.n	800280a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002804:	f000 fd04 	bl	8003210 <xTimerCreateTimerTask>
 8002808:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d116      	bne.n	800283e <vTaskStartScheduler+0x8e>
	__asm volatile
 8002810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002814:	f383 8811 	msr	BASEPRI, r3
 8002818:	f3bf 8f6f 	isb	sy
 800281c:	f3bf 8f4f 	dsb	sy
 8002820:	613b      	str	r3, [r7, #16]
}
 8002822:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002824:	4b13      	ldr	r3, [pc, #76]	@ (8002874 <vTaskStartScheduler+0xc4>)
 8002826:	f04f 32ff 	mov.w	r2, #4294967295
 800282a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800282c:	4b12      	ldr	r3, [pc, #72]	@ (8002878 <vTaskStartScheduler+0xc8>)
 800282e:	2201      	movs	r2, #1
 8002830:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002832:	4b12      	ldr	r3, [pc, #72]	@ (800287c <vTaskStartScheduler+0xcc>)
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002838:	f001 f8d2 	bl	80039e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800283c:	e00f      	b.n	800285e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002844:	d10b      	bne.n	800285e <vTaskStartScheduler+0xae>
	__asm volatile
 8002846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800284a:	f383 8811 	msr	BASEPRI, r3
 800284e:	f3bf 8f6f 	isb	sy
 8002852:	f3bf 8f4f 	dsb	sy
 8002856:	60fb      	str	r3, [r7, #12]
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	e7fd      	b.n	800285a <vTaskStartScheduler+0xaa>
}
 800285e:	bf00      	nop
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	080041dc 	.word	0x080041dc
 800286c:	08002ea1 	.word	0x08002ea1
 8002870:	20000c28 	.word	0x20000c28
 8002874:	20000c24 	.word	0x20000c24
 8002878:	20000c10 	.word	0x20000c10
 800287c:	20000c08 	.word	0x20000c08

08002880 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002884:	4b04      	ldr	r3, [pc, #16]	@ (8002898 <vTaskSuspendAll+0x18>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	3301      	adds	r3, #1
 800288a:	4a03      	ldr	r2, [pc, #12]	@ (8002898 <vTaskSuspendAll+0x18>)
 800288c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	20000c2c 	.word	0x20000c2c

0800289c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80028a6:	2300      	movs	r3, #0
 80028a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80028aa:	4b42      	ldr	r3, [pc, #264]	@ (80029b4 <xTaskResumeAll+0x118>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10b      	bne.n	80028ca <xTaskResumeAll+0x2e>
	__asm volatile
 80028b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028b6:	f383 8811 	msr	BASEPRI, r3
 80028ba:	f3bf 8f6f 	isb	sy
 80028be:	f3bf 8f4f 	dsb	sy
 80028c2:	603b      	str	r3, [r7, #0]
}
 80028c4:	bf00      	nop
 80028c6:	bf00      	nop
 80028c8:	e7fd      	b.n	80028c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80028ca:	f001 f92d 	bl	8003b28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80028ce:	4b39      	ldr	r3, [pc, #228]	@ (80029b4 <xTaskResumeAll+0x118>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	4a37      	ldr	r2, [pc, #220]	@ (80029b4 <xTaskResumeAll+0x118>)
 80028d6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80028d8:	4b36      	ldr	r3, [pc, #216]	@ (80029b4 <xTaskResumeAll+0x118>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d162      	bne.n	80029a6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80028e0:	4b35      	ldr	r3, [pc, #212]	@ (80029b8 <xTaskResumeAll+0x11c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d05e      	beq.n	80029a6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80028e8:	e02f      	b.n	800294a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028ea:	4b34      	ldr	r3, [pc, #208]	@ (80029bc <xTaskResumeAll+0x120>)
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	3318      	adds	r3, #24
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7ff f85a 	bl	80019b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	3304      	adds	r3, #4
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff f855 	bl	80019b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800290a:	4b2d      	ldr	r3, [pc, #180]	@ (80029c0 <xTaskResumeAll+0x124>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	429a      	cmp	r2, r3
 8002910:	d903      	bls.n	800291a <xTaskResumeAll+0x7e>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002916:	4a2a      	ldr	r2, [pc, #168]	@ (80029c0 <xTaskResumeAll+0x124>)
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800291e:	4613      	mov	r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	4413      	add	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4a27      	ldr	r2, [pc, #156]	@ (80029c4 <xTaskResumeAll+0x128>)
 8002928:	441a      	add	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	3304      	adds	r3, #4
 800292e:	4619      	mov	r1, r3
 8002930:	4610      	mov	r0, r2
 8002932:	f7fe ffe0 	bl	80018f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800293a:	4b23      	ldr	r3, [pc, #140]	@ (80029c8 <xTaskResumeAll+0x12c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002940:	429a      	cmp	r2, r3
 8002942:	d302      	bcc.n	800294a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002944:	4b21      	ldr	r3, [pc, #132]	@ (80029cc <xTaskResumeAll+0x130>)
 8002946:	2201      	movs	r2, #1
 8002948:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800294a:	4b1c      	ldr	r3, [pc, #112]	@ (80029bc <xTaskResumeAll+0x120>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1cb      	bne.n	80028ea <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002958:	f000 fb58 	bl	800300c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800295c:	4b1c      	ldr	r3, [pc, #112]	@ (80029d0 <xTaskResumeAll+0x134>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d010      	beq.n	800298a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002968:	f000 f846 	bl	80029f8 <xTaskIncrementTick>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d002      	beq.n	8002978 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002972:	4b16      	ldr	r3, [pc, #88]	@ (80029cc <xTaskResumeAll+0x130>)
 8002974:	2201      	movs	r2, #1
 8002976:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3b01      	subs	r3, #1
 800297c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1f1      	bne.n	8002968 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8002984:	4b12      	ldr	r3, [pc, #72]	@ (80029d0 <xTaskResumeAll+0x134>)
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800298a:	4b10      	ldr	r3, [pc, #64]	@ (80029cc <xTaskResumeAll+0x130>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d009      	beq.n	80029a6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002992:	2301      	movs	r3, #1
 8002994:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002996:	4b0f      	ldr	r3, [pc, #60]	@ (80029d4 <xTaskResumeAll+0x138>)
 8002998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	f3bf 8f4f 	dsb	sy
 80029a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80029a6:	f001 f8f1 	bl	8003b8c <vPortExitCritical>

	return xAlreadyYielded;
 80029aa:	68bb      	ldr	r3, [r7, #8]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20000c2c 	.word	0x20000c2c
 80029b8:	20000c04 	.word	0x20000c04
 80029bc:	20000bc4 	.word	0x20000bc4
 80029c0:	20000c0c 	.word	0x20000c0c
 80029c4:	20000734 	.word	0x20000734
 80029c8:	20000730 	.word	0x20000730
 80029cc:	20000c18 	.word	0x20000c18
 80029d0:	20000c14 	.word	0x20000c14
 80029d4:	e000ed04 	.word	0xe000ed04

080029d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80029de:	4b05      	ldr	r3, [pc, #20]	@ (80029f4 <xTaskGetTickCount+0x1c>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80029e4:	687b      	ldr	r3, [r7, #4]
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	20000c08 	.word	0x20000c08

080029f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a02:	4b4f      	ldr	r3, [pc, #316]	@ (8002b40 <xTaskIncrementTick+0x148>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f040 8090 	bne.w	8002b2c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002a0c:	4b4d      	ldr	r3, [pc, #308]	@ (8002b44 <xTaskIncrementTick+0x14c>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	3301      	adds	r3, #1
 8002a12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002a14:	4a4b      	ldr	r2, [pc, #300]	@ (8002b44 <xTaskIncrementTick+0x14c>)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d121      	bne.n	8002a64 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002a20:	4b49      	ldr	r3, [pc, #292]	@ (8002b48 <xTaskIncrementTick+0x150>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00b      	beq.n	8002a42 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a2e:	f383 8811 	msr	BASEPRI, r3
 8002a32:	f3bf 8f6f 	isb	sy
 8002a36:	f3bf 8f4f 	dsb	sy
 8002a3a:	603b      	str	r3, [r7, #0]
}
 8002a3c:	bf00      	nop
 8002a3e:	bf00      	nop
 8002a40:	e7fd      	b.n	8002a3e <xTaskIncrementTick+0x46>
 8002a42:	4b41      	ldr	r3, [pc, #260]	@ (8002b48 <xTaskIncrementTick+0x150>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	4b40      	ldr	r3, [pc, #256]	@ (8002b4c <xTaskIncrementTick+0x154>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a3e      	ldr	r2, [pc, #248]	@ (8002b48 <xTaskIncrementTick+0x150>)
 8002a4e:	6013      	str	r3, [r2, #0]
 8002a50:	4a3e      	ldr	r2, [pc, #248]	@ (8002b4c <xTaskIncrementTick+0x154>)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	4b3e      	ldr	r3, [pc, #248]	@ (8002b50 <xTaskIncrementTick+0x158>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	4a3c      	ldr	r2, [pc, #240]	@ (8002b50 <xTaskIncrementTick+0x158>)
 8002a5e:	6013      	str	r3, [r2, #0]
 8002a60:	f000 fad4 	bl	800300c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002a64:	4b3b      	ldr	r3, [pc, #236]	@ (8002b54 <xTaskIncrementTick+0x15c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d349      	bcc.n	8002b02 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a6e:	4b36      	ldr	r3, [pc, #216]	@ (8002b48 <xTaskIncrementTick+0x150>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d104      	bne.n	8002a82 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a78:	4b36      	ldr	r3, [pc, #216]	@ (8002b54 <xTaskIncrementTick+0x15c>)
 8002a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8002a7e:	601a      	str	r2, [r3, #0]
					break;
 8002a80:	e03f      	b.n	8002b02 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a82:	4b31      	ldr	r3, [pc, #196]	@ (8002b48 <xTaskIncrementTick+0x150>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d203      	bcs.n	8002aa2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002a9a:	4a2e      	ldr	r2, [pc, #184]	@ (8002b54 <xTaskIncrementTick+0x15c>)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002aa0:	e02f      	b.n	8002b02 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7fe ff82 	bl	80019b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d004      	beq.n	8002abe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	3318      	adds	r3, #24
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7fe ff79 	bl	80019b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ac2:	4b25      	ldr	r3, [pc, #148]	@ (8002b58 <xTaskIncrementTick+0x160>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d903      	bls.n	8002ad2 <xTaskIncrementTick+0xda>
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ace:	4a22      	ldr	r2, [pc, #136]	@ (8002b58 <xTaskIncrementTick+0x160>)
 8002ad0:	6013      	str	r3, [r2, #0]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4a1f      	ldr	r2, [pc, #124]	@ (8002b5c <xTaskIncrementTick+0x164>)
 8002ae0:	441a      	add	r2, r3
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4610      	mov	r0, r2
 8002aea:	f7fe ff04 	bl	80018f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002af2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <xTaskIncrementTick+0x168>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d3b8      	bcc.n	8002a6e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002afc:	2301      	movs	r3, #1
 8002afe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b00:	e7b5      	b.n	8002a6e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002b02:	4b17      	ldr	r3, [pc, #92]	@ (8002b60 <xTaskIncrementTick+0x168>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b08:	4914      	ldr	r1, [pc, #80]	@ (8002b5c <xTaskIncrementTick+0x164>)
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	4413      	add	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	440b      	add	r3, r1
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d901      	bls.n	8002b1e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002b1e:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <xTaskIncrementTick+0x16c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d007      	beq.n	8002b36 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8002b26:	2301      	movs	r3, #1
 8002b28:	617b      	str	r3, [r7, #20]
 8002b2a:	e004      	b.n	8002b36 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b68 <xTaskIncrementTick+0x170>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	3301      	adds	r3, #1
 8002b32:	4a0d      	ldr	r2, [pc, #52]	@ (8002b68 <xTaskIncrementTick+0x170>)
 8002b34:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002b36:	697b      	ldr	r3, [r7, #20]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20000c2c 	.word	0x20000c2c
 8002b44:	20000c08 	.word	0x20000c08
 8002b48:	20000bbc 	.word	0x20000bbc
 8002b4c:	20000bc0 	.word	0x20000bc0
 8002b50:	20000c1c 	.word	0x20000c1c
 8002b54:	20000c24 	.word	0x20000c24
 8002b58:	20000c0c 	.word	0x20000c0c
 8002b5c:	20000734 	.word	0x20000734
 8002b60:	20000730 	.word	0x20000730
 8002b64:	20000c18 	.word	0x20000c18
 8002b68:	20000c14 	.word	0x20000c14

08002b6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002b72:	4b28      	ldr	r3, [pc, #160]	@ (8002c14 <vTaskSwitchContext+0xa8>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002b7a:	4b27      	ldr	r3, [pc, #156]	@ (8002c18 <vTaskSwitchContext+0xac>)
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002b80:	e042      	b.n	8002c08 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8002b82:	4b25      	ldr	r3, [pc, #148]	@ (8002c18 <vTaskSwitchContext+0xac>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b88:	4b24      	ldr	r3, [pc, #144]	@ (8002c1c <vTaskSwitchContext+0xb0>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	60fb      	str	r3, [r7, #12]
 8002b8e:	e011      	b.n	8002bb4 <vTaskSwitchContext+0x48>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d10b      	bne.n	8002bae <vTaskSwitchContext+0x42>
	__asm volatile
 8002b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b9a:	f383 8811 	msr	BASEPRI, r3
 8002b9e:	f3bf 8f6f 	isb	sy
 8002ba2:	f3bf 8f4f 	dsb	sy
 8002ba6:	607b      	str	r3, [r7, #4]
}
 8002ba8:	bf00      	nop
 8002baa:	bf00      	nop
 8002bac:	e7fd      	b.n	8002baa <vTaskSwitchContext+0x3e>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	491a      	ldr	r1, [pc, #104]	@ (8002c20 <vTaskSwitchContext+0xb4>)
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	440b      	add	r3, r1
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0e3      	beq.n	8002b90 <vTaskSwitchContext+0x24>
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	4413      	add	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4a13      	ldr	r2, [pc, #76]	@ (8002c20 <vTaskSwitchContext+0xb4>)
 8002bd4:	4413      	add	r3, r2
 8002bd6:	60bb      	str	r3, [r7, #8]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	3308      	adds	r3, #8
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d104      	bne.n	8002bf8 <vTaskSwitchContext+0x8c>
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	605a      	str	r2, [r3, #4]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	4a09      	ldr	r2, [pc, #36]	@ (8002c24 <vTaskSwitchContext+0xb8>)
 8002c00:	6013      	str	r3, [r2, #0]
 8002c02:	4a06      	ldr	r2, [pc, #24]	@ (8002c1c <vTaskSwitchContext+0xb0>)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6013      	str	r3, [r2, #0]
}
 8002c08:	bf00      	nop
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	20000c2c 	.word	0x20000c2c
 8002c18:	20000c18 	.word	0x20000c18
 8002c1c:	20000c0c 	.word	0x20000c0c
 8002c20:	20000734 	.word	0x20000734
 8002c24:	20000730 	.word	0x20000730

08002c28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10b      	bne.n	8002c50 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c3c:	f383 8811 	msr	BASEPRI, r3
 8002c40:	f3bf 8f6f 	isb	sy
 8002c44:	f3bf 8f4f 	dsb	sy
 8002c48:	60fb      	str	r3, [r7, #12]
}
 8002c4a:	bf00      	nop
 8002c4c:	bf00      	nop
 8002c4e:	e7fd      	b.n	8002c4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002c50:	4b07      	ldr	r3, [pc, #28]	@ (8002c70 <vTaskPlaceOnEventList+0x48>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	3318      	adds	r3, #24
 8002c56:	4619      	mov	r1, r3
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f7fe fe70 	bl	800193e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002c5e:	2101      	movs	r1, #1
 8002c60:	6838      	ldr	r0, [r7, #0]
 8002c62:	f000 fa81 	bl	8003168 <prvAddCurrentTaskToDelayedList>
}
 8002c66:	bf00      	nop
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20000730 	.word	0x20000730

08002c74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d10b      	bne.n	8002c9e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8002c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c8a:	f383 8811 	msr	BASEPRI, r3
 8002c8e:	f3bf 8f6f 	isb	sy
 8002c92:	f3bf 8f4f 	dsb	sy
 8002c96:	617b      	str	r3, [r7, #20]
}
 8002c98:	bf00      	nop
 8002c9a:	bf00      	nop
 8002c9c:	e7fd      	b.n	8002c9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc8 <vTaskPlaceOnEventListRestricted+0x54>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	3318      	adds	r3, #24
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f7fe fe25 	bl	80018f6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d002      	beq.n	8002cb8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8002cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	68b8      	ldr	r0, [r7, #8]
 8002cbc:	f000 fa54 	bl	8003168 <prvAddCurrentTaskToDelayedList>
	}
 8002cc0:	bf00      	nop
 8002cc2:	3718      	adds	r7, #24
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20000730 	.word	0x20000730

08002ccc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10b      	bne.n	8002cfa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce6:	f383 8811 	msr	BASEPRI, r3
 8002cea:	f3bf 8f6f 	isb	sy
 8002cee:	f3bf 8f4f 	dsb	sy
 8002cf2:	60fb      	str	r3, [r7, #12]
}
 8002cf4:	bf00      	nop
 8002cf6:	bf00      	nop
 8002cf8:	e7fd      	b.n	8002cf6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	3318      	adds	r3, #24
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fe fe56 	bl	80019b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d04:	4b1d      	ldr	r3, [pc, #116]	@ (8002d7c <xTaskRemoveFromEventList+0xb0>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d11d      	bne.n	8002d48 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	3304      	adds	r3, #4
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fe fe4d 	bl	80019b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d1a:	4b19      	ldr	r3, [pc, #100]	@ (8002d80 <xTaskRemoveFromEventList+0xb4>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d903      	bls.n	8002d2a <xTaskRemoveFromEventList+0x5e>
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d26:	4a16      	ldr	r2, [pc, #88]	@ (8002d80 <xTaskRemoveFromEventList+0xb4>)
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d2e:	4613      	mov	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	4a13      	ldr	r2, [pc, #76]	@ (8002d84 <xTaskRemoveFromEventList+0xb8>)
 8002d38:	441a      	add	r2, r3
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4610      	mov	r0, r2
 8002d42:	f7fe fdd8 	bl	80018f6 <vListInsertEnd>
 8002d46:	e005      	b.n	8002d54 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	3318      	adds	r3, #24
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	480e      	ldr	r0, [pc, #56]	@ (8002d88 <xTaskRemoveFromEventList+0xbc>)
 8002d50:	f7fe fdd1 	bl	80018f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d58:	4b0c      	ldr	r3, [pc, #48]	@ (8002d8c <xTaskRemoveFromEventList+0xc0>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d905      	bls.n	8002d6e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002d62:	2301      	movs	r3, #1
 8002d64:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002d66:	4b0a      	ldr	r3, [pc, #40]	@ (8002d90 <xTaskRemoveFromEventList+0xc4>)
 8002d68:	2201      	movs	r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	e001      	b.n	8002d72 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002d72:	697b      	ldr	r3, [r7, #20]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3718      	adds	r7, #24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	20000c2c 	.word	0x20000c2c
 8002d80:	20000c0c 	.word	0x20000c0c
 8002d84:	20000734 	.word	0x20000734
 8002d88:	20000bc4 	.word	0x20000bc4
 8002d8c:	20000730 	.word	0x20000730
 8002d90:	20000c18 	.word	0x20000c18

08002d94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002d9c:	4b06      	ldr	r3, [pc, #24]	@ (8002db8 <vTaskInternalSetTimeOutState+0x24>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002da4:	4b05      	ldr	r3, [pc, #20]	@ (8002dbc <vTaskInternalSetTimeOutState+0x28>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	605a      	str	r2, [r3, #4]
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	20000c1c 	.word	0x20000c1c
 8002dbc:	20000c08 	.word	0x20000c08

08002dc0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b088      	sub	sp, #32
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d10b      	bne.n	8002de8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8002dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dd4:	f383 8811 	msr	BASEPRI, r3
 8002dd8:	f3bf 8f6f 	isb	sy
 8002ddc:	f3bf 8f4f 	dsb	sy
 8002de0:	613b      	str	r3, [r7, #16]
}
 8002de2:	bf00      	nop
 8002de4:	bf00      	nop
 8002de6:	e7fd      	b.n	8002de4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10b      	bne.n	8002e06 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8002dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002df2:	f383 8811 	msr	BASEPRI, r3
 8002df6:	f3bf 8f6f 	isb	sy
 8002dfa:	f3bf 8f4f 	dsb	sy
 8002dfe:	60fb      	str	r3, [r7, #12]
}
 8002e00:	bf00      	nop
 8002e02:	bf00      	nop
 8002e04:	e7fd      	b.n	8002e02 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8002e06:	f000 fe8f 	bl	8003b28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002e80 <xTaskCheckForTimeOut+0xc0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e22:	d102      	bne.n	8002e2a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002e24:	2300      	movs	r3, #0
 8002e26:	61fb      	str	r3, [r7, #28]
 8002e28:	e023      	b.n	8002e72 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	4b15      	ldr	r3, [pc, #84]	@ (8002e84 <xTaskCheckForTimeOut+0xc4>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d007      	beq.n	8002e46 <xTaskCheckForTimeOut+0x86>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d302      	bcc.n	8002e46 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002e40:	2301      	movs	r3, #1
 8002e42:	61fb      	str	r3, [r7, #28]
 8002e44:	e015      	b.n	8002e72 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d20b      	bcs.n	8002e68 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	1ad2      	subs	r2, r2, r3
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f7ff ff99 	bl	8002d94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002e62:	2300      	movs	r3, #0
 8002e64:	61fb      	str	r3, [r7, #28]
 8002e66:	e004      	b.n	8002e72 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002e72:	f000 fe8b 	bl	8003b8c <vPortExitCritical>

	return xReturn;
 8002e76:	69fb      	ldr	r3, [r7, #28]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3720      	adds	r7, #32
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20000c08 	.word	0x20000c08
 8002e84:	20000c1c 	.word	0x20000c1c

08002e88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002e8c:	4b03      	ldr	r3, [pc, #12]	@ (8002e9c <vTaskMissedYield+0x14>)
 8002e8e:	2201      	movs	r2, #1
 8002e90:	601a      	str	r2, [r3, #0]
}
 8002e92:	bf00      	nop
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	20000c18 	.word	0x20000c18

08002ea0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002ea8:	f000 f852 	bl	8002f50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002eac:	4b06      	ldr	r3, [pc, #24]	@ (8002ec8 <prvIdleTask+0x28>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d9f9      	bls.n	8002ea8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002eb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <prvIdleTask+0x2c>)
 8002eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	f3bf 8f4f 	dsb	sy
 8002ec0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002ec4:	e7f0      	b.n	8002ea8 <prvIdleTask+0x8>
 8002ec6:	bf00      	nop
 8002ec8:	20000734 	.word	0x20000734
 8002ecc:	e000ed04 	.word	0xe000ed04

08002ed0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	607b      	str	r3, [r7, #4]
 8002eda:	e00c      	b.n	8002ef6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	4a12      	ldr	r2, [pc, #72]	@ (8002f30 <prvInitialiseTaskLists+0x60>)
 8002ee8:	4413      	add	r3, r2
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fe fcd6 	bl	800189c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	607b      	str	r3, [r7, #4]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2b37      	cmp	r3, #55	@ 0x37
 8002efa:	d9ef      	bls.n	8002edc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002efc:	480d      	ldr	r0, [pc, #52]	@ (8002f34 <prvInitialiseTaskLists+0x64>)
 8002efe:	f7fe fccd 	bl	800189c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002f02:	480d      	ldr	r0, [pc, #52]	@ (8002f38 <prvInitialiseTaskLists+0x68>)
 8002f04:	f7fe fcca 	bl	800189c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002f08:	480c      	ldr	r0, [pc, #48]	@ (8002f3c <prvInitialiseTaskLists+0x6c>)
 8002f0a:	f7fe fcc7 	bl	800189c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002f0e:	480c      	ldr	r0, [pc, #48]	@ (8002f40 <prvInitialiseTaskLists+0x70>)
 8002f10:	f7fe fcc4 	bl	800189c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002f14:	480b      	ldr	r0, [pc, #44]	@ (8002f44 <prvInitialiseTaskLists+0x74>)
 8002f16:	f7fe fcc1 	bl	800189c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f48 <prvInitialiseTaskLists+0x78>)
 8002f1c:	4a05      	ldr	r2, [pc, #20]	@ (8002f34 <prvInitialiseTaskLists+0x64>)
 8002f1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002f20:	4b0a      	ldr	r3, [pc, #40]	@ (8002f4c <prvInitialiseTaskLists+0x7c>)
 8002f22:	4a05      	ldr	r2, [pc, #20]	@ (8002f38 <prvInitialiseTaskLists+0x68>)
 8002f24:	601a      	str	r2, [r3, #0]
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000734 	.word	0x20000734
 8002f34:	20000b94 	.word	0x20000b94
 8002f38:	20000ba8 	.word	0x20000ba8
 8002f3c:	20000bc4 	.word	0x20000bc4
 8002f40:	20000bd8 	.word	0x20000bd8
 8002f44:	20000bf0 	.word	0x20000bf0
 8002f48:	20000bbc 	.word	0x20000bbc
 8002f4c:	20000bc0 	.word	0x20000bc0

08002f50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002f56:	e019      	b.n	8002f8c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002f58:	f000 fde6 	bl	8003b28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f5c:	4b10      	ldr	r3, [pc, #64]	@ (8002fa0 <prvCheckTasksWaitingTermination+0x50>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3304      	adds	r3, #4
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fe fd21 	bl	80019b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa4 <prvCheckTasksWaitingTermination+0x54>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	4a0b      	ldr	r2, [pc, #44]	@ (8002fa4 <prvCheckTasksWaitingTermination+0x54>)
 8002f76:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002f78:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa8 <prvCheckTasksWaitingTermination+0x58>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fa8 <prvCheckTasksWaitingTermination+0x58>)
 8002f80:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002f82:	f000 fe03 	bl	8003b8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f810 	bl	8002fac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002f8c:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <prvCheckTasksWaitingTermination+0x58>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1e1      	bne.n	8002f58 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002f94:	bf00      	nop
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000bd8 	.word	0x20000bd8
 8002fa4:	20000c04 	.word	0x20000c04
 8002fa8:	20000bec 	.word	0x20000bec

08002fac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d108      	bne.n	8002fd0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f000 ffa0 	bl	8003f08 <vPortFree>
				vPortFree( pxTCB );
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 ff9d 	bl	8003f08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002fce:	e019      	b.n	8003004 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d103      	bne.n	8002fe2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 ff94 	bl	8003f08 <vPortFree>
	}
 8002fe0:	e010      	b.n	8003004 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d00b      	beq.n	8003004 <prvDeleteTCB+0x58>
	__asm volatile
 8002fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ff0:	f383 8811 	msr	BASEPRI, r3
 8002ff4:	f3bf 8f6f 	isb	sy
 8002ff8:	f3bf 8f4f 	dsb	sy
 8002ffc:	60fb      	str	r3, [r7, #12]
}
 8002ffe:	bf00      	nop
 8003000:	bf00      	nop
 8003002:	e7fd      	b.n	8003000 <prvDeleteTCB+0x54>
	}
 8003004:	bf00      	nop
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003012:	4b0c      	ldr	r3, [pc, #48]	@ (8003044 <prvResetNextTaskUnblockTime+0x38>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d104      	bne.n	8003026 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800301c:	4b0a      	ldr	r3, [pc, #40]	@ (8003048 <prvResetNextTaskUnblockTime+0x3c>)
 800301e:	f04f 32ff 	mov.w	r2, #4294967295
 8003022:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003024:	e008      	b.n	8003038 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003026:	4b07      	ldr	r3, [pc, #28]	@ (8003044 <prvResetNextTaskUnblockTime+0x38>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	4a04      	ldr	r2, [pc, #16]	@ (8003048 <prvResetNextTaskUnblockTime+0x3c>)
 8003036:	6013      	str	r3, [r2, #0]
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	20000bbc 	.word	0x20000bbc
 8003048:	20000c24 	.word	0x20000c24

0800304c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003052:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <xTaskGetSchedulerState+0x34>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d102      	bne.n	8003060 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800305a:	2301      	movs	r3, #1
 800305c:	607b      	str	r3, [r7, #4]
 800305e:	e008      	b.n	8003072 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003060:	4b08      	ldr	r3, [pc, #32]	@ (8003084 <xTaskGetSchedulerState+0x38>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d102      	bne.n	800306e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003068:	2302      	movs	r3, #2
 800306a:	607b      	str	r3, [r7, #4]
 800306c:	e001      	b.n	8003072 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800306e:	2300      	movs	r3, #0
 8003070:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003072:	687b      	ldr	r3, [r7, #4]
	}
 8003074:	4618      	mov	r0, r3
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr
 8003080:	20000c10 	.word	0x20000c10
 8003084:	20000c2c 	.word	0x20000c2c

08003088 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d058      	beq.n	8003150 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800309e:	4b2f      	ldr	r3, [pc, #188]	@ (800315c <xTaskPriorityDisinherit+0xd4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d00b      	beq.n	80030c0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80030a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ac:	f383 8811 	msr	BASEPRI, r3
 80030b0:	f3bf 8f6f 	isb	sy
 80030b4:	f3bf 8f4f 	dsb	sy
 80030b8:	60fb      	str	r3, [r7, #12]
}
 80030ba:	bf00      	nop
 80030bc:	bf00      	nop
 80030be:	e7fd      	b.n	80030bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10b      	bne.n	80030e0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80030c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030cc:	f383 8811 	msr	BASEPRI, r3
 80030d0:	f3bf 8f6f 	isb	sy
 80030d4:	f3bf 8f4f 	dsb	sy
 80030d8:	60bb      	str	r3, [r7, #8]
}
 80030da:	bf00      	nop
 80030dc:	bf00      	nop
 80030de:	e7fd      	b.n	80030dc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030e4:	1e5a      	subs	r2, r3, #1
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d02c      	beq.n	8003150 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d128      	bne.n	8003150 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	3304      	adds	r3, #4
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe fc54 	bl	80019b0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003114:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003120:	4b0f      	ldr	r3, [pc, #60]	@ (8003160 <xTaskPriorityDisinherit+0xd8>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	429a      	cmp	r2, r3
 8003126:	d903      	bls.n	8003130 <xTaskPriorityDisinherit+0xa8>
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312c:	4a0c      	ldr	r2, [pc, #48]	@ (8003160 <xTaskPriorityDisinherit+0xd8>)
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003134:	4613      	mov	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4a09      	ldr	r2, [pc, #36]	@ (8003164 <xTaskPriorityDisinherit+0xdc>)
 800313e:	441a      	add	r2, r3
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	3304      	adds	r3, #4
 8003144:	4619      	mov	r1, r3
 8003146:	4610      	mov	r0, r2
 8003148:	f7fe fbd5 	bl	80018f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800314c:	2301      	movs	r3, #1
 800314e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003150:	697b      	ldr	r3, [r7, #20]
	}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000730 	.word	0x20000730
 8003160:	20000c0c 	.word	0x20000c0c
 8003164:	20000734 	.word	0x20000734

08003168 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003172:	4b21      	ldr	r3, [pc, #132]	@ (80031f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003178:	4b20      	ldr	r3, [pc, #128]	@ (80031fc <prvAddCurrentTaskToDelayedList+0x94>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	3304      	adds	r3, #4
 800317e:	4618      	mov	r0, r3
 8003180:	f7fe fc16 	bl	80019b0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800318a:	d10a      	bne.n	80031a2 <prvAddCurrentTaskToDelayedList+0x3a>
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d007      	beq.n	80031a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003192:	4b1a      	ldr	r3, [pc, #104]	@ (80031fc <prvAddCurrentTaskToDelayedList+0x94>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	3304      	adds	r3, #4
 8003198:	4619      	mov	r1, r3
 800319a:	4819      	ldr	r0, [pc, #100]	@ (8003200 <prvAddCurrentTaskToDelayedList+0x98>)
 800319c:	f7fe fbab 	bl	80018f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80031a0:	e026      	b.n	80031f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4413      	add	r3, r2
 80031a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80031aa:	4b14      	ldr	r3, [pc, #80]	@ (80031fc <prvAddCurrentTaskToDelayedList+0x94>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d209      	bcs.n	80031ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80031ba:	4b12      	ldr	r3, [pc, #72]	@ (8003204 <prvAddCurrentTaskToDelayedList+0x9c>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	4b0f      	ldr	r3, [pc, #60]	@ (80031fc <prvAddCurrentTaskToDelayedList+0x94>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	3304      	adds	r3, #4
 80031c4:	4619      	mov	r1, r3
 80031c6:	4610      	mov	r0, r2
 80031c8:	f7fe fbb9 	bl	800193e <vListInsert>
}
 80031cc:	e010      	b.n	80031f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80031ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003208 <prvAddCurrentTaskToDelayedList+0xa0>)
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	4b0a      	ldr	r3, [pc, #40]	@ (80031fc <prvAddCurrentTaskToDelayedList+0x94>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	3304      	adds	r3, #4
 80031d8:	4619      	mov	r1, r3
 80031da:	4610      	mov	r0, r2
 80031dc:	f7fe fbaf 	bl	800193e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80031e0:	4b0a      	ldr	r3, [pc, #40]	@ (800320c <prvAddCurrentTaskToDelayedList+0xa4>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68ba      	ldr	r2, [r7, #8]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d202      	bcs.n	80031f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80031ea:	4a08      	ldr	r2, [pc, #32]	@ (800320c <prvAddCurrentTaskToDelayedList+0xa4>)
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	6013      	str	r3, [r2, #0]
}
 80031f0:	bf00      	nop
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	20000c08 	.word	0x20000c08
 80031fc:	20000730 	.word	0x20000730
 8003200:	20000bf0 	.word	0x20000bf0
 8003204:	20000bc0 	.word	0x20000bc0
 8003208:	20000bbc 	.word	0x20000bbc
 800320c:	20000c24 	.word	0x20000c24

08003210 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	@ 0x28
 8003214:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800321a:	f000 fb13 	bl	8003844 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800321e:	4b1d      	ldr	r3, [pc, #116]	@ (8003294 <xTimerCreateTimerTask+0x84>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d021      	beq.n	800326a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003226:	2300      	movs	r3, #0
 8003228:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800322a:	2300      	movs	r3, #0
 800322c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800322e:	1d3a      	adds	r2, r7, #4
 8003230:	f107 0108 	add.w	r1, r7, #8
 8003234:	f107 030c 	add.w	r3, r7, #12
 8003238:	4618      	mov	r0, r3
 800323a:	f7fe fb15 	bl	8001868 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	68fa      	ldr	r2, [r7, #12]
 8003244:	9202      	str	r2, [sp, #8]
 8003246:	9301      	str	r3, [sp, #4]
 8003248:	2302      	movs	r3, #2
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	2300      	movs	r3, #0
 800324e:	460a      	mov	r2, r1
 8003250:	4911      	ldr	r1, [pc, #68]	@ (8003298 <xTimerCreateTimerTask+0x88>)
 8003252:	4812      	ldr	r0, [pc, #72]	@ (800329c <xTimerCreateTimerTask+0x8c>)
 8003254:	f7ff f8d0 	bl	80023f8 <xTaskCreateStatic>
 8003258:	4603      	mov	r3, r0
 800325a:	4a11      	ldr	r2, [pc, #68]	@ (80032a0 <xTimerCreateTimerTask+0x90>)
 800325c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800325e:	4b10      	ldr	r3, [pc, #64]	@ (80032a0 <xTimerCreateTimerTask+0x90>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003266:	2301      	movs	r3, #1
 8003268:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10b      	bne.n	8003288 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003274:	f383 8811 	msr	BASEPRI, r3
 8003278:	f3bf 8f6f 	isb	sy
 800327c:	f3bf 8f4f 	dsb	sy
 8003280:	613b      	str	r3, [r7, #16]
}
 8003282:	bf00      	nop
 8003284:	bf00      	nop
 8003286:	e7fd      	b.n	8003284 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003288:	697b      	ldr	r3, [r7, #20]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	20000c60 	.word	0x20000c60
 8003298:	080041e4 	.word	0x080041e4
 800329c:	080033dd 	.word	0x080033dd
 80032a0:	20000c64 	.word	0x20000c64

080032a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08a      	sub	sp, #40	@ 0x28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
 80032b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80032b2:	2300      	movs	r3, #0
 80032b4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10b      	bne.n	80032d4 <xTimerGenericCommand+0x30>
	__asm volatile
 80032bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c0:	f383 8811 	msr	BASEPRI, r3
 80032c4:	f3bf 8f6f 	isb	sy
 80032c8:	f3bf 8f4f 	dsb	sy
 80032cc:	623b      	str	r3, [r7, #32]
}
 80032ce:	bf00      	nop
 80032d0:	bf00      	nop
 80032d2:	e7fd      	b.n	80032d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80032d4:	4b19      	ldr	r3, [pc, #100]	@ (800333c <xTimerGenericCommand+0x98>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d02a      	beq.n	8003332 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b05      	cmp	r3, #5
 80032ec:	dc18      	bgt.n	8003320 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80032ee:	f7ff fead 	bl	800304c <xTaskGetSchedulerState>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d109      	bne.n	800330c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80032f8:	4b10      	ldr	r3, [pc, #64]	@ (800333c <xTimerGenericCommand+0x98>)
 80032fa:	6818      	ldr	r0, [r3, #0]
 80032fc:	f107 0110 	add.w	r1, r7, #16
 8003300:	2300      	movs	r3, #0
 8003302:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003304:	f7fe fc88 	bl	8001c18 <xQueueGenericSend>
 8003308:	6278      	str	r0, [r7, #36]	@ 0x24
 800330a:	e012      	b.n	8003332 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800330c:	4b0b      	ldr	r3, [pc, #44]	@ (800333c <xTimerGenericCommand+0x98>)
 800330e:	6818      	ldr	r0, [r3, #0]
 8003310:	f107 0110 	add.w	r1, r7, #16
 8003314:	2300      	movs	r3, #0
 8003316:	2200      	movs	r2, #0
 8003318:	f7fe fc7e 	bl	8001c18 <xQueueGenericSend>
 800331c:	6278      	str	r0, [r7, #36]	@ 0x24
 800331e:	e008      	b.n	8003332 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003320:	4b06      	ldr	r3, [pc, #24]	@ (800333c <xTimerGenericCommand+0x98>)
 8003322:	6818      	ldr	r0, [r3, #0]
 8003324:	f107 0110 	add.w	r1, r7, #16
 8003328:	2300      	movs	r3, #0
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	f7fe fd76 	bl	8001e1c <xQueueGenericSendFromISR>
 8003330:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003334:	4618      	mov	r0, r3
 8003336:	3728      	adds	r7, #40	@ 0x28
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20000c60 	.word	0x20000c60

08003340 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b088      	sub	sp, #32
 8003344:	af02      	add	r7, sp, #8
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800334a:	4b23      	ldr	r3, [pc, #140]	@ (80033d8 <prvProcessExpiredTimer+0x98>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	3304      	adds	r3, #4
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe fb29 	bl	80019b0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b00      	cmp	r3, #0
 800336a:	d023      	beq.n	80033b4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	699a      	ldr	r2, [r3, #24]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	18d1      	adds	r1, r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	6978      	ldr	r0, [r7, #20]
 800337a:	f000 f8d5 	bl	8003528 <prvInsertTimerInActiveList>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d020      	beq.n	80033c6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003384:	2300      	movs	r3, #0
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	2300      	movs	r3, #0
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	2100      	movs	r1, #0
 800338e:	6978      	ldr	r0, [r7, #20]
 8003390:	f7ff ff88 	bl	80032a4 <xTimerGenericCommand>
 8003394:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d114      	bne.n	80033c6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800339c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a0:	f383 8811 	msr	BASEPRI, r3
 80033a4:	f3bf 8f6f 	isb	sy
 80033a8:	f3bf 8f4f 	dsb	sy
 80033ac:	60fb      	str	r3, [r7, #12]
}
 80033ae:	bf00      	nop
 80033b0:	bf00      	nop
 80033b2:	e7fd      	b.n	80033b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80033ba:	f023 0301 	bic.w	r3, r3, #1
 80033be:	b2da      	uxtb	r2, r3
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	6a1b      	ldr	r3, [r3, #32]
 80033ca:	6978      	ldr	r0, [r7, #20]
 80033cc:	4798      	blx	r3
}
 80033ce:	bf00      	nop
 80033d0:	3718      	adds	r7, #24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	20000c58 	.word	0x20000c58

080033dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80033e4:	f107 0308 	add.w	r3, r7, #8
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 f859 	bl	80034a0 <prvGetNextExpireTime>
 80033ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4619      	mov	r1, r3
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 f805 	bl	8003404 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80033fa:	f000 f8d7 	bl	80035ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80033fe:	bf00      	nop
 8003400:	e7f0      	b.n	80033e4 <prvTimerTask+0x8>
	...

08003404 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800340e:	f7ff fa37 	bl	8002880 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003412:	f107 0308 	add.w	r3, r7, #8
 8003416:	4618      	mov	r0, r3
 8003418:	f000 f866 	bl	80034e8 <prvSampleTimeNow>
 800341c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d130      	bne.n	8003486 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10a      	bne.n	8003440 <prvProcessTimerOrBlockTask+0x3c>
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	429a      	cmp	r2, r3
 8003430:	d806      	bhi.n	8003440 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003432:	f7ff fa33 	bl	800289c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003436:	68f9      	ldr	r1, [r7, #12]
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7ff ff81 	bl	8003340 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800343e:	e024      	b.n	800348a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d008      	beq.n	8003458 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003446:	4b13      	ldr	r3, [pc, #76]	@ (8003494 <prvProcessTimerOrBlockTask+0x90>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <prvProcessTimerOrBlockTask+0x50>
 8003450:	2301      	movs	r3, #1
 8003452:	e000      	b.n	8003456 <prvProcessTimerOrBlockTask+0x52>
 8003454:	2300      	movs	r3, #0
 8003456:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003458:	4b0f      	ldr	r3, [pc, #60]	@ (8003498 <prvProcessTimerOrBlockTask+0x94>)
 800345a:	6818      	ldr	r0, [r3, #0]
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	4619      	mov	r1, r3
 8003466:	f7fe ff93 	bl	8002390 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800346a:	f7ff fa17 	bl	800289c <xTaskResumeAll>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d10a      	bne.n	800348a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003474:	4b09      	ldr	r3, [pc, #36]	@ (800349c <prvProcessTimerOrBlockTask+0x98>)
 8003476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	f3bf 8f4f 	dsb	sy
 8003480:	f3bf 8f6f 	isb	sy
}
 8003484:	e001      	b.n	800348a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003486:	f7ff fa09 	bl	800289c <xTaskResumeAll>
}
 800348a:	bf00      	nop
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	20000c5c 	.word	0x20000c5c
 8003498:	20000c60 	.word	0x20000c60
 800349c:	e000ed04 	.word	0xe000ed04

080034a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80034a8:	4b0e      	ldr	r3, [pc, #56]	@ (80034e4 <prvGetNextExpireTime+0x44>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <prvGetNextExpireTime+0x16>
 80034b2:	2201      	movs	r2, #1
 80034b4:	e000      	b.n	80034b8 <prvGetNextExpireTime+0x18>
 80034b6:	2200      	movs	r2, #0
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d105      	bne.n	80034d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80034c4:	4b07      	ldr	r3, [pc, #28]	@ (80034e4 <prvGetNextExpireTime+0x44>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	e001      	b.n	80034d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80034d4:	68fb      	ldr	r3, [r7, #12]
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	20000c58 	.word	0x20000c58

080034e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80034f0:	f7ff fa72 	bl	80029d8 <xTaskGetTickCount>
 80034f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80034f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <prvSampleTimeNow+0x3c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d205      	bcs.n	800350c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003500:	f000 f93a 	bl	8003778 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	e002      	b.n	8003512 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003512:	4a04      	ldr	r2, [pc, #16]	@ (8003524 <prvSampleTimeNow+0x3c>)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003518:	68fb      	ldr	r3, [r7, #12]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	20000c68 	.word	0x20000c68

08003528 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003536:	2300      	movs	r3, #0
 8003538:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	429a      	cmp	r2, r3
 800354c:	d812      	bhi.n	8003574 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	1ad2      	subs	r2, r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	429a      	cmp	r2, r3
 800355a:	d302      	bcc.n	8003562 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800355c:	2301      	movs	r3, #1
 800355e:	617b      	str	r3, [r7, #20]
 8003560:	e01b      	b.n	800359a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003562:	4b10      	ldr	r3, [pc, #64]	@ (80035a4 <prvInsertTimerInActiveList+0x7c>)
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	3304      	adds	r3, #4
 800356a:	4619      	mov	r1, r3
 800356c:	4610      	mov	r0, r2
 800356e:	f7fe f9e6 	bl	800193e <vListInsert>
 8003572:	e012      	b.n	800359a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d206      	bcs.n	800358a <prvInsertTimerInActiveList+0x62>
 800357c:	68ba      	ldr	r2, [r7, #8]
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	429a      	cmp	r2, r3
 8003582:	d302      	bcc.n	800358a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003584:	2301      	movs	r3, #1
 8003586:	617b      	str	r3, [r7, #20]
 8003588:	e007      	b.n	800359a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800358a:	4b07      	ldr	r3, [pc, #28]	@ (80035a8 <prvInsertTimerInActiveList+0x80>)
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	3304      	adds	r3, #4
 8003592:	4619      	mov	r1, r3
 8003594:	4610      	mov	r0, r2
 8003596:	f7fe f9d2 	bl	800193e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800359a:	697b      	ldr	r3, [r7, #20]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	20000c5c 	.word	0x20000c5c
 80035a8:	20000c58 	.word	0x20000c58

080035ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b08e      	sub	sp, #56	@ 0x38
 80035b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80035b2:	e0ce      	b.n	8003752 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	da19      	bge.n	80035ee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80035ba:	1d3b      	adds	r3, r7, #4
 80035bc:	3304      	adds	r3, #4
 80035be:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80035c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10b      	bne.n	80035de <prvProcessReceivedCommands+0x32>
	__asm volatile
 80035c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035ca:	f383 8811 	msr	BASEPRI, r3
 80035ce:	f3bf 8f6f 	isb	sy
 80035d2:	f3bf 8f4f 	dsb	sy
 80035d6:	61fb      	str	r3, [r7, #28]
}
 80035d8:	bf00      	nop
 80035da:	bf00      	nop
 80035dc:	e7fd      	b.n	80035da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80035de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035e4:	6850      	ldr	r0, [r2, #4]
 80035e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035e8:	6892      	ldr	r2, [r2, #8]
 80035ea:	4611      	mov	r1, r2
 80035ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f2c0 80ae 	blt.w	8003752 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80035fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d004      	beq.n	800360c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003604:	3304      	adds	r3, #4
 8003606:	4618      	mov	r0, r3
 8003608:	f7fe f9d2 	bl	80019b0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800360c:	463b      	mov	r3, r7
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff ff6a 	bl	80034e8 <prvSampleTimeNow>
 8003614:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2b09      	cmp	r3, #9
 800361a:	f200 8097 	bhi.w	800374c <prvProcessReceivedCommands+0x1a0>
 800361e:	a201      	add	r2, pc, #4	@ (adr r2, 8003624 <prvProcessReceivedCommands+0x78>)
 8003620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003624:	0800364d 	.word	0x0800364d
 8003628:	0800364d 	.word	0x0800364d
 800362c:	0800364d 	.word	0x0800364d
 8003630:	080036c3 	.word	0x080036c3
 8003634:	080036d7 	.word	0x080036d7
 8003638:	08003723 	.word	0x08003723
 800363c:	0800364d 	.word	0x0800364d
 8003640:	0800364d 	.word	0x0800364d
 8003644:	080036c3 	.word	0x080036c3
 8003648:	080036d7 	.word	0x080036d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800364c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800364e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003652:	f043 0301 	orr.w	r3, r3, #1
 8003656:	b2da      	uxtb	r2, r3
 8003658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800365a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003662:	699b      	ldr	r3, [r3, #24]
 8003664:	18d1      	adds	r1, r2, r3
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800366a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800366c:	f7ff ff5c 	bl	8003528 <prvInsertTimerInActiveList>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d06c      	beq.n	8003750 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800367c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800367e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003680:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b00      	cmp	r3, #0
 800368a:	d061      	beq.n	8003750 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	441a      	add	r2, r3
 8003694:	2300      	movs	r3, #0
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	2300      	movs	r3, #0
 800369a:	2100      	movs	r1, #0
 800369c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800369e:	f7ff fe01 	bl	80032a4 <xTimerGenericCommand>
 80036a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80036a4:	6a3b      	ldr	r3, [r7, #32]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d152      	bne.n	8003750 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80036aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ae:	f383 8811 	msr	BASEPRI, r3
 80036b2:	f3bf 8f6f 	isb	sy
 80036b6:	f3bf 8f4f 	dsb	sy
 80036ba:	61bb      	str	r3, [r7, #24]
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	e7fd      	b.n	80036be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80036c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80036c8:	f023 0301 	bic.w	r3, r3, #1
 80036cc:	b2da      	uxtb	r2, r3
 80036ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80036d4:	e03d      	b.n	8003752 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80036d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80036dc:	f043 0301 	orr.w	r3, r3, #1
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80036ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d10b      	bne.n	800370e <prvProcessReceivedCommands+0x162>
	__asm volatile
 80036f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036fa:	f383 8811 	msr	BASEPRI, r3
 80036fe:	f3bf 8f6f 	isb	sy
 8003702:	f3bf 8f4f 	dsb	sy
 8003706:	617b      	str	r3, [r7, #20]
}
 8003708:	bf00      	nop
 800370a:	bf00      	nop
 800370c:	e7fd      	b.n	800370a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800370e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003710:	699a      	ldr	r2, [r3, #24]
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	18d1      	adds	r1, r2, r3
 8003716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800371a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800371c:	f7ff ff04 	bl	8003528 <prvInsertTimerInActiveList>
					break;
 8003720:	e017      	b.n	8003752 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003724:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d103      	bne.n	8003738 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8003730:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003732:	f000 fbe9 	bl	8003f08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003736:	e00c      	b.n	8003752 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800373e:	f023 0301 	bic.w	r3, r3, #1
 8003742:	b2da      	uxtb	r2, r3
 8003744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003746:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800374a:	e002      	b.n	8003752 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800374c:	bf00      	nop
 800374e:	e000      	b.n	8003752 <prvProcessReceivedCommands+0x1a6>
					break;
 8003750:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003752:	4b08      	ldr	r3, [pc, #32]	@ (8003774 <prvProcessReceivedCommands+0x1c8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	1d39      	adds	r1, r7, #4
 8003758:	2200      	movs	r2, #0
 800375a:	4618      	mov	r0, r3
 800375c:	f7fe fbfc 	bl	8001f58 <xQueueReceive>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	f47f af26 	bne.w	80035b4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003768:	bf00      	nop
 800376a:	bf00      	nop
 800376c:	3730      	adds	r7, #48	@ 0x30
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20000c60 	.word	0x20000c60

08003778 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b088      	sub	sp, #32
 800377c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800377e:	e049      	b.n	8003814 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003780:	4b2e      	ldr	r3, [pc, #184]	@ (800383c <prvSwitchTimerLists+0xc4>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800378a:	4b2c      	ldr	r3, [pc, #176]	@ (800383c <prvSwitchTimerLists+0xc4>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	3304      	adds	r3, #4
 8003798:	4618      	mov	r0, r3
 800379a:	f7fe f909 	bl	80019b0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037ac:	f003 0304 	and.w	r3, r3, #4
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d02f      	beq.n	8003814 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	699b      	ldr	r3, [r3, #24]
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	4413      	add	r3, r2
 80037bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80037be:	68ba      	ldr	r2, [r7, #8]
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d90e      	bls.n	80037e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80037d2:	4b1a      	ldr	r3, [pc, #104]	@ (800383c <prvSwitchTimerLists+0xc4>)
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	3304      	adds	r3, #4
 80037da:	4619      	mov	r1, r3
 80037dc:	4610      	mov	r0, r2
 80037de:	f7fe f8ae 	bl	800193e <vListInsert>
 80037e2:	e017      	b.n	8003814 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80037e4:	2300      	movs	r3, #0
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	2300      	movs	r3, #0
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	2100      	movs	r1, #0
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f7ff fd58 	bl	80032a4 <xTimerGenericCommand>
 80037f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10b      	bne.n	8003814 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80037fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003800:	f383 8811 	msr	BASEPRI, r3
 8003804:	f3bf 8f6f 	isb	sy
 8003808:	f3bf 8f4f 	dsb	sy
 800380c:	603b      	str	r3, [r7, #0]
}
 800380e:	bf00      	nop
 8003810:	bf00      	nop
 8003812:	e7fd      	b.n	8003810 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003814:	4b09      	ldr	r3, [pc, #36]	@ (800383c <prvSwitchTimerLists+0xc4>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1b0      	bne.n	8003780 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800381e:	4b07      	ldr	r3, [pc, #28]	@ (800383c <prvSwitchTimerLists+0xc4>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003824:	4b06      	ldr	r3, [pc, #24]	@ (8003840 <prvSwitchTimerLists+0xc8>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a04      	ldr	r2, [pc, #16]	@ (800383c <prvSwitchTimerLists+0xc4>)
 800382a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800382c:	4a04      	ldr	r2, [pc, #16]	@ (8003840 <prvSwitchTimerLists+0xc8>)
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	6013      	str	r3, [r2, #0]
}
 8003832:	bf00      	nop
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000c58 	.word	0x20000c58
 8003840:	20000c5c 	.word	0x20000c5c

08003844 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800384a:	f000 f96d 	bl	8003b28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800384e:	4b15      	ldr	r3, [pc, #84]	@ (80038a4 <prvCheckForValidListAndQueue+0x60>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d120      	bne.n	8003898 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003856:	4814      	ldr	r0, [pc, #80]	@ (80038a8 <prvCheckForValidListAndQueue+0x64>)
 8003858:	f7fe f820 	bl	800189c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800385c:	4813      	ldr	r0, [pc, #76]	@ (80038ac <prvCheckForValidListAndQueue+0x68>)
 800385e:	f7fe f81d 	bl	800189c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003862:	4b13      	ldr	r3, [pc, #76]	@ (80038b0 <prvCheckForValidListAndQueue+0x6c>)
 8003864:	4a10      	ldr	r2, [pc, #64]	@ (80038a8 <prvCheckForValidListAndQueue+0x64>)
 8003866:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003868:	4b12      	ldr	r3, [pc, #72]	@ (80038b4 <prvCheckForValidListAndQueue+0x70>)
 800386a:	4a10      	ldr	r2, [pc, #64]	@ (80038ac <prvCheckForValidListAndQueue+0x68>)
 800386c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800386e:	2300      	movs	r3, #0
 8003870:	9300      	str	r3, [sp, #0]
 8003872:	4b11      	ldr	r3, [pc, #68]	@ (80038b8 <prvCheckForValidListAndQueue+0x74>)
 8003874:	4a11      	ldr	r2, [pc, #68]	@ (80038bc <prvCheckForValidListAndQueue+0x78>)
 8003876:	2110      	movs	r1, #16
 8003878:	200a      	movs	r0, #10
 800387a:	f7fe f92d 	bl	8001ad8 <xQueueGenericCreateStatic>
 800387e:	4603      	mov	r3, r0
 8003880:	4a08      	ldr	r2, [pc, #32]	@ (80038a4 <prvCheckForValidListAndQueue+0x60>)
 8003882:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003884:	4b07      	ldr	r3, [pc, #28]	@ (80038a4 <prvCheckForValidListAndQueue+0x60>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d005      	beq.n	8003898 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800388c:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <prvCheckForValidListAndQueue+0x60>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	490b      	ldr	r1, [pc, #44]	@ (80038c0 <prvCheckForValidListAndQueue+0x7c>)
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe fd52 	bl	800233c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003898:	f000 f978 	bl	8003b8c <vPortExitCritical>
}
 800389c:	bf00      	nop
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	20000c60 	.word	0x20000c60
 80038a8:	20000c30 	.word	0x20000c30
 80038ac:	20000c44 	.word	0x20000c44
 80038b0:	20000c58 	.word	0x20000c58
 80038b4:	20000c5c 	.word	0x20000c5c
 80038b8:	20000d0c 	.word	0x20000d0c
 80038bc:	20000c6c 	.word	0x20000c6c
 80038c0:	080041ec 	.word	0x080041ec

080038c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3b04      	subs	r3, #4
 80038d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80038dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	3b04      	subs	r3, #4
 80038e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	f023 0201 	bic.w	r2, r3, #1
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	3b04      	subs	r3, #4
 80038f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80038f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003928 <pxPortInitialiseStack+0x64>)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	3b14      	subs	r3, #20
 80038fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	3b04      	subs	r3, #4
 800390a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f06f 0202 	mvn.w	r2, #2
 8003912:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	3b20      	subs	r3, #32
 8003918:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800391a:	68fb      	ldr	r3, [r7, #12]
}
 800391c:	4618      	mov	r0, r3
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	0800392d 	.word	0x0800392d

0800392c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800392c:	b480      	push	{r7}
 800392e:	b085      	sub	sp, #20
 8003930:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003932:	2300      	movs	r3, #0
 8003934:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003936:	4b13      	ldr	r3, [pc, #76]	@ (8003984 <prvTaskExitError+0x58>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800393e:	d00b      	beq.n	8003958 <prvTaskExitError+0x2c>
	__asm volatile
 8003940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003944:	f383 8811 	msr	BASEPRI, r3
 8003948:	f3bf 8f6f 	isb	sy
 800394c:	f3bf 8f4f 	dsb	sy
 8003950:	60fb      	str	r3, [r7, #12]
}
 8003952:	bf00      	nop
 8003954:	bf00      	nop
 8003956:	e7fd      	b.n	8003954 <prvTaskExitError+0x28>
	__asm volatile
 8003958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800395c:	f383 8811 	msr	BASEPRI, r3
 8003960:	f3bf 8f6f 	isb	sy
 8003964:	f3bf 8f4f 	dsb	sy
 8003968:	60bb      	str	r3, [r7, #8]
}
 800396a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800396c:	bf00      	nop
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0fc      	beq.n	800396e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003974:	bf00      	nop
 8003976:	bf00      	nop
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	2000000c 	.word	0x2000000c
	...

08003990 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003990:	4b07      	ldr	r3, [pc, #28]	@ (80039b0 <pxCurrentTCBConst2>)
 8003992:	6819      	ldr	r1, [r3, #0]
 8003994:	6808      	ldr	r0, [r1, #0]
 8003996:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800399a:	f380 8809 	msr	PSP, r0
 800399e:	f3bf 8f6f 	isb	sy
 80039a2:	f04f 0000 	mov.w	r0, #0
 80039a6:	f380 8811 	msr	BASEPRI, r0
 80039aa:	4770      	bx	lr
 80039ac:	f3af 8000 	nop.w

080039b0 <pxCurrentTCBConst2>:
 80039b0:	20000730 	.word	0x20000730
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80039b4:	bf00      	nop
 80039b6:	bf00      	nop

080039b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80039b8:	4808      	ldr	r0, [pc, #32]	@ (80039dc <prvPortStartFirstTask+0x24>)
 80039ba:	6800      	ldr	r0, [r0, #0]
 80039bc:	6800      	ldr	r0, [r0, #0]
 80039be:	f380 8808 	msr	MSP, r0
 80039c2:	f04f 0000 	mov.w	r0, #0
 80039c6:	f380 8814 	msr	CONTROL, r0
 80039ca:	b662      	cpsie	i
 80039cc:	b661      	cpsie	f
 80039ce:	f3bf 8f4f 	dsb	sy
 80039d2:	f3bf 8f6f 	isb	sy
 80039d6:	df00      	svc	0
 80039d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80039da:	bf00      	nop
 80039dc:	e000ed08 	.word	0xe000ed08

080039e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80039e6:	4b47      	ldr	r3, [pc, #284]	@ (8003b04 <xPortStartScheduler+0x124>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a47      	ldr	r2, [pc, #284]	@ (8003b08 <xPortStartScheduler+0x128>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d10b      	bne.n	8003a08 <xPortStartScheduler+0x28>
	__asm volatile
 80039f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039f4:	f383 8811 	msr	BASEPRI, r3
 80039f8:	f3bf 8f6f 	isb	sy
 80039fc:	f3bf 8f4f 	dsb	sy
 8003a00:	60fb      	str	r3, [r7, #12]
}
 8003a02:	bf00      	nop
 8003a04:	bf00      	nop
 8003a06:	e7fd      	b.n	8003a04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003a08:	4b3e      	ldr	r3, [pc, #248]	@ (8003b04 <xPortStartScheduler+0x124>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a3f      	ldr	r2, [pc, #252]	@ (8003b0c <xPortStartScheduler+0x12c>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d10b      	bne.n	8003a2a <xPortStartScheduler+0x4a>
	__asm volatile
 8003a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a16:	f383 8811 	msr	BASEPRI, r3
 8003a1a:	f3bf 8f6f 	isb	sy
 8003a1e:	f3bf 8f4f 	dsb	sy
 8003a22:	613b      	str	r3, [r7, #16]
}
 8003a24:	bf00      	nop
 8003a26:	bf00      	nop
 8003a28:	e7fd      	b.n	8003a26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003a2a:	4b39      	ldr	r3, [pc, #228]	@ (8003b10 <xPortStartScheduler+0x130>)
 8003a2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	22ff      	movs	r2, #255	@ 0xff
 8003a3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003a44:	78fb      	ldrb	r3, [r7, #3]
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	4b31      	ldr	r3, [pc, #196]	@ (8003b14 <xPortStartScheduler+0x134>)
 8003a50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003a52:	4b31      	ldr	r3, [pc, #196]	@ (8003b18 <xPortStartScheduler+0x138>)
 8003a54:	2207      	movs	r2, #7
 8003a56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a58:	e009      	b.n	8003a6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003a5a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b18 <xPortStartScheduler+0x138>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	4a2d      	ldr	r2, [pc, #180]	@ (8003b18 <xPortStartScheduler+0x138>)
 8003a62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003a64:	78fb      	ldrb	r3, [r7, #3]
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a6e:	78fb      	ldrb	r3, [r7, #3]
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a76:	2b80      	cmp	r3, #128	@ 0x80
 8003a78:	d0ef      	beq.n	8003a5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003a7a:	4b27      	ldr	r3, [pc, #156]	@ (8003b18 <xPortStartScheduler+0x138>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f1c3 0307 	rsb	r3, r3, #7
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	d00b      	beq.n	8003a9e <xPortStartScheduler+0xbe>
	__asm volatile
 8003a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a8a:	f383 8811 	msr	BASEPRI, r3
 8003a8e:	f3bf 8f6f 	isb	sy
 8003a92:	f3bf 8f4f 	dsb	sy
 8003a96:	60bb      	str	r3, [r7, #8]
}
 8003a98:	bf00      	nop
 8003a9a:	bf00      	nop
 8003a9c:	e7fd      	b.n	8003a9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b18 <xPortStartScheduler+0x138>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	021b      	lsls	r3, r3, #8
 8003aa4:	4a1c      	ldr	r2, [pc, #112]	@ (8003b18 <xPortStartScheduler+0x138>)
 8003aa6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b18 <xPortStartScheduler+0x138>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ab0:	4a19      	ldr	r2, [pc, #100]	@ (8003b18 <xPortStartScheduler+0x138>)
 8003ab2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	b2da      	uxtb	r2, r3
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003abc:	4b17      	ldr	r3, [pc, #92]	@ (8003b1c <xPortStartScheduler+0x13c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a16      	ldr	r2, [pc, #88]	@ (8003b1c <xPortStartScheduler+0x13c>)
 8003ac2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ac6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003ac8:	4b14      	ldr	r3, [pc, #80]	@ (8003b1c <xPortStartScheduler+0x13c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a13      	ldr	r2, [pc, #76]	@ (8003b1c <xPortStartScheduler+0x13c>)
 8003ace:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003ad2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003ad4:	f000 f8da 	bl	8003c8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003ad8:	4b11      	ldr	r3, [pc, #68]	@ (8003b20 <xPortStartScheduler+0x140>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003ade:	f000 f8f9 	bl	8003cd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003ae2:	4b10      	ldr	r3, [pc, #64]	@ (8003b24 <xPortStartScheduler+0x144>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a0f      	ldr	r2, [pc, #60]	@ (8003b24 <xPortStartScheduler+0x144>)
 8003ae8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003aec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003aee:	f7ff ff63 	bl	80039b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003af2:	f7ff f83b 	bl	8002b6c <vTaskSwitchContext>
	prvTaskExitError();
 8003af6:	f7ff ff19 	bl	800392c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3718      	adds	r7, #24
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	e000ed00 	.word	0xe000ed00
 8003b08:	410fc271 	.word	0x410fc271
 8003b0c:	410fc270 	.word	0x410fc270
 8003b10:	e000e400 	.word	0xe000e400
 8003b14:	20000d5c 	.word	0x20000d5c
 8003b18:	20000d60 	.word	0x20000d60
 8003b1c:	e000ed20 	.word	0xe000ed20
 8003b20:	2000000c 	.word	0x2000000c
 8003b24:	e000ef34 	.word	0xe000ef34

08003b28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
	__asm volatile
 8003b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b32:	f383 8811 	msr	BASEPRI, r3
 8003b36:	f3bf 8f6f 	isb	sy
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	607b      	str	r3, [r7, #4]
}
 8003b40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003b42:	4b10      	ldr	r3, [pc, #64]	@ (8003b84 <vPortEnterCritical+0x5c>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	3301      	adds	r3, #1
 8003b48:	4a0e      	ldr	r2, [pc, #56]	@ (8003b84 <vPortEnterCritical+0x5c>)
 8003b4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8003b84 <vPortEnterCritical+0x5c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d110      	bne.n	8003b76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003b54:	4b0c      	ldr	r3, [pc, #48]	@ (8003b88 <vPortEnterCritical+0x60>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00b      	beq.n	8003b76 <vPortEnterCritical+0x4e>
	__asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	603b      	str	r3, [r7, #0]
}
 8003b70:	bf00      	nop
 8003b72:	bf00      	nop
 8003b74:	e7fd      	b.n	8003b72 <vPortEnterCritical+0x4a>
	}
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	2000000c 	.word	0x2000000c
 8003b88:	e000ed04 	.word	0xe000ed04

08003b8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003b92:	4b12      	ldr	r3, [pc, #72]	@ (8003bdc <vPortExitCritical+0x50>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10b      	bne.n	8003bb2 <vPortExitCritical+0x26>
	__asm volatile
 8003b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b9e:	f383 8811 	msr	BASEPRI, r3
 8003ba2:	f3bf 8f6f 	isb	sy
 8003ba6:	f3bf 8f4f 	dsb	sy
 8003baa:	607b      	str	r3, [r7, #4]
}
 8003bac:	bf00      	nop
 8003bae:	bf00      	nop
 8003bb0:	e7fd      	b.n	8003bae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8003bdc <vPortExitCritical+0x50>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	4a08      	ldr	r2, [pc, #32]	@ (8003bdc <vPortExitCritical+0x50>)
 8003bba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003bbc:	4b07      	ldr	r3, [pc, #28]	@ (8003bdc <vPortExitCritical+0x50>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d105      	bne.n	8003bd0 <vPortExitCritical+0x44>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	f383 8811 	msr	BASEPRI, r3
}
 8003bce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003bd0:	bf00      	nop
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr
 8003bdc:	2000000c 	.word	0x2000000c

08003be0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003be0:	f3ef 8009 	mrs	r0, PSP
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	4b15      	ldr	r3, [pc, #84]	@ (8003c40 <pxCurrentTCBConst>)
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	f01e 0f10 	tst.w	lr, #16
 8003bf0:	bf08      	it	eq
 8003bf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003bf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bfa:	6010      	str	r0, [r2, #0]
 8003bfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003c00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003c04:	f380 8811 	msr	BASEPRI, r0
 8003c08:	f3bf 8f4f 	dsb	sy
 8003c0c:	f3bf 8f6f 	isb	sy
 8003c10:	f7fe ffac 	bl	8002b6c <vTaskSwitchContext>
 8003c14:	f04f 0000 	mov.w	r0, #0
 8003c18:	f380 8811 	msr	BASEPRI, r0
 8003c1c:	bc09      	pop	{r0, r3}
 8003c1e:	6819      	ldr	r1, [r3, #0]
 8003c20:	6808      	ldr	r0, [r1, #0]
 8003c22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c26:	f01e 0f10 	tst.w	lr, #16
 8003c2a:	bf08      	it	eq
 8003c2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003c30:	f380 8809 	msr	PSP, r0
 8003c34:	f3bf 8f6f 	isb	sy
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	f3af 8000 	nop.w

08003c40 <pxCurrentTCBConst>:
 8003c40:	20000730 	.word	0x20000730
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003c44:	bf00      	nop
 8003c46:	bf00      	nop

08003c48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c52:	f383 8811 	msr	BASEPRI, r3
 8003c56:	f3bf 8f6f 	isb	sy
 8003c5a:	f3bf 8f4f 	dsb	sy
 8003c5e:	607b      	str	r3, [r7, #4]
}
 8003c60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003c62:	f7fe fec9 	bl	80029f8 <xTaskIncrementTick>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003c6c:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <xPortSysTickHandler+0x40>)
 8003c6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	2300      	movs	r3, #0
 8003c76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	f383 8811 	msr	BASEPRI, r3
}
 8003c7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003c80:	bf00      	nop
 8003c82:	3708      	adds	r7, #8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	e000ed04 	.word	0xe000ed04

08003c8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003c90:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc0 <vPortSetupTimerInterrupt+0x34>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003c96:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc4 <vPortSetupTimerInterrupt+0x38>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc8 <vPortSetupTimerInterrupt+0x3c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8003ccc <vPortSetupTimerInterrupt+0x40>)
 8003ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca6:	099b      	lsrs	r3, r3, #6
 8003ca8:	4a09      	ldr	r2, [pc, #36]	@ (8003cd0 <vPortSetupTimerInterrupt+0x44>)
 8003caa:	3b01      	subs	r3, #1
 8003cac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003cae:	4b04      	ldr	r3, [pc, #16]	@ (8003cc0 <vPortSetupTimerInterrupt+0x34>)
 8003cb0:	2207      	movs	r2, #7
 8003cb2:	601a      	str	r2, [r3, #0]
}
 8003cb4:	bf00      	nop
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	e000e010 	.word	0xe000e010
 8003cc4:	e000e018 	.word	0xe000e018
 8003cc8:	20000000 	.word	0x20000000
 8003ccc:	10624dd3 	.word	0x10624dd3
 8003cd0:	e000e014 	.word	0xe000e014

08003cd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003cd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003ce4 <vPortEnableVFP+0x10>
 8003cd8:	6801      	ldr	r1, [r0, #0]
 8003cda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003cde:	6001      	str	r1, [r0, #0]
 8003ce0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003ce2:	bf00      	nop
 8003ce4:	e000ed88 	.word	0xe000ed88

08003ce8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003cee:	f3ef 8305 	mrs	r3, IPSR
 8003cf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2b0f      	cmp	r3, #15
 8003cf8:	d915      	bls.n	8003d26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003cfa:	4a18      	ldr	r2, [pc, #96]	@ (8003d5c <vPortValidateInterruptPriority+0x74>)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4413      	add	r3, r2
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003d04:	4b16      	ldr	r3, [pc, #88]	@ (8003d60 <vPortValidateInterruptPriority+0x78>)
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	7afa      	ldrb	r2, [r7, #11]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d20b      	bcs.n	8003d26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8003d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d12:	f383 8811 	msr	BASEPRI, r3
 8003d16:	f3bf 8f6f 	isb	sy
 8003d1a:	f3bf 8f4f 	dsb	sy
 8003d1e:	607b      	str	r3, [r7, #4]
}
 8003d20:	bf00      	nop
 8003d22:	bf00      	nop
 8003d24:	e7fd      	b.n	8003d22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003d26:	4b0f      	ldr	r3, [pc, #60]	@ (8003d64 <vPortValidateInterruptPriority+0x7c>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003d68 <vPortValidateInterruptPriority+0x80>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d90b      	bls.n	8003d4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8003d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d3a:	f383 8811 	msr	BASEPRI, r3
 8003d3e:	f3bf 8f6f 	isb	sy
 8003d42:	f3bf 8f4f 	dsb	sy
 8003d46:	603b      	str	r3, [r7, #0]
}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	e7fd      	b.n	8003d4a <vPortValidateInterruptPriority+0x62>
	}
 8003d4e:	bf00      	nop
 8003d50:	3714      	adds	r7, #20
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	e000e3f0 	.word	0xe000e3f0
 8003d60:	20000d5c 	.word	0x20000d5c
 8003d64:	e000ed0c 	.word	0xe000ed0c
 8003d68:	20000d60 	.word	0x20000d60

08003d6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b08a      	sub	sp, #40	@ 0x28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003d74:	2300      	movs	r3, #0
 8003d76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003d78:	f7fe fd82 	bl	8002880 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003d7c:	4b5c      	ldr	r3, [pc, #368]	@ (8003ef0 <pvPortMalloc+0x184>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d101      	bne.n	8003d88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003d84:	f000 f924 	bl	8003fd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003d88:	4b5a      	ldr	r3, [pc, #360]	@ (8003ef4 <pvPortMalloc+0x188>)
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f040 8095 	bne.w	8003ec0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d01e      	beq.n	8003dda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003d9c:	2208      	movs	r2, #8
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4413      	add	r3, r2
 8003da2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d015      	beq.n	8003dda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f023 0307 	bic.w	r3, r3, #7
 8003db4:	3308      	adds	r3, #8
 8003db6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00b      	beq.n	8003dda <pvPortMalloc+0x6e>
	__asm volatile
 8003dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc6:	f383 8811 	msr	BASEPRI, r3
 8003dca:	f3bf 8f6f 	isb	sy
 8003dce:	f3bf 8f4f 	dsb	sy
 8003dd2:	617b      	str	r3, [r7, #20]
}
 8003dd4:	bf00      	nop
 8003dd6:	bf00      	nop
 8003dd8:	e7fd      	b.n	8003dd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d06f      	beq.n	8003ec0 <pvPortMalloc+0x154>
 8003de0:	4b45      	ldr	r3, [pc, #276]	@ (8003ef8 <pvPortMalloc+0x18c>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d86a      	bhi.n	8003ec0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003dea:	4b44      	ldr	r3, [pc, #272]	@ (8003efc <pvPortMalloc+0x190>)
 8003dec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003dee:	4b43      	ldr	r3, [pc, #268]	@ (8003efc <pvPortMalloc+0x190>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003df4:	e004      	b.n	8003e00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d903      	bls.n	8003e12 <pvPortMalloc+0xa6>
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f1      	bne.n	8003df6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003e12:	4b37      	ldr	r3, [pc, #220]	@ (8003ef0 <pvPortMalloc+0x184>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d051      	beq.n	8003ec0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2208      	movs	r2, #8
 8003e22:	4413      	add	r3, r2
 8003e24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	6a3b      	ldr	r3, [r7, #32]
 8003e2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	1ad2      	subs	r2, r2, r3
 8003e36:	2308      	movs	r3, #8
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d920      	bls.n	8003e80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4413      	add	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	f003 0307 	and.w	r3, r3, #7
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00b      	beq.n	8003e68 <pvPortMalloc+0xfc>
	__asm volatile
 8003e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	613b      	str	r3, [r7, #16]
}
 8003e62:	bf00      	nop
 8003e64:	bf00      	nop
 8003e66:	e7fd      	b.n	8003e64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	1ad2      	subs	r2, r2, r3
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003e7a:	69b8      	ldr	r0, [r7, #24]
 8003e7c:	f000 f90a 	bl	8004094 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003e80:	4b1d      	ldr	r3, [pc, #116]	@ (8003ef8 <pvPortMalloc+0x18c>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ef8 <pvPortMalloc+0x18c>)
 8003e8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ef8 <pvPortMalloc+0x18c>)
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	4b1b      	ldr	r3, [pc, #108]	@ (8003f00 <pvPortMalloc+0x194>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d203      	bcs.n	8003ea2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003e9a:	4b17      	ldr	r3, [pc, #92]	@ (8003ef8 <pvPortMalloc+0x18c>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a18      	ldr	r2, [pc, #96]	@ (8003f00 <pvPortMalloc+0x194>)
 8003ea0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea4:	685a      	ldr	r2, [r3, #4]
 8003ea6:	4b13      	ldr	r3, [pc, #76]	@ (8003ef4 <pvPortMalloc+0x188>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003eb6:	4b13      	ldr	r3, [pc, #76]	@ (8003f04 <pvPortMalloc+0x198>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	3301      	adds	r3, #1
 8003ebc:	4a11      	ldr	r2, [pc, #68]	@ (8003f04 <pvPortMalloc+0x198>)
 8003ebe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003ec0:	f7fe fcec 	bl	800289c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00b      	beq.n	8003ee6 <pvPortMalloc+0x17a>
	__asm volatile
 8003ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed2:	f383 8811 	msr	BASEPRI, r3
 8003ed6:	f3bf 8f6f 	isb	sy
 8003eda:	f3bf 8f4f 	dsb	sy
 8003ede:	60fb      	str	r3, [r7, #12]
}
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	e7fd      	b.n	8003ee2 <pvPortMalloc+0x176>
	return pvReturn;
 8003ee6:	69fb      	ldr	r3, [r7, #28]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3728      	adds	r7, #40	@ 0x28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	2000196c 	.word	0x2000196c
 8003ef4:	20001980 	.word	0x20001980
 8003ef8:	20001970 	.word	0x20001970
 8003efc:	20001964 	.word	0x20001964
 8003f00:	20001974 	.word	0x20001974
 8003f04:	20001978 	.word	0x20001978

08003f08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d04f      	beq.n	8003fba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003f1a:	2308      	movs	r3, #8
 8003f1c:	425b      	negs	r3, r3
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	4413      	add	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	4b25      	ldr	r3, [pc, #148]	@ (8003fc4 <vPortFree+0xbc>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4013      	ands	r3, r2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10b      	bne.n	8003f4e <vPortFree+0x46>
	__asm volatile
 8003f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f3a:	f383 8811 	msr	BASEPRI, r3
 8003f3e:	f3bf 8f6f 	isb	sy
 8003f42:	f3bf 8f4f 	dsb	sy
 8003f46:	60fb      	str	r3, [r7, #12]
}
 8003f48:	bf00      	nop
 8003f4a:	bf00      	nop
 8003f4c:	e7fd      	b.n	8003f4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00b      	beq.n	8003f6e <vPortFree+0x66>
	__asm volatile
 8003f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f5a:	f383 8811 	msr	BASEPRI, r3
 8003f5e:	f3bf 8f6f 	isb	sy
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	60bb      	str	r3, [r7, #8]
}
 8003f68:	bf00      	nop
 8003f6a:	bf00      	nop
 8003f6c:	e7fd      	b.n	8003f6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	4b14      	ldr	r3, [pc, #80]	@ (8003fc4 <vPortFree+0xbc>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4013      	ands	r3, r2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d01e      	beq.n	8003fba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d11a      	bne.n	8003fba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc4 <vPortFree+0xbc>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	401a      	ands	r2, r3
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003f94:	f7fe fc74 	bl	8002880 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc8 <vPortFree+0xc0>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4413      	add	r3, r2
 8003fa2:	4a09      	ldr	r2, [pc, #36]	@ (8003fc8 <vPortFree+0xc0>)
 8003fa4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003fa6:	6938      	ldr	r0, [r7, #16]
 8003fa8:	f000 f874 	bl	8004094 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003fac:	4b07      	ldr	r3, [pc, #28]	@ (8003fcc <vPortFree+0xc4>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	3301      	adds	r3, #1
 8003fb2:	4a06      	ldr	r2, [pc, #24]	@ (8003fcc <vPortFree+0xc4>)
 8003fb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003fb6:	f7fe fc71 	bl	800289c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003fba:	bf00      	nop
 8003fbc:	3718      	adds	r7, #24
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	20001980 	.word	0x20001980
 8003fc8:	20001970 	.word	0x20001970
 8003fcc:	2000197c 	.word	0x2000197c

08003fd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003fd6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003fda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003fdc:	4b27      	ldr	r3, [pc, #156]	@ (800407c <prvHeapInit+0xac>)
 8003fde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00c      	beq.n	8004004 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	3307      	adds	r3, #7
 8003fee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f023 0307 	bic.w	r3, r3, #7
 8003ff6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800407c <prvHeapInit+0xac>)
 8004000:	4413      	add	r3, r2
 8004002:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004008:	4a1d      	ldr	r2, [pc, #116]	@ (8004080 <prvHeapInit+0xb0>)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800400e:	4b1c      	ldr	r3, [pc, #112]	@ (8004080 <prvHeapInit+0xb0>)
 8004010:	2200      	movs	r2, #0
 8004012:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	4413      	add	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800401c:	2208      	movs	r2, #8
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	1a9b      	subs	r3, r3, r2
 8004022:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f023 0307 	bic.w	r3, r3, #7
 800402a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4a15      	ldr	r2, [pc, #84]	@ (8004084 <prvHeapInit+0xb4>)
 8004030:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004032:	4b14      	ldr	r3, [pc, #80]	@ (8004084 <prvHeapInit+0xb4>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2200      	movs	r2, #0
 8004038:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800403a:	4b12      	ldr	r3, [pc, #72]	@ (8004084 <prvHeapInit+0xb4>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2200      	movs	r2, #0
 8004040:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	1ad2      	subs	r2, r2, r3
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004050:	4b0c      	ldr	r3, [pc, #48]	@ (8004084 <prvHeapInit+0xb4>)
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	4a0a      	ldr	r2, [pc, #40]	@ (8004088 <prvHeapInit+0xb8>)
 800405e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	4a09      	ldr	r2, [pc, #36]	@ (800408c <prvHeapInit+0xbc>)
 8004066:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004068:	4b09      	ldr	r3, [pc, #36]	@ (8004090 <prvHeapInit+0xc0>)
 800406a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800406e:	601a      	str	r2, [r3, #0]
}
 8004070:	bf00      	nop
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr
 800407c:	20000d64 	.word	0x20000d64
 8004080:	20001964 	.word	0x20001964
 8004084:	2000196c 	.word	0x2000196c
 8004088:	20001974 	.word	0x20001974
 800408c:	20001970 	.word	0x20001970
 8004090:	20001980 	.word	0x20001980

08004094 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800409c:	4b28      	ldr	r3, [pc, #160]	@ (8004140 <prvInsertBlockIntoFreeList+0xac>)
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	e002      	b.n	80040a8 <prvInsertBlockIntoFreeList+0x14>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	60fb      	str	r3, [r7, #12]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d8f7      	bhi.n	80040a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	4413      	add	r3, r2
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d108      	bne.n	80040d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	685a      	ldr	r2, [r3, #4]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	441a      	add	r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	441a      	add	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d118      	bne.n	800411c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	4b15      	ldr	r3, [pc, #84]	@ (8004144 <prvInsertBlockIntoFreeList+0xb0>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d00d      	beq.n	8004112 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	441a      	add	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	e008      	b.n	8004124 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004112:	4b0c      	ldr	r3, [pc, #48]	@ (8004144 <prvInsertBlockIntoFreeList+0xb0>)
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	601a      	str	r2, [r3, #0]
 800411a:	e003      	b.n	8004124 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	429a      	cmp	r2, r3
 800412a:	d002      	beq.n	8004132 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004132:	bf00      	nop
 8004134:	3714      	adds	r7, #20
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	20001964 	.word	0x20001964
 8004144:	2000196c 	.word	0x2000196c

08004148 <memset>:
 8004148:	4402      	add	r2, r0
 800414a:	4603      	mov	r3, r0
 800414c:	4293      	cmp	r3, r2
 800414e:	d100      	bne.n	8004152 <memset+0xa>
 8004150:	4770      	bx	lr
 8004152:	f803 1b01 	strb.w	r1, [r3], #1
 8004156:	e7f9      	b.n	800414c <memset+0x4>

08004158 <__libc_init_array>:
 8004158:	b570      	push	{r4, r5, r6, lr}
 800415a:	4d0d      	ldr	r5, [pc, #52]	@ (8004190 <__libc_init_array+0x38>)
 800415c:	4c0d      	ldr	r4, [pc, #52]	@ (8004194 <__libc_init_array+0x3c>)
 800415e:	1b64      	subs	r4, r4, r5
 8004160:	10a4      	asrs	r4, r4, #2
 8004162:	2600      	movs	r6, #0
 8004164:	42a6      	cmp	r6, r4
 8004166:	d109      	bne.n	800417c <__libc_init_array+0x24>
 8004168:	4d0b      	ldr	r5, [pc, #44]	@ (8004198 <__libc_init_array+0x40>)
 800416a:	4c0c      	ldr	r4, [pc, #48]	@ (800419c <__libc_init_array+0x44>)
 800416c:	f000 f826 	bl	80041bc <_init>
 8004170:	1b64      	subs	r4, r4, r5
 8004172:	10a4      	asrs	r4, r4, #2
 8004174:	2600      	movs	r6, #0
 8004176:	42a6      	cmp	r6, r4
 8004178:	d105      	bne.n	8004186 <__libc_init_array+0x2e>
 800417a:	bd70      	pop	{r4, r5, r6, pc}
 800417c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004180:	4798      	blx	r3
 8004182:	3601      	adds	r6, #1
 8004184:	e7ee      	b.n	8004164 <__libc_init_array+0xc>
 8004186:	f855 3b04 	ldr.w	r3, [r5], #4
 800418a:	4798      	blx	r3
 800418c:	3601      	adds	r6, #1
 800418e:	e7f2      	b.n	8004176 <__libc_init_array+0x1e>
 8004190:	08004228 	.word	0x08004228
 8004194:	08004228 	.word	0x08004228
 8004198:	08004228 	.word	0x08004228
 800419c:	0800422c 	.word	0x0800422c

080041a0 <memcpy>:
 80041a0:	440a      	add	r2, r1
 80041a2:	4291      	cmp	r1, r2
 80041a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80041a8:	d100      	bne.n	80041ac <memcpy+0xc>
 80041aa:	4770      	bx	lr
 80041ac:	b510      	push	{r4, lr}
 80041ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041b6:	4291      	cmp	r1, r2
 80041b8:	d1f9      	bne.n	80041ae <memcpy+0xe>
 80041ba:	bd10      	pop	{r4, pc}

080041bc <_init>:
 80041bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041be:	bf00      	nop
 80041c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041c2:	bc08      	pop	{r3}
 80041c4:	469e      	mov	lr, r3
 80041c6:	4770      	bx	lr

080041c8 <_fini>:
 80041c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ca:	bf00      	nop
 80041cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041ce:	bc08      	pop	{r3}
 80041d0:	469e      	mov	lr, r3
 80041d2:	4770      	bx	lr
