// Seed: 3106726515
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output uwire id_7,
    output wand id_8,
    output wire id_9,
    input supply0 id_10,
    input wor id_11
    , id_19,
    input supply1 id_12,
    input wire id_13,
    input wor id_14,
    output wor id_15,
    input wire id_16,
    input tri id_17
);
  tri id_20 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    input uwire id_3,
    input supply1 id_4,
    inout tri id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output supply0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_2,
      id_7,
      id_2,
      id_8,
      id_9,
      id_9,
      id_5,
      id_3,
      id_8,
      id_6,
      id_3,
      id_4,
      id_9,
      id_3,
      id_3
  );
  and primCall (id_7, id_3, id_8, id_11, id_0, id_5, id_2, id_4, id_6);
  logic id_12;
  ;
  assign id_1 = id_11;
endmodule
