/*!Peripheral access API for STM32U5A9 microcontrollers (generated using svd2rust v0.36.1 (4052ce6 2025-04-04))

You can find an overview of the generated API [here].

API features to be included in the [next] svd2rust release can be generated by cloning the svd2rust [repository], checking out the above commit, and running `cargo doc --open`.

[here]: https://docs.rs/svd2rust/0.36.1/svd2rust/#peripheral-api
[next]: https://github.com/rust-embedded/svd2rust/blob/master/CHANGELOG.md#unreleased
[repository]: https://github.com/rust-embedded/svd2rust*/
///Number available in the NVIC for configuring priority
pub const NVIC_PRIO_BITS: u8 = 4;
#[cfg(feature = "rt")]
pub use self::Interrupt as interrupt;
pub use cortex_m::peripheral::Peripherals as CorePeripherals;
pub use cortex_m::peripheral::{CBP, CPUID, DCB, DWT, FPB, FPU, ITM, MPU, NVIC, SCB, SYST, TPIU};
#[cfg(feature = "rt")]
pub use cortex_m_rt::interrupt;
#[cfg(feature = "rt")]
extern "C" {
    fn WWDG();
    fn PVD_PVM();
    fn RTC();
    fn RTC_S();
    fn TAMP();
    fn RAMCFG();
    fn FLASH();
    fn FLASH_S();
    fn GTZC();
    fn RCC();
    fn RCC_S();
    fn EXTI0();
    fn EXTI1();
    fn EXTI2();
    fn EXTI3();
    fn EXTI4();
    fn EXTI5();
    fn EXTI6();
    fn EXTI7();
    fn EXTI8();
    fn EXTI9();
    fn EXTI10();
    fn EXTI11();
    fn EXTI12();
    fn EXTI13();
    fn EXTI14();
    fn EXTI15();
    fn IWDG();
    fn SAES();
    fn GPDMA1_CH0();
    fn GPDMA1_CH1();
    fn GPDMA1_CH2();
    fn GPDMA1_CH3();
    fn GPDMA1_CH4();
    fn GPDMA1_CH5();
    fn GPDMA1_CH6();
    fn GPDMA1_CH7();
    fn ADC12();
    fn DAC1();
    fn FDCAN1_IT0();
    fn FDCAN1_IT1();
    fn TIM1_BRK();
    fn TIM1_UP();
    fn TIM1_TRG_COM();
    fn TIM1_CC();
    fn TIM2();
    fn TIM3();
    fn TIM4();
    fn TIM5();
    fn TIM6();
    fn TIM7();
    fn TIM8_BRK();
    fn TIM8_UP();
    fn TIM8_TRG_COM();
    fn TIM8_CC();
    fn I2C1_EV();
    fn I2C1_ER();
    fn I2C2_EV();
    fn I2C2_ER();
    fn SPI1();
    fn SPI2();
    fn USART1();
    fn USART2();
    fn USART3();
    fn UART4();
    fn UART5();
    fn LPUART1();
    fn LPTIM1();
    fn LPTIM2();
    fn TIM15();
    fn TIM16();
    fn TIM17();
    fn COMP();
    fn OTG_HS();
    fn CRS();
    fn FMC();
    fn OCTOSPI1();
    fn PWR_S3WU();
    fn SDMMC1();
    fn SDMMC2();
    fn GPDMA1_CH8();
    fn GPDMA1_CH9();
    fn GPDMA1_CH10();
    fn GPDMA1_CH11();
    fn GPDMA1_CH12();
    fn GPDMA1_CH13();
    fn GPDMA1_CH14();
    fn GPDMA1_CH15();
    fn I2C3_EV();
    fn I2C3_ER();
    fn SAI1();
    fn SAI2();
    fn TSC();
    fn AES();
    fn RNG();
    fn FPU();
    fn HASH();
    fn PKA();
    fn LPTIM3();
    fn SPI3();
    fn I2C4_ER();
    fn I2C4_EV();
    fn MDF1_FLT0();
    fn MDF1_FLT1();
    fn MDF1_FLT2();
    fn MDF1_FLT3();
    fn UCPD1();
    fn ICACHE();
    fn OTFDEC1();
    fn OTFDEC2();
    fn LPTIM4();
    fn DCACHE1();
    fn ADF1_FLT0();
    fn ADC4();
    fn LPDMA1_CH0();
    fn LPDMA1_CH1();
    fn LPDMA1_CH2();
    fn LPDMA1_CH3();
    fn DMA2D();
    fn DCMI_PSSI();
    fn OCTOSPI2();
    fn MDF1_FLT4();
    fn MDF1_FLT5();
    fn CORDIC();
    fn FMAC();
    fn LSECSSD();
    fn USART6();
    fn I2C5_ER();
    fn I2C5_EV();
    fn I2C6_ER();
    fn I2C6_EV();
    fn HSPI1();
    fn GPU2D_IRQ();
    fn GPU2D_IRQSYS();
    fn GFXMMU();
    fn LCD_TFT();
    fn LCD_TFT_ERR();
    fn DSIHOST();
    fn DCACHE2();
}
#[doc(hidden)]
#[repr(C)]
pub union Vector {
    _handler: unsafe extern "C" fn(),
    _reserved: u32,
}
#[cfg(feature = "rt")]
#[doc(hidden)]
#[link_section = ".vector_table.interrupts"]
#[no_mangle]
pub static __INTERRUPTS: [Vector; 139] = [
    Vector { _handler: WWDG },
    Vector { _handler: PVD_PVM },
    Vector { _handler: RTC },
    Vector { _handler: RTC_S },
    Vector { _handler: TAMP },
    Vector { _handler: RAMCFG },
    Vector { _handler: FLASH },
    Vector { _handler: FLASH_S },
    Vector { _handler: GTZC },
    Vector { _handler: RCC },
    Vector { _handler: RCC_S },
    Vector { _handler: EXTI0 },
    Vector { _handler: EXTI1 },
    Vector { _handler: EXTI2 },
    Vector { _handler: EXTI3 },
    Vector { _handler: EXTI4 },
    Vector { _handler: EXTI5 },
    Vector { _handler: EXTI6 },
    Vector { _handler: EXTI7 },
    Vector { _handler: EXTI8 },
    Vector { _handler: EXTI9 },
    Vector { _handler: EXTI10 },
    Vector { _handler: EXTI11 },
    Vector { _handler: EXTI12 },
    Vector { _handler: EXTI13 },
    Vector { _handler: EXTI14 },
    Vector { _handler: EXTI15 },
    Vector { _handler: IWDG },
    Vector { _handler: SAES },
    Vector {
        _handler: GPDMA1_CH0,
    },
    Vector {
        _handler: GPDMA1_CH1,
    },
    Vector {
        _handler: GPDMA1_CH2,
    },
    Vector {
        _handler: GPDMA1_CH3,
    },
    Vector {
        _handler: GPDMA1_CH4,
    },
    Vector {
        _handler: GPDMA1_CH5,
    },
    Vector {
        _handler: GPDMA1_CH6,
    },
    Vector {
        _handler: GPDMA1_CH7,
    },
    Vector { _handler: ADC12 },
    Vector { _handler: DAC1 },
    Vector {
        _handler: FDCAN1_IT0,
    },
    Vector {
        _handler: FDCAN1_IT1,
    },
    Vector { _handler: TIM1_BRK },
    Vector { _handler: TIM1_UP },
    Vector {
        _handler: TIM1_TRG_COM,
    },
    Vector { _handler: TIM1_CC },
    Vector { _handler: TIM2 },
    Vector { _handler: TIM3 },
    Vector { _handler: TIM4 },
    Vector { _handler: TIM5 },
    Vector { _handler: TIM6 },
    Vector { _handler: TIM7 },
    Vector { _handler: TIM8_BRK },
    Vector { _handler: TIM8_UP },
    Vector {
        _handler: TIM8_TRG_COM,
    },
    Vector { _handler: TIM8_CC },
    Vector { _handler: I2C1_EV },
    Vector { _handler: I2C1_ER },
    Vector { _handler: I2C2_EV },
    Vector { _handler: I2C2_ER },
    Vector { _handler: SPI1 },
    Vector { _handler: SPI2 },
    Vector { _handler: USART1 },
    Vector { _handler: USART2 },
    Vector { _handler: USART3 },
    Vector { _handler: UART4 },
    Vector { _handler: UART5 },
    Vector { _handler: LPUART1 },
    Vector { _handler: LPTIM1 },
    Vector { _handler: LPTIM2 },
    Vector { _handler: TIM15 },
    Vector { _handler: TIM16 },
    Vector { _handler: TIM17 },
    Vector { _handler: COMP },
    Vector { _handler: OTG_HS },
    Vector { _handler: CRS },
    Vector { _handler: FMC },
    Vector { _handler: OCTOSPI1 },
    Vector { _handler: PWR_S3WU },
    Vector { _handler: SDMMC1 },
    Vector { _handler: SDMMC2 },
    Vector {
        _handler: GPDMA1_CH8,
    },
    Vector {
        _handler: GPDMA1_CH9,
    },
    Vector {
        _handler: GPDMA1_CH10,
    },
    Vector {
        _handler: GPDMA1_CH11,
    },
    Vector {
        _handler: GPDMA1_CH12,
    },
    Vector {
        _handler: GPDMA1_CH13,
    },
    Vector {
        _handler: GPDMA1_CH14,
    },
    Vector {
        _handler: GPDMA1_CH15,
    },
    Vector { _handler: I2C3_EV },
    Vector { _handler: I2C3_ER },
    Vector { _handler: SAI1 },
    Vector { _handler: SAI2 },
    Vector { _handler: TSC },
    Vector { _handler: AES },
    Vector { _handler: RNG },
    Vector { _handler: FPU },
    Vector { _handler: HASH },
    Vector { _handler: PKA },
    Vector { _handler: LPTIM3 },
    Vector { _handler: SPI3 },
    Vector { _handler: I2C4_ER },
    Vector { _handler: I2C4_EV },
    Vector {
        _handler: MDF1_FLT0,
    },
    Vector {
        _handler: MDF1_FLT1,
    },
    Vector {
        _handler: MDF1_FLT2,
    },
    Vector {
        _handler: MDF1_FLT3,
    },
    Vector { _handler: UCPD1 },
    Vector { _handler: ICACHE },
    Vector { _handler: OTFDEC1 },
    Vector { _handler: OTFDEC2 },
    Vector { _handler: LPTIM4 },
    Vector { _handler: DCACHE1 },
    Vector {
        _handler: ADF1_FLT0,
    },
    Vector { _handler: ADC4 },
    Vector {
        _handler: LPDMA1_CH0,
    },
    Vector {
        _handler: LPDMA1_CH1,
    },
    Vector {
        _handler: LPDMA1_CH2,
    },
    Vector {
        _handler: LPDMA1_CH3,
    },
    Vector { _handler: DMA2D },
    Vector {
        _handler: DCMI_PSSI,
    },
    Vector { _handler: OCTOSPI2 },
    Vector {
        _handler: MDF1_FLT4,
    },
    Vector {
        _handler: MDF1_FLT5,
    },
    Vector { _handler: CORDIC },
    Vector { _handler: FMAC },
    Vector { _handler: LSECSSD },
    Vector { _handler: USART6 },
    Vector { _handler: I2C5_ER },
    Vector { _handler: I2C5_EV },
    Vector { _handler: I2C6_ER },
    Vector { _handler: I2C6_EV },
    Vector { _handler: HSPI1 },
    Vector {
        _handler: GPU2D_IRQ,
    },
    Vector {
        _handler: GPU2D_IRQSYS,
    },
    Vector { _handler: GFXMMU },
    Vector { _handler: LCD_TFT },
    Vector {
        _handler: LCD_TFT_ERR,
    },
    Vector { _handler: DSIHOST },
    Vector { _handler: DCACHE2 },
];
///Enumeration of all the interrupts.
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Copy, Clone, Debug, PartialEq, Eq)]
#[repr(u16)]
pub enum Interrupt {
    ///0 - Window Watchdog interrupt
    WWDG = 0,
    ///1 - Power voltage monitor/Analog voltage monitor
    PVD_PVM = 1,
    ///2 - RTC global non-secure interrupts
    RTC = 2,
    ///3 - RTC global secure interrupts
    RTC_S = 3,
    ///4 - Tamper global interrupts
    TAMP = 4,
    ///5 - RAM configuration global interrupt
    RAMCFG = 5,
    ///6 - Flash memory non-secure global interrupt
    FLASH = 6,
    ///7 - Flash memory secure global interrupt
    FLASH_S = 7,
    ///8 - GTZC1/GTZC2 global interrupt
    GTZC = 8,
    ///9 - RCC non-secure global interrupt
    RCC = 9,
    ///10 - RCC secure global interrupt
    RCC_S = 10,
    ///11 - EXTI line0 interrupt
    EXTI0 = 11,
    ///12 - EXTI line1 interrupt
    EXTI1 = 12,
    ///13 - EXTI line2 interrupt
    EXTI2 = 13,
    ///14 - EXTI line3 interrupt
    EXTI3 = 14,
    ///15 - EXTI line4 interrupt
    EXTI4 = 15,
    ///16 - EXTI line5 interrupt
    EXTI5 = 16,
    ///17 - EXTI line6 interrupt
    EXTI6 = 17,
    ///18 - EXTI line7 interrupt
    EXTI7 = 18,
    ///19 - EXTI line8 interrupt
    EXTI8 = 19,
    ///20 - EXTI line9 interrupt
    EXTI9 = 20,
    ///21 - EXTI line10 interrupt
    EXTI10 = 21,
    ///22 - EXTI line11 interrupt
    EXTI11 = 22,
    ///23 - EXTI line12 interrupt
    EXTI12 = 23,
    ///24 - EXTI line13 interrupt
    EXTI13 = 24,
    ///25 - EXTI line14 interrupt
    EXTI14 = 25,
    ///26 - EXTI line15 interrupt
    EXTI15 = 26,
    ///27 - Independent watchdog interrupt
    IWDG = 27,
    ///28 - Secure AES
    SAES = 28,
    ///29 - GPDMA1 channel 0 global interrupt
    GPDMA1_CH0 = 29,
    ///30 - GPDMA1 channel 1 global interrupt
    GPDMA1_CH1 = 30,
    ///31 - GPDMA1 channel 2 global interrupt
    GPDMA1_CH2 = 31,
    ///32 - GPDMA1 channel 3 global interrupt
    GPDMA1_CH3 = 32,
    ///33 - GPDMA1 channel 4 global interrupt
    GPDMA1_CH4 = 33,
    ///34 - GPDMA1 channel 5 global interrupt
    GPDMA1_CH5 = 34,
    ///35 - GPDMA1 channel 6 global interrupt
    GPDMA1_CH6 = 35,
    ///36 - GPDMA1 channel 7 global interrupt
    GPDMA1_CH7 = 36,
    ///37 - ADC1 (14 bits) global interrupt
    ADC12 = 37,
    ///38 - DAC1 global interrupt
    DAC1 = 38,
    ///39 - FDCAN1 Interrupt 0
    FDCAN1_IT0 = 39,
    ///40 - FDCAN1 Interrupt 1
    FDCAN1_IT1 = 40,
    ///41 - TIM1 Break - transition error -index error
    TIM1_BRK = 41,
    ///42 - TIM1 Update
    TIM1_UP = 42,
    ///43 - TIM1 Trigger and Commutation - direction change interrupt -index
    TIM1_TRG_COM = 43,
    ///44 - TIM1 Capture Compare interrupt
    TIM1_CC = 44,
    ///45 - TIM2 global interrupt
    TIM2 = 45,
    ///46 - TIM3 global interrupt
    TIM3 = 46,
    ///47 - TIM4 global interrupt
    TIM4 = 47,
    ///48 - TIM5 global interrupt
    TIM5 = 48,
    ///49 - TIM6 global interrupt
    TIM6 = 49,
    ///50 - TIM7 global interrupt
    TIM7 = 50,
    ///51 - TIM8 Break Interrupt
    TIM8_BRK = 51,
    ///52 - TIM8 Update Interrupt
    TIM8_UP = 52,
    ///53 - TIM8 Trigger and Commutation Interrupt
    TIM8_TRG_COM = 53,
    ///54 - TIM8 Capture Compare Interrupt
    TIM8_CC = 54,
    ///55 - I2C1 event interrupt
    I2C1_EV = 55,
    ///56 - I2C1 error interrupt
    I2C1_ER = 56,
    ///57 - I2C2 event interrupt
    I2C2_EV = 57,
    ///58 - I2C2 error interrupt
    I2C2_ER = 58,
    ///59 - SPI1 global interrupt
    SPI1 = 59,
    ///60 - SPI2 global interrupt
    SPI2 = 60,
    ///61 - USART1 global interrupt
    USART1 = 61,
    ///62 - USART2 global interrupt
    USART2 = 62,
    ///63 - USART3 global interrupt
    USART3 = 63,
    ///64 - UART4 global interrupt
    UART4 = 64,
    ///65 - UART5 global interrupt
    UART5 = 65,
    ///66 - LPUART1 global interrupt
    LPUART1 = 66,
    ///67 - LPTIM1 global interrupt
    LPTIM1 = 67,
    ///68 - LPTIM2 global interrupt
    LPTIM2 = 68,
    ///69 - TIM15 global interrupt
    TIM15 = 69,
    ///70 - TIM16 global interrupt
    TIM16 = 70,
    ///71 - TIM17 global interrupt
    TIM17 = 71,
    ///72 - COMP1 and COMP2 interrupts
    COMP = 72,
    ///73 - USB OTG global interrupt
    OTG_HS = 73,
    ///74 - Clock recovery system global interrupt
    CRS = 74,
    ///75 - FMC global interrupt
    FMC = 75,
    ///76 - OCTOSPI1 global interrupt
    OCTOSPI1 = 76,
    ///77 - PWR wakeup from Stop 3 interrupt
    PWR_S3WU = 77,
    ///78 - SDMMC1 global interrupt
    SDMMC1 = 78,
    ///79 - SDMMC2 global interrupt
    SDMMC2 = 79,
    ///80 - GPDMA1 channel 8 global interrupt
    GPDMA1_CH8 = 80,
    ///81 - GPDMA1 channel 9 global interrupt
    GPDMA1_CH9 = 81,
    ///82 - GPDMA1 channel 10 global interrupt
    GPDMA1_CH10 = 82,
    ///83 - GPDMA1 channel 11 global interrupt
    GPDMA1_CH11 = 83,
    ///84 - GPDMA1 channel 12 global interrupt
    GPDMA1_CH12 = 84,
    ///85 - GPDMA1 channel 13 global interrupt
    GPDMA1_CH13 = 85,
    ///86 - GPDMA1 channel 14 global interrupt
    GPDMA1_CH14 = 86,
    ///87 - GPDMA1 channel 15 global interrupt
    GPDMA1_CH15 = 87,
    ///88 - I2C3 event interrupt
    I2C3_EV = 88,
    ///89 - I2C3 error interrupt
    I2C3_ER = 89,
    ///90 - SAI1 global interrupt
    SAI1 = 90,
    ///91 - SAI2 global interrupt
    SAI2 = 91,
    ///92 - TSC global interrupt
    TSC = 92,
    ///93 - AES global interrupt
    AES = 93,
    ///94 - RNG global interrupt
    RNG = 94,
    ///95 - Floating point interrupt
    FPU = 95,
    ///96 - HASH interrupt
    HASH = 96,
    ///97 - PKA global interrupt
    PKA = 97,
    ///98 - LPTIM3 global interrupt
    LPTIM3 = 98,
    ///99 - SPI3 global interrupt
    SPI3 = 99,
    ///100 - I2C4 error interrupt
    I2C4_ER = 100,
    ///101 - I2C4 event interrupt
    I2C4_EV = 101,
    ///102 - MDF1 filter 0 global interrupt
    MDF1_FLT0 = 102,
    ///103 - MDF1 filter 1 global interrupt
    MDF1_FLT1 = 103,
    ///104 - MDF1 filter 2 global interrupt
    MDF1_FLT2 = 104,
    ///105 - MDF1 filter 3 global interrupt
    MDF1_FLT3 = 105,
    ///106 - UCPD1 global interrupt
    UCPD1 = 106,
    ///107 - Instruction cache global interrupt
    ICACHE = 107,
    ///108 - OTFDEC1 secure global interrupt
    OTFDEC1 = 108,
    ///109 - OTFDEC2 secure global interrupt
    OTFDEC2 = 109,
    ///110 - LPTIM4 global interrupt
    LPTIM4 = 110,
    ///111 - Data cache global interrupt
    DCACHE1 = 111,
    ///112 - ADF1 filter 0 global interrupt
    ADF1_FLT0 = 112,
    ///113 - ADC4 (12 bits) global interrupt
    ADC4 = 113,
    ///114 - LPDMA1 SmartRun channel 0 global interrupt
    LPDMA1_CH0 = 114,
    ///115 - LPDMA1 SmartRun channel 1 global interrupt
    LPDMA1_CH1 = 115,
    ///116 - LPDMA1 SmartRun channel 2 global interrupt
    LPDMA1_CH2 = 116,
    ///117 - LPDMA1 SmartRun channel 3 global interrupt
    LPDMA1_CH3 = 117,
    ///118 - DMA2D global interrupt
    DMA2D = 118,
    ///119 - DCMI/PSSI global interrupt
    DCMI_PSSI = 119,
    ///120 - OCTOSPI2 global interrupt
    OCTOSPI2 = 120,
    ///121 - MDF1 filter 4 global interrupt
    MDF1_FLT4 = 121,
    ///122 - MDF1 filter 5 global interrupt
    MDF1_FLT5 = 122,
    ///123 - CORDIC interrupt
    CORDIC = 123,
    ///124 - FMAC interrupt
    FMAC = 124,
    ///125 - LSECSSD interrupt
    LSECSSD = 125,
    ///126 - USART6 global interrupt
    USART6 = 126,
    ///127 - I2C5 error interrupt
    I2C5_ER = 127,
    ///128 - I2C5 event interrupt
    I2C5_EV = 128,
    ///129 - I2C6 error interrupt
    I2C6_ER = 129,
    ///130 - I2C6 event interrupt
    I2C6_EV = 130,
    ///131 - Hexadeca-SPI1 global interrupt
    HSPI1 = 131,
    ///132 - GPU2D interrupt
    GPU2D_IRQ = 132,
    ///133 - GPU2D system interrupt
    GPU2D_IRQSYS = 133,
    ///134 - GFXMMU global error interrupt
    GFXMMU = 134,
    ///135 - LTDC global interrupt
    LCD_TFT = 135,
    ///136 - LTDC global error interrupt
    LCD_TFT_ERR = 136,
    ///137 - DSI global interrupt
    DSIHOST = 137,
    ///138 - Data cache 2 global interrupt
    DCACHE2 = 138,
}
unsafe impl cortex_m::interrupt::InterruptNumber for Interrupt {
    #[inline(always)]
    fn number(self) -> u16 {
        self as u16
    }
}
///ADC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADC1)
pub type ADC1 = crate::Periph<adc1::RegisterBlock, 0x4202_8000>;
impl core::fmt::Debug for ADC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC1").finish()
    }
}
///ADC1
pub mod adc1;
///ADC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADC1)
pub type SEC_ADC1 = crate::Periph<adc1::RegisterBlock, 0x5202_8000>;
impl core::fmt::Debug for SEC_ADC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_ADC1").finish()
    }
}
///ADC1
pub use self::adc1 as sec_adc1;
///ADC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADC1)
pub type ADC2 = crate::Periph<adc1::RegisterBlock, 0x4202_8100>;
impl core::fmt::Debug for ADC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC2").finish()
    }
}
///ADC1
pub use self::adc1 as adc2;
///ADC1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADC1)
pub type SEC_ADC2 = crate::Periph<adc1::RegisterBlock, 0x5202_8100>;
impl core::fmt::Debug for SEC_ADC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_ADC2").finish()
    }
}
///ADC1
pub use self::adc1 as sec_adc2;
///Analog-to-Digital Converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADC12_Common)
pub type ADC12_COMMON = crate::Periph<adc12_common::RegisterBlock, 0x4202_8300>;
impl core::fmt::Debug for ADC12_COMMON {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC12_COMMON").finish()
    }
}
///Analog-to-Digital Converter
pub mod adc12_common;
///Analog-to-Digital Converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADC12_Common)
pub type SEC_ADC12_COMMON = crate::Periph<adc12_common::RegisterBlock, 0x5202_8300>;
impl core::fmt::Debug for SEC_ADC12_COMMON {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_ADC12_COMMON").finish()
    }
}
///Analog-to-Digital Converter
pub use self::adc12_common as sec_adc12_common;
///ADC4
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADC4)
pub type ADC4 = crate::Periph<adc4::RegisterBlock, 0x4602_1000>;
impl core::fmt::Debug for ADC4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC4").finish()
    }
}
///ADC4
pub mod adc4;
///ADC4
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADC4)
pub type SEC_ADC4 = crate::Periph<adc4::RegisterBlock, 0x5602_1000>;
impl core::fmt::Debug for SEC_ADC4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_ADC4").finish()
    }
}
///ADC4
pub use self::adc4 as sec_adc4;
///ADF1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADF1)
pub type ADF1 = crate::Periph<adf1::RegisterBlock, 0x4602_4000>;
impl core::fmt::Debug for ADF1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADF1").finish()
    }
}
///ADF1
pub mod adf1;
///ADF1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ADF1)
pub type SEC_ADF1 = crate::Periph<adf1::RegisterBlock, 0x5602_4000>;
impl core::fmt::Debug for SEC_ADF1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_ADF1").finish()
    }
}
///ADF1
pub use self::adf1 as sec_adf1;
///Advanced encryption standard hardware accelerator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#AES)
pub type AES = crate::Periph<aes::RegisterBlock, 0x420c_0000>;
impl core::fmt::Debug for AES {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("AES").finish()
    }
}
///Advanced encryption standard hardware accelerator
pub mod aes;
///Advanced encryption standard hardware accelerator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#AES)
pub type SEC_AES = crate::Periph<aes::RegisterBlock, 0x520c_0000>;
impl core::fmt::Debug for SEC_AES {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_AES").finish()
    }
}
///Advanced encryption standard hardware accelerator
pub use self::aes as sec_aes;
///Comparator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#COMP)
pub type COMP = crate::Periph<comp::RegisterBlock, 0x4600_5400>;
impl core::fmt::Debug for COMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("COMP").finish()
    }
}
///Comparator
pub mod comp;
///Comparator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#COMP)
pub type SEC_COMP = crate::Periph<comp::RegisterBlock, 0x5600_5400>;
impl core::fmt::Debug for SEC_COMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_COMP").finish()
    }
}
///Comparator
pub use self::comp as sec_comp;
///CORDIC Co-processor
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#CORDIC)
pub type CORDIC = crate::Periph<cordic::RegisterBlock, 0x4002_1000>;
impl core::fmt::Debug for CORDIC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CORDIC").finish()
    }
}
///CORDIC Co-processor
pub mod cordic;
///CORDIC Co-processor
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#CORDIC)
pub type SEC_CORDIC = crate::Periph<cordic::RegisterBlock, 0x5002_1000>;
impl core::fmt::Debug for SEC_CORDIC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_CORDIC").finish()
    }
}
///CORDIC Co-processor
pub use self::cordic as sec_cordic;
///Cyclic redundancy check calculation unit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#CRC)
pub type CRC = crate::Periph<crc::RegisterBlock, 0x4002_3000>;
impl core::fmt::Debug for CRC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CRC").finish()
    }
}
///Cyclic redundancy check calculation unit
pub mod crc;
///Cyclic redundancy check calculation unit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#CRC)
pub type SEC_CRC = crate::Periph<crc::RegisterBlock, 0x5002_3000>;
impl core::fmt::Debug for SEC_CRC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_CRC").finish()
    }
}
///Cyclic redundancy check calculation unit
pub use self::crc as sec_crc;
///Clock recovery system
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#CRS)
pub type CRS = crate::Periph<crs::RegisterBlock, 0x4000_6000>;
impl core::fmt::Debug for CRS {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CRS").finish()
    }
}
///Clock recovery system
pub mod crs;
///Clock recovery system
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#CRS)
pub type SEC_CRS = crate::Periph<crs::RegisterBlock, 0x5000_6000>;
impl core::fmt::Debug for SEC_CRS {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_CRS").finish()
    }
}
///Clock recovery system
pub use self::crs as sec_crs;
///Digital-to-analog converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DAC1)
pub type DAC1 = crate::Periph<dac1::RegisterBlock, 0x4602_1800>;
impl core::fmt::Debug for DAC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DAC1").finish()
    }
}
///Digital-to-analog converter
pub mod dac1;
///Digital-to-analog converter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DAC1)
pub type SEC_DAC1 = crate::Periph<dac1::RegisterBlock, 0x5602_1800>;
impl core::fmt::Debug for SEC_DAC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DAC1").finish()
    }
}
///Digital-to-analog converter
pub use self::dac1 as sec_dac1;
///MCU debug component
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DBGMCU)
pub type DBGMCU = crate::Periph<dbgmcu::RegisterBlock, 0xe004_4000>;
impl core::fmt::Debug for DBGMCU {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DBGMCU").finish()
    }
}
///MCU debug component
pub mod dbgmcu;
///DCACHE1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DCACHE1)
pub type DCACHE1 = crate::Periph<dcache1::RegisterBlock, 0x4003_1400>;
impl core::fmt::Debug for DCACHE1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DCACHE1").finish()
    }
}
///DCACHE1
pub mod dcache1;
///DCACHE1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DCACHE1)
pub type SEC_DCACHE1 = crate::Periph<dcache1::RegisterBlock, 0x5003_1400>;
impl core::fmt::Debug for SEC_DCACHE1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DCACHE1").finish()
    }
}
///DCACHE1
pub use self::dcache1 as sec_dcache1;
///DCACHE1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DCACHE1)
pub type DCACHE2 = crate::Periph<dcache1::RegisterBlock, 0x4003_1800>;
impl core::fmt::Debug for DCACHE2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DCACHE2").finish()
    }
}
///DCACHE1
pub use self::dcache1 as dcache2;
///DCACHE1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DCACHE1)
pub type SEC_DCACHE2 = crate::Periph<dcache1::RegisterBlock, 0x5003_1800>;
impl core::fmt::Debug for SEC_DCACHE2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DCACHE2").finish()
    }
}
///DCACHE1
pub use self::dcache1 as sec_dcache2;
///Digital camera interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DCMI)
pub type DCMI = crate::Periph<dcmi::RegisterBlock, 0x4202_c000>;
impl core::fmt::Debug for DCMI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DCMI").finish()
    }
}
///Digital camera interface
pub mod dcmi;
///Digital camera interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DCMI)
pub type SEC_DCMI = crate::Periph<dcmi::RegisterBlock, 0x5202_c000>;
impl core::fmt::Debug for SEC_DCMI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DCMI").finish()
    }
}
///Digital camera interface
pub use self::dcmi as sec_dcmi;
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DLYBOS1)
pub type DLYBOS1 = crate::Periph<dlybos1::RegisterBlock, 0x420c_f000>;
impl core::fmt::Debug for DLYBOS1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DLYBOS1").finish()
    }
}
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
pub mod dlybos1;
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DLYBOS1)
pub type SEC_DLYBOS1 = crate::Periph<dlybos1::RegisterBlock, 0x520c_f000>;
impl core::fmt::Debug for SEC_DLYBOS1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DLYBOS1").finish()
    }
}
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
pub use self::dlybos1 as sec_dlybos1;
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DLYBOS1)
pub type DLYBOS2 = crate::Periph<dlybos1::RegisterBlock, 0x420c_f400>;
impl core::fmt::Debug for DLYBOS2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DLYBOS2").finish()
    }
}
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
pub use self::dlybos1 as dlybos2;
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DLYBOS1)
pub type SEC_DLYBOS2 = crate::Periph<dlybos1::RegisterBlock, 0x520c_f400>;
impl core::fmt::Debug for SEC_DLYBOS2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DLYBOS2").finish()
    }
}
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
pub use self::dlybos1 as sec_dlybos2;
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DLYBOS1)
pub type DLYBSD1 = crate::Periph<dlybos1::RegisterBlock, 0x420c_8400>;
impl core::fmt::Debug for DLYBSD1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DLYBSD1").finish()
    }
}
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
pub use self::dlybos1 as dlybsd1;
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DLYBOS1)
pub type SEC_DLYBSD1 = crate::Periph<dlybos1::RegisterBlock, 0x520c_8400>;
impl core::fmt::Debug for SEC_DLYBSD1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DLYBSD1").finish()
    }
}
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
pub use self::dlybos1 as sec_dlybsd1;
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DLYBOS1)
pub type DLYBSD2 = crate::Periph<dlybos1::RegisterBlock, 0x420c_8800>;
impl core::fmt::Debug for DLYBSD2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DLYBSD2").finish()
    }
}
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
pub use self::dlybos1 as dlybsd2;
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DLYBOS1)
pub type SEC_DLYBSD2 = crate::Periph<dlybos1::RegisterBlock, 0x520c_8800>;
impl core::fmt::Debug for SEC_DLYBSD2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DLYBSD2").finish()
    }
}
///The delay block (DLYB) is used to generate an output clock that is dephased from the input clock
pub use self::dlybos1 as sec_dlybsd2;
///DMA2D controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DMA2D)
pub type DMA2D = crate::Periph<dma2d::RegisterBlock, 0x4002_b000>;
impl core::fmt::Debug for DMA2D {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DMA2D").finish()
    }
}
///DMA2D controller
pub mod dma2d;
///DMA2D controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DMA2D)
pub type SEC_DMA2D = crate::Periph<dma2d::RegisterBlock, 0x5002_b000>;
impl core::fmt::Debug for SEC_DMA2D {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DMA2D").finish()
    }
}
///DMA2D controller
pub use self::dma2d as sec_dma2d;
///DSI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DSI)
pub type DSI = crate::Periph<dsi::RegisterBlock, 0x4001_6c00>;
impl core::fmt::Debug for DSI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DSI").finish()
    }
}
///DSI
pub mod dsi;
///DSI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DSI)
pub type SEC_DSI = crate::Periph<dsi::RegisterBlock, 0x5001_6c00>;
impl core::fmt::Debug for SEC_DSI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_DSI").finish()
    }
}
///DSI
pub use self::dsi as sec_dsi;
///External interrupt/event controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#EXTI)
pub type EXTI = crate::Periph<exti::RegisterBlock, 0x4602_2000>;
impl core::fmt::Debug for EXTI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTI").finish()
    }
}
///External interrupt/event controller
pub mod exti;
///External interrupt/event controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#EXTI)
pub type SEC_EXTI = crate::Periph<exti::RegisterBlock, 0x5602_2000>;
impl core::fmt::Debug for SEC_EXTI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_EXTI").finish()
    }
}
///External interrupt/event controller
pub use self::exti as sec_exti;
///FDCAN1_RAM
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FDCAN1_RAM)
pub type FDCAN1_RAM = crate::Periph<fdcan1_ram::RegisterBlock, 0x4000_ac00>;
impl core::fmt::Debug for FDCAN1_RAM {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FDCAN1_RAM").finish()
    }
}
///FDCAN1_RAM
pub mod fdcan1_ram;
///FDCAN1_RAM
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FDCAN1_RAM)
pub type SEC_FDCAN1_RAM = crate::Periph<fdcan1_ram::RegisterBlock, 0x5000_ac00>;
impl core::fmt::Debug for SEC_FDCAN1_RAM {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_FDCAN1_RAM").finish()
    }
}
///FDCAN1_RAM
pub use self::fdcan1_ram as sec_fdcan1_ram;
///FDCAN1_RAM
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FDCAN1_RAM)
pub type FDCAN1 = crate::Periph<fdcan1_ram::RegisterBlock, 0x4000_a400>;
impl core::fmt::Debug for FDCAN1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FDCAN1").finish()
    }
}
///FDCAN1_RAM
pub use self::fdcan1_ram as fdcan1;
///FDCAN1_RAM
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FDCAN1_RAM)
pub type SEC_FDCAN1 = crate::Periph<fdcan1_ram::RegisterBlock, 0x5000_a400>;
impl core::fmt::Debug for SEC_FDCAN1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_FDCAN1").finish()
    }
}
///FDCAN1_RAM
pub use self::fdcan1_ram as sec_fdcan1;
///Flash
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FLASH)
pub type FLASH = crate::Periph<flash::RegisterBlock, 0x4002_2000>;
impl core::fmt::Debug for FLASH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FLASH").finish()
    }
}
///Flash
pub mod flash;
///Flash
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FLASH)
pub type SEC_FLASH = crate::Periph<flash::RegisterBlock, 0x5002_2000>;
impl core::fmt::Debug for SEC_FLASH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_FLASH").finish()
    }
}
///Flash
pub use self::flash as sec_flash;
///Filter Math Accelerator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FMAC)
pub type FMAC = crate::Periph<fmac::RegisterBlock, 0x4002_1400>;
impl core::fmt::Debug for FMAC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FMAC").finish()
    }
}
///Filter Math Accelerator
pub mod fmac;
///Filter Math Accelerator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FMAC)
pub type SEC_FMAC = crate::Periph<fmac::RegisterBlock, 0x5002_1400>;
impl core::fmt::Debug for SEC_FMAC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_FMAC").finish()
    }
}
///Filter Math Accelerator
pub use self::fmac as sec_fmac;
///FMC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FMC)
pub type FMC = crate::Periph<fmc::RegisterBlock, 0x420d_0400>;
impl core::fmt::Debug for FMC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FMC").finish()
    }
}
///FMC
pub mod fmc;
///FMC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#FMC)
pub type SEC_FMC = crate::Periph<fmc::RegisterBlock, 0x520d_0400>;
impl core::fmt::Debug for SEC_FMC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_FMC").finish()
    }
}
///FMC
pub use self::fmc as sec_fmc;
///GFXMMU
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GFXMMU)
pub type GFXMMU = crate::Periph<gfxmmu::RegisterBlock, 0x4002_c000>;
impl core::fmt::Debug for GFXMMU {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GFXMMU").finish()
    }
}
///GFXMMU
pub mod gfxmmu;
///GFXMMU
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GFXMMU)
pub type SEC_GFXMMU = crate::Periph<gfxmmu::RegisterBlock, 0x5002_c000>;
impl core::fmt::Debug for SEC_GFXMMU {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GFXMMU").finish()
    }
}
///GFXMMU
pub use self::gfxmmu as sec_gfxmmu;
///GPDMA1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPDMA1)
pub type GPDMA1 = crate::Periph<gpdma1::RegisterBlock, 0x4002_0000>;
impl core::fmt::Debug for GPDMA1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPDMA1").finish()
    }
}
///GPDMA1
pub mod gpdma1;
///GPDMA1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPDMA1)
pub type SEC_GPDMA1 = crate::Periph<gpdma1::RegisterBlock, 0x5002_0000>;
impl core::fmt::Debug for SEC_GPDMA1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPDMA1").finish()
    }
}
///GPDMA1
pub use self::gpdma1 as sec_gpdma1;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOA)
pub type GPIOA = crate::Periph<gpioa::RegisterBlock, 0x4202_0000>;
impl core::fmt::Debug for GPIOA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOA").finish()
    }
}
///General-purpose I/Os
pub mod gpioa;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOA)
pub type SEC_GPIOA = crate::Periph<gpioa::RegisterBlock, 0x5202_0000>;
impl core::fmt::Debug for SEC_GPIOA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOA").finish()
    }
}
///General-purpose I/Os
pub use self::gpioa as sec_gpioa;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOB)
pub type GPIOB = crate::Periph<gpiob::RegisterBlock, 0x4202_0400>;
impl core::fmt::Debug for GPIOB {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOB").finish()
    }
}
///General-purpose I/Os
pub mod gpiob;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOB)
pub type SEC_GPIOB = crate::Periph<gpiob::RegisterBlock, 0x5202_0400>;
impl core::fmt::Debug for SEC_GPIOB {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOB").finish()
    }
}
///General-purpose I/Os
pub use self::gpiob as sec_gpiob;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type GPIOC = crate::Periph<gpioc::RegisterBlock, 0x4202_0800>;
impl core::fmt::Debug for GPIOC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOC").finish()
    }
}
///General-purpose I/Os
pub mod gpioc;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type SEC_GPIOC = crate::Periph<gpioc::RegisterBlock, 0x5202_0800>;
impl core::fmt::Debug for SEC_GPIOC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOC").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as sec_gpioc;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type GPIOD = crate::Periph<gpioc::RegisterBlock, 0x4202_0c00>;
impl core::fmt::Debug for GPIOD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOD").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as gpiod;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type SEC_GPIOD = crate::Periph<gpioc::RegisterBlock, 0x5202_0c00>;
impl core::fmt::Debug for SEC_GPIOD {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOD").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as sec_gpiod;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type GPIOE = crate::Periph<gpioc::RegisterBlock, 0x4202_1000>;
impl core::fmt::Debug for GPIOE {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOE").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as gpioe;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type SEC_GPIOE = crate::Periph<gpioc::RegisterBlock, 0x5202_1000>;
impl core::fmt::Debug for SEC_GPIOE {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOE").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as sec_gpioe;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type GPIOF = crate::Periph<gpioc::RegisterBlock, 0x4202_1400>;
impl core::fmt::Debug for GPIOF {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOF").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as gpiof;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type SEC_GPIOF = crate::Periph<gpioc::RegisterBlock, 0x5202_1400>;
impl core::fmt::Debug for SEC_GPIOF {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOF").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as sec_gpiof;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type GPIOG = crate::Periph<gpioc::RegisterBlock, 0x4202_1800>;
impl core::fmt::Debug for GPIOG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOG").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as gpiog;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOC)
pub type SEC_GPIOG = crate::Periph<gpioc::RegisterBlock, 0x5202_1800>;
impl core::fmt::Debug for SEC_GPIOG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOG").finish()
    }
}
///General-purpose I/Os
pub use self::gpioc as sec_gpiog;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOH)
pub type GPIOH = crate::Periph<gpioh::RegisterBlock, 0x4202_1c00>;
impl core::fmt::Debug for GPIOH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOH").finish()
    }
}
///General-purpose I/Os
pub mod gpioh;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOH)
pub type SEC_GPIOH = crate::Periph<gpioh::RegisterBlock, 0x5202_1c00>;
impl core::fmt::Debug for SEC_GPIOH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOH").finish()
    }
}
///General-purpose I/Os
pub use self::gpioh as sec_gpioh;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOI)
pub type GPIOI = crate::Periph<gpioi::RegisterBlock, 0x4202_2000>;
impl core::fmt::Debug for GPIOI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOI").finish()
    }
}
///General-purpose I/Os
pub mod gpioi;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOI)
pub type SEC_GPIOI = crate::Periph<gpioi::RegisterBlock, 0x5202_2000>;
impl core::fmt::Debug for SEC_GPIOI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOI").finish()
    }
}
///General-purpose I/Os
pub use self::gpioi as sec_gpioi;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOJ)
pub type GPIOJ = crate::Periph<gpioj::RegisterBlock, 0x4202_2400>;
impl core::fmt::Debug for GPIOJ {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GPIOJ").finish()
    }
}
///General-purpose I/Os
pub mod gpioj;
///General-purpose I/Os
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GPIOJ)
pub type SEC_GPIOJ = crate::Periph<gpioj::RegisterBlock, 0x5202_2400>;
impl core::fmt::Debug for SEC_GPIOJ {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GPIOJ").finish()
    }
}
///General-purpose I/Os
pub use self::gpioj as sec_gpioj;
///GTZC1_MPCBB1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_MPCBB1)
pub type GTZC1_MPCBB1 = crate::Periph<gtzc1_mpcbb1::RegisterBlock, 0x4003_2c00>;
impl core::fmt::Debug for GTZC1_MPCBB1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC1_MPCBB1").finish()
    }
}
///GTZC1_MPCBB1
pub mod gtzc1_mpcbb1;
///GTZC1_MPCBB1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_MPCBB1)
pub type SEC_GTZC1_MPCBB1 = crate::Periph<gtzc1_mpcbb1::RegisterBlock, 0x5003_2c00>;
impl core::fmt::Debug for SEC_GTZC1_MPCBB1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC1_MPCBB1").finish()
    }
}
///GTZC1_MPCBB1
pub use self::gtzc1_mpcbb1 as sec_gtzc1_mpcbb1;
///GTZC1_MPCBB2
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_MPCBB2)
pub type GTZC1_MPCBB2 = crate::Periph<gtzc1_mpcbb2::RegisterBlock, 0x4003_3000>;
impl core::fmt::Debug for GTZC1_MPCBB2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC1_MPCBB2").finish()
    }
}
///GTZC1_MPCBB2
pub mod gtzc1_mpcbb2;
///GTZC1_MPCBB2
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_MPCBB2)
pub type SEC_GTZC1_MPCBB2 = crate::Periph<gtzc1_mpcbb2::RegisterBlock, 0x5003_3000>;
impl core::fmt::Debug for SEC_GTZC1_MPCBB2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC1_MPCBB2").finish()
    }
}
///GTZC1_MPCBB2
pub use self::gtzc1_mpcbb2 as sec_gtzc1_mpcbb2;
///GTZC1_MPCBB3
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_MPCBB3)
pub type GTZC1_MPCBB3 = crate::Periph<gtzc1_mpcbb3::RegisterBlock, 0x4003_3400>;
impl core::fmt::Debug for GTZC1_MPCBB3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC1_MPCBB3").finish()
    }
}
///GTZC1_MPCBB3
pub mod gtzc1_mpcbb3;
///GTZC1_MPCBB3
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_MPCBB3)
pub type SEC_GTZC1_MPCBB3 = crate::Periph<gtzc1_mpcbb3::RegisterBlock, 0x5003_3400>;
impl core::fmt::Debug for SEC_GTZC1_MPCBB3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC1_MPCBB3").finish()
    }
}
///GTZC1_MPCBB3
pub use self::gtzc1_mpcbb3 as sec_gtzc1_mpcbb3;
///GTZC1_MPCBB5
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_MPCBB5)
pub type GTZC1_MPCBB5 = crate::Periph<gtzc1_mpcbb5::RegisterBlock, 0x4003_3800>;
impl core::fmt::Debug for GTZC1_MPCBB5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC1_MPCBB5").finish()
    }
}
///GTZC1_MPCBB5
pub mod gtzc1_mpcbb5;
///GTZC1_MPCBB5
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_MPCBB5)
pub type SEC_GTZC1_MPCBB5 = crate::Periph<gtzc1_mpcbb5::RegisterBlock, 0x5003_3800>;
impl core::fmt::Debug for SEC_GTZC1_MPCBB5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC1_MPCBB5").finish()
    }
}
///GTZC1_MPCBB5
pub use self::gtzc1_mpcbb5 as sec_gtzc1_mpcbb5;
///GTZC1_TZIC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_TZIC)
pub type GTZC1_TZIC = crate::Periph<gtzc1_tzic::RegisterBlock, 0x4003_2800>;
impl core::fmt::Debug for GTZC1_TZIC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC1_TZIC").finish()
    }
}
///GTZC1_TZIC
pub mod gtzc1_tzic;
///GTZC1_TZIC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_TZIC)
pub type SEC_GTZC1_TZIC = crate::Periph<gtzc1_tzic::RegisterBlock, 0x5003_2800>;
impl core::fmt::Debug for SEC_GTZC1_TZIC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC1_TZIC").finish()
    }
}
///GTZC1_TZIC
pub use self::gtzc1_tzic as sec_gtzc1_tzic;
///GTZC1_TZSC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_TZSC)
pub type GTZC1_TZSC = crate::Periph<gtzc1_tzsc::RegisterBlock, 0x4003_2400>;
impl core::fmt::Debug for GTZC1_TZSC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC1_TZSC").finish()
    }
}
///GTZC1_TZSC
pub mod gtzc1_tzsc;
///GTZC1_TZSC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC1_TZSC)
pub type SEC_GTZC1_TZSC = crate::Periph<gtzc1_tzsc::RegisterBlock, 0x5003_2400>;
impl core::fmt::Debug for SEC_GTZC1_TZSC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC1_TZSC").finish()
    }
}
///GTZC1_TZSC
pub use self::gtzc1_tzsc as sec_gtzc1_tzsc;
///GTZC2_MPCBB4
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC2_MPCBB4)
pub type GTZC2_MPCBB4 = crate::Periph<gtzc2_mpcbb4::RegisterBlock, 0x4602_3800>;
impl core::fmt::Debug for GTZC2_MPCBB4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC2_MPCBB4").finish()
    }
}
///GTZC2_MPCBB4
pub mod gtzc2_mpcbb4;
///GTZC2_MPCBB4
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC2_MPCBB4)
pub type SEC_GTZC2_MPCBB4 = crate::Periph<gtzc2_mpcbb4::RegisterBlock, 0x5602_3800>;
impl core::fmt::Debug for SEC_GTZC2_MPCBB4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC2_MPCBB4").finish()
    }
}
///GTZC2_MPCBB4
pub use self::gtzc2_mpcbb4 as sec_gtzc2_mpcbb4;
///GTZC2_TZIC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC2_TZIC)
pub type GTZC2_TZIC = crate::Periph<gtzc2_tzic::RegisterBlock, 0x4602_3400>;
impl core::fmt::Debug for GTZC2_TZIC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC2_TZIC").finish()
    }
}
///GTZC2_TZIC
pub mod gtzc2_tzic;
///GTZC2_TZIC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC2_TZIC)
pub type SEC_GTZC2_TZIC = crate::Periph<gtzc2_tzic::RegisterBlock, 0x5602_3400>;
impl core::fmt::Debug for SEC_GTZC2_TZIC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC2_TZIC").finish()
    }
}
///GTZC2_TZIC
pub use self::gtzc2_tzic as sec_gtzc2_tzic;
///GTZC2_TZSC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC2_TZSC)
pub type GTZC2_TZSC = crate::Periph<gtzc2_tzsc::RegisterBlock, 0x4602_3000>;
impl core::fmt::Debug for GTZC2_TZSC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("GTZC2_TZSC").finish()
    }
}
///GTZC2_TZSC
pub mod gtzc2_tzsc;
///GTZC2_TZSC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#GTZC2_TZSC)
pub type SEC_GTZC2_TZSC = crate::Periph<gtzc2_tzsc::RegisterBlock, 0x5602_3000>;
impl core::fmt::Debug for SEC_GTZC2_TZSC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_GTZC2_TZSC").finish()
    }
}
///GTZC2_TZSC
pub use self::gtzc2_tzsc as sec_gtzc2_tzsc;
///Hash processor
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#HASH)
pub type HASH = crate::Periph<hash::RegisterBlock, 0x420c_0400>;
impl core::fmt::Debug for HASH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HASH").finish()
    }
}
///Hash processor
pub mod hash;
///Hash processor
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#HASH)
pub type SEC_HASH = crate::Periph<hash::RegisterBlock, 0x520c_0400>;
impl core::fmt::Debug for SEC_HASH {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_HASH").finish()
    }
}
///Hash processor
pub use self::hash as sec_hash;
///HSPI1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#HSPI1)
pub type HSPI1 = crate::Periph<hspi1::RegisterBlock, 0x420d_3400>;
impl core::fmt::Debug for HSPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HSPI1").finish()
    }
}
///HSPI1
pub mod hspi1;
///HSPI1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#HSPI1)
pub type SEC_HSPI1 = crate::Periph<hspi1::RegisterBlock, 0x520d_3400>;
impl core::fmt::Debug for SEC_HSPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_HSPI1").finish()
    }
}
///HSPI1
pub use self::hspi1 as sec_hspi1;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type I2C1 = crate::Periph<i2c1::RegisterBlock, 0x4000_5400>;
impl core::fmt::Debug for I2C1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C1").finish()
    }
}
///Inter-integrated circuit
pub mod i2c1;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type SEC_I2C1 = crate::Periph<i2c1::RegisterBlock, 0x5000_5400>;
impl core::fmt::Debug for SEC_I2C1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_I2C1").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as sec_i2c1;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type I2C2 = crate::Periph<i2c1::RegisterBlock, 0x4000_5800>;
impl core::fmt::Debug for I2C2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C2").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as i2c2;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type SEC_I2C2 = crate::Periph<i2c1::RegisterBlock, 0x5000_5800>;
impl core::fmt::Debug for SEC_I2C2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_I2C2").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as sec_i2c2;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type I2C3 = crate::Periph<i2c1::RegisterBlock, 0x4600_2800>;
impl core::fmt::Debug for I2C3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C3").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as i2c3;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type SEC_I2C3 = crate::Periph<i2c1::RegisterBlock, 0x5600_2800>;
impl core::fmt::Debug for SEC_I2C3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_I2C3").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as sec_i2c3;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type I2C4 = crate::Periph<i2c1::RegisterBlock, 0x4000_8400>;
impl core::fmt::Debug for I2C4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C4").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as i2c4;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type SEC_I2C4 = crate::Periph<i2c1::RegisterBlock, 0x5000_8400>;
impl core::fmt::Debug for SEC_I2C4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_I2C4").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as sec_i2c4;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type I2C5 = crate::Periph<i2c1::RegisterBlock, 0x4000_9800>;
impl core::fmt::Debug for I2C5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C5").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as i2c5;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type SEC_I2C5 = crate::Periph<i2c1::RegisterBlock, 0x5000_9800>;
impl core::fmt::Debug for SEC_I2C5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_I2C5").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as sec_i2c5;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type I2C6 = crate::Periph<i2c1::RegisterBlock, 0x4000_9c00>;
impl core::fmt::Debug for I2C6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("I2C6").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as i2c6;
///Inter-integrated circuit
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#I2C1)
pub type SEC_I2C6 = crate::Periph<i2c1::RegisterBlock, 0x5000_9c00>;
impl core::fmt::Debug for SEC_I2C6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_I2C6").finish()
    }
}
///Inter-integrated circuit
pub use self::i2c1 as sec_i2c6;
///ICache
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ICACHE)
pub type ICACHE = crate::Periph<icache::RegisterBlock, 0x4003_0400>;
impl core::fmt::Debug for ICACHE {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ICACHE").finish()
    }
}
///ICache
pub mod icache;
///ICache
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#ICACHE)
pub type SEC_ICACHE = crate::Periph<icache::RegisterBlock, 0x5003_0400>;
impl core::fmt::Debug for SEC_ICACHE {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_ICACHE").finish()
    }
}
///ICache
pub use self::icache as sec_icache;
///Independent watchdog
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#IWDG)
pub type IWDG = crate::Periph<iwdg::RegisterBlock, 0x4000_3000>;
impl core::fmt::Debug for IWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IWDG").finish()
    }
}
///Independent watchdog
pub mod iwdg;
///Independent watchdog
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#IWDG)
pub type SEC_IWDG = crate::Periph<iwdg::RegisterBlock, 0x5000_3000>;
impl core::fmt::Debug for SEC_IWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_IWDG").finish()
    }
}
///Independent watchdog
pub use self::iwdg as sec_iwdg;
///LPDMA1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPDMA1)
pub type LPDMA1 = crate::Periph<lpdma1::RegisterBlock, 0x4602_5000>;
impl core::fmt::Debug for LPDMA1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPDMA1").finish()
    }
}
///LPDMA1
pub mod lpdma1;
///LPDMA1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPDMA1)
pub type SEC_LPDMA1 = crate::Periph<lpdma1::RegisterBlock, 0x5602_5000>;
impl core::fmt::Debug for SEC_LPDMA1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_LPDMA1").finish()
    }
}
///LPDMA1
pub use self::lpdma1 as sec_lpdma1;
///LPGPIO1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPGPIO1)
pub type LPGPIO1 = crate::Periph<lpgpio1::RegisterBlock, 0x4602_0000>;
impl core::fmt::Debug for LPGPIO1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPGPIO1").finish()
    }
}
///LPGPIO1
pub mod lpgpio1;
///LPGPIO1
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPGPIO1)
pub type SEC_LPGPIO1 = crate::Periph<lpgpio1::RegisterBlock, 0x5602_0000>;
impl core::fmt::Debug for SEC_LPGPIO1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_LPGPIO1").finish()
    }
}
///LPGPIO1
pub use self::lpgpio1 as sec_lpgpio1;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPTIM1)
pub type LPTIM1 = crate::Periph<lptim1::RegisterBlock, 0x4600_4400>;
impl core::fmt::Debug for LPTIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM1").finish()
    }
}
///Low power timer
pub mod lptim1;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPTIM1)
pub type SEC_LPTIM1 = crate::Periph<lptim1::RegisterBlock, 0x5600_4400>;
impl core::fmt::Debug for SEC_LPTIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_LPTIM1").finish()
    }
}
///Low power timer
pub use self::lptim1 as sec_lptim1;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPTIM1)
pub type LPTIM2 = crate::Periph<lptim1::RegisterBlock, 0x4000_9400>;
impl core::fmt::Debug for LPTIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM2").finish()
    }
}
///Low power timer
pub use self::lptim1 as lptim2;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPTIM1)
pub type SEC_LPTIM2 = crate::Periph<lptim1::RegisterBlock, 0x5000_9400>;
impl core::fmt::Debug for SEC_LPTIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_LPTIM2").finish()
    }
}
///Low power timer
pub use self::lptim1 as sec_lptim2;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPTIM1)
pub type LPTIM3 = crate::Periph<lptim1::RegisterBlock, 0x4600_4800>;
impl core::fmt::Debug for LPTIM3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM3").finish()
    }
}
///Low power timer
pub use self::lptim1 as lptim3;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPTIM1)
pub type SEC_LPTIM3 = crate::Periph<lptim1::RegisterBlock, 0x5600_4800>;
impl core::fmt::Debug for SEC_LPTIM3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_LPTIM3").finish()
    }
}
///Low power timer
pub use self::lptim1 as sec_lptim3;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPTIM4)
pub type LPTIM4 = crate::Periph<lptim4::RegisterBlock, 0x4600_4c00>;
impl core::fmt::Debug for LPTIM4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPTIM4").finish()
    }
}
///Low power timer
pub mod lptim4;
///Low power timer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPTIM4)
pub type SEC_LPTIM4 = crate::Periph<lptim4::RegisterBlock, 0x5600_4c00>;
impl core::fmt::Debug for SEC_LPTIM4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_LPTIM4").finish()
    }
}
///Low power timer
pub use self::lptim4 as sec_lptim4;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPUART1)
pub type LPUART1 = crate::Periph<lpuart1::RegisterBlock, 0x4600_2400>;
impl core::fmt::Debug for LPUART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LPUART1").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub mod lpuart1;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LPUART1)
pub type SEC_LPUART1 = crate::Periph<lpuart1::RegisterBlock, 0x5600_2400>;
impl core::fmt::Debug for SEC_LPUART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_LPUART1").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::lpuart1 as sec_lpuart1;
///LTDC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LTDC)
pub type LTDC = crate::Periph<ltdc::RegisterBlock, 0x4001_6800>;
impl core::fmt::Debug for LTDC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("LTDC").finish()
    }
}
///LTDC
pub mod ltdc;
///LTDC
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#LTDC)
pub type SEC_LTDC = crate::Periph<ltdc::RegisterBlock, 0x5001_6800>;
impl core::fmt::Debug for SEC_LTDC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_LTDC").finish()
    }
}
///LTDC
pub use self::ltdc as sec_ltdc;
///Multi-function digital filter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#MDF1)
pub type MDF1 = crate::Periph<mdf1::RegisterBlock, 0x4002_5000>;
impl core::fmt::Debug for MDF1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MDF1").finish()
    }
}
///Multi-function digital filter
pub mod mdf1;
///Multi-function digital filter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#MDF1)
pub type SEC_MDF1 = crate::Periph<mdf1::RegisterBlock, 0x5002_5000>;
impl core::fmt::Debug for SEC_MDF1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_MDF1").finish()
    }
}
///Multi-function digital filter
pub use self::mdf1 as sec_mdf1;
///OctoSPI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OCTOSPI1)
pub type OCTOSPI1 = crate::Periph<octospi1::RegisterBlock, 0x420d_1400>;
impl core::fmt::Debug for OCTOSPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OCTOSPI1").finish()
    }
}
///OctoSPI
pub mod octospi1;
///OctoSPI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OCTOSPI1)
pub type SEC_OCTOSPI1 = crate::Periph<octospi1::RegisterBlock, 0x520d_1400>;
impl core::fmt::Debug for SEC_OCTOSPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_OCTOSPI1").finish()
    }
}
///OctoSPI
pub use self::octospi1 as sec_octospi1;
///OctoSPI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OCTOSPI1)
pub type OCTOSPI2 = crate::Periph<octospi1::RegisterBlock, 0x420d_2400>;
impl core::fmt::Debug for OCTOSPI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OCTOSPI2").finish()
    }
}
///OctoSPI
pub use self::octospi1 as octospi2;
///OctoSPI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OCTOSPI1)
pub type SEC_OCTOSPI2 = crate::Periph<octospi1::RegisterBlock, 0x520d_2400>;
impl core::fmt::Debug for SEC_OCTOSPI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_OCTOSPI2").finish()
    }
}
///OctoSPI
pub use self::octospi1 as sec_octospi2;
///OCTOSPI I/O manager
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OCTOSPIM)
pub type OCTOSPIM = crate::Periph<octospim::RegisterBlock, 0x420c_4000>;
impl core::fmt::Debug for OCTOSPIM {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OCTOSPIM").finish()
    }
}
///OCTOSPI I/O manager
pub mod octospim;
///OCTOSPI I/O manager
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OCTOSPIM)
pub type SEC_OCTOSPIM = crate::Periph<octospim::RegisterBlock, 0x520c_4000>;
impl core::fmt::Debug for SEC_OCTOSPIM {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_OCTOSPIM").finish()
    }
}
///OCTOSPI I/O manager
pub use self::octospim as sec_octospim;
///Operational amplifiers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OPAMP)
pub type OPAMP = crate::Periph<opamp::RegisterBlock, 0x4600_5000>;
impl core::fmt::Debug for OPAMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OPAMP").finish()
    }
}
///Operational amplifiers
pub mod opamp;
///Operational amplifiers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OPAMP)
pub type SEC_OPAMP = crate::Periph<opamp::RegisterBlock, 0x5600_5000>;
impl core::fmt::Debug for SEC_OPAMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_OPAMP").finish()
    }
}
///Operational amplifiers
pub use self::opamp as sec_opamp;
///On-The-Fly Decryption engine
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OTFDEC1)
pub type OTFDEC1 = crate::Periph<otfdec1::RegisterBlock, 0x420c_5000>;
impl core::fmt::Debug for OTFDEC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTFDEC1").finish()
    }
}
///On-The-Fly Decryption engine
pub mod otfdec1;
///On-The-Fly Decryption engine
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OTFDEC1)
pub type SEC_OTFDEC1 = crate::Periph<otfdec1::RegisterBlock, 0x520c_5000>;
impl core::fmt::Debug for SEC_OTFDEC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_OTFDEC1").finish()
    }
}
///On-The-Fly Decryption engine
pub use self::otfdec1 as sec_otfdec1;
///On-The-Fly Decryption engine
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OTFDEC1)
pub type OTFDEC2 = crate::Periph<otfdec1::RegisterBlock, 0x420c_5400>;
impl core::fmt::Debug for OTFDEC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTFDEC2").finish()
    }
}
///On-The-Fly Decryption engine
pub use self::otfdec1 as otfdec2;
///On-The-Fly Decryption engine
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OTFDEC1)
pub type SEC_OTFDEC2 = crate::Periph<otfdec1::RegisterBlock, 0x520c_5400>;
impl core::fmt::Debug for SEC_OTFDEC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_OTFDEC2").finish()
    }
}
///On-The-Fly Decryption engine
pub use self::otfdec1 as sec_otfdec2;
///OTG_HS
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OTG_HS)
pub type OTG_HS = crate::Periph<otg_hs::RegisterBlock, 0x4204_0000>;
impl core::fmt::Debug for OTG_HS {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTG_HS").finish()
    }
}
///OTG_HS
pub mod otg_hs;
///OTG_HS
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#OTG_HS)
pub type SEC_OTG_HS = crate::Periph<otg_hs::RegisterBlock, 0x5204_0000>;
impl core::fmt::Debug for SEC_OTG_HS {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_OTG_HS").finish()
    }
}
///OTG_HS
pub use self::otg_hs as sec_otg_hs;
///Private key accelerator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#PKA)
pub type PKA = crate::Periph<pka::RegisterBlock, 0x420c_2000>;
impl core::fmt::Debug for PKA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PKA").finish()
    }
}
///Private key accelerator
pub mod pka;
///Private key accelerator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#PKA)
pub type SEC_PKA = crate::Periph<pka::RegisterBlock, 0x520c_2000>;
impl core::fmt::Debug for SEC_PKA {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_PKA").finish()
    }
}
///Private key accelerator
pub use self::pka as sec_pka;
///PSSI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#PSSI)
pub type PSSI = crate::Periph<pssi::RegisterBlock, 0x4202_c400>;
impl core::fmt::Debug for PSSI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PSSI").finish()
    }
}
///PSSI
pub mod pssi;
///PSSI
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#PSSI)
pub type SEC_PSSI = crate::Periph<pssi::RegisterBlock, 0x5202_c400>;
impl core::fmt::Debug for SEC_PSSI {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_PSSI").finish()
    }
}
///PSSI
pub use self::pssi as sec_pssi;
///Power control
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#PWR)
pub type PWR = crate::Periph<pwr::RegisterBlock, 0x4602_0800>;
impl core::fmt::Debug for PWR {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PWR").finish()
    }
}
///Power control
pub mod pwr;
///Power control
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#PWR)
pub type SEC_PWR = crate::Periph<pwr::RegisterBlock, 0x5602_0800>;
impl core::fmt::Debug for SEC_PWR {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_PWR").finish()
    }
}
///Power control
pub use self::pwr as sec_pwr;
///RAMCFG
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#RAMCFG)
pub type RAMCFG = crate::Periph<ramcfg::RegisterBlock, 0x4002_6000>;
impl core::fmt::Debug for RAMCFG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RAMCFG").finish()
    }
}
///RAMCFG
pub mod ramcfg;
///RAMCFG
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#RAMCFG)
pub type SEC_RAMCFG = crate::Periph<ramcfg::RegisterBlock, 0x5002_6000>;
impl core::fmt::Debug for SEC_RAMCFG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_RAMCFG").finish()
    }
}
///RAMCFG
pub use self::ramcfg as sec_ramcfg;
///Reset and clock control
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#RCC)
pub type RCC = crate::Periph<rcc::RegisterBlock, 0x4602_0c00>;
impl core::fmt::Debug for RCC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RCC").finish()
    }
}
///Reset and clock control
pub mod rcc;
///Reset and clock control
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#RCC)
pub type SEC_RCC = crate::Periph<rcc::RegisterBlock, 0x5602_0c00>;
impl core::fmt::Debug for SEC_RCC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_RCC").finish()
    }
}
///Reset and clock control
pub use self::rcc as sec_rcc;
///Random number generator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#RNG)
pub type RNG = crate::Periph<rng::RegisterBlock, 0x420c_0800>;
impl core::fmt::Debug for RNG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RNG").finish()
    }
}
///Random number generator
pub mod rng;
///Random number generator
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#RNG)
pub type SEC_RNG = crate::Periph<rng::RegisterBlock, 0x520c_0800>;
impl core::fmt::Debug for SEC_RNG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_RNG").finish()
    }
}
///Random number generator
pub use self::rng as sec_rng;
///Real-time clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#RTC)
pub type RTC = crate::Periph<rtc::RegisterBlock, 0x4600_7800>;
impl core::fmt::Debug for RTC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RTC").finish()
    }
}
///Real-time clock
pub mod rtc;
///Real-time clock
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#RTC)
pub type SEC_RTC = crate::Periph<rtc::RegisterBlock, 0x5600_7800>;
impl core::fmt::Debug for SEC_RTC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_RTC").finish()
    }
}
///Real-time clock
pub use self::rtc as sec_rtc;
///Secure AES coprocessor
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SAES)
pub type SAES = crate::Periph<saes::RegisterBlock, 0x420c_0c00>;
impl core::fmt::Debug for SAES {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAES").finish()
    }
}
///Secure AES coprocessor
pub mod saes;
///Secure AES coprocessor
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SAES)
pub type SEC_SAES = crate::Periph<saes::RegisterBlock, 0x520c_0c00>;
impl core::fmt::Debug for SEC_SAES {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SAES").finish()
    }
}
///Secure AES coprocessor
pub use self::saes as sec_saes;
///Serial audio interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SAI1)
pub type SAI1 = crate::Periph<sai1::RegisterBlock, 0x4001_5400>;
impl core::fmt::Debug for SAI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAI1").finish()
    }
}
///Serial audio interface
pub mod sai1;
///Serial audio interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SAI1)
pub type SEC_SAI1 = crate::Periph<sai1::RegisterBlock, 0x5001_5400>;
impl core::fmt::Debug for SEC_SAI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SAI1").finish()
    }
}
///Serial audio interface
pub use self::sai1 as sec_sai1;
///Serial audio interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SAI1)
pub type SAI2 = crate::Periph<sai1::RegisterBlock, 0x4001_5800>;
impl core::fmt::Debug for SAI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SAI2").finish()
    }
}
///Serial audio interface
pub use self::sai1 as sai2;
///Serial audio interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SAI1)
pub type SEC_SAI2 = crate::Periph<sai1::RegisterBlock, 0x5001_5800>;
impl core::fmt::Debug for SEC_SAI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SAI2").finish()
    }
}
///Serial audio interface
pub use self::sai1 as sec_sai2;
///Secure digital input/output MultiMediaCard interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SDMMC1)
pub type SDMMC1 = crate::Periph<sdmmc1::RegisterBlock, 0x420c_8000>;
impl core::fmt::Debug for SDMMC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SDMMC1").finish()
    }
}
///Secure digital input/output MultiMediaCard interface
pub mod sdmmc1;
///Secure digital input/output MultiMediaCard interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SDMMC1)
pub type SEC_SDMMC1 = crate::Periph<sdmmc1::RegisterBlock, 0x520c_8000>;
impl core::fmt::Debug for SEC_SDMMC1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SDMMC1").finish()
    }
}
///Secure digital input/output MultiMediaCard interface
pub use self::sdmmc1 as sec_sdmmc1;
///Secure digital input/output MultiMediaCard interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SDMMC1)
pub type SDMMC2 = crate::Periph<sdmmc1::RegisterBlock, 0x420c_8c00>;
impl core::fmt::Debug for SDMMC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SDMMC2").finish()
    }
}
///Secure digital input/output MultiMediaCard interface
pub use self::sdmmc1 as sdmmc2;
///Secure digital input/output MultiMediaCard interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SDMMC1)
pub type SEC_SDMMC2 = crate::Periph<sdmmc1::RegisterBlock, 0x520c_8c00>;
impl core::fmt::Debug for SEC_SDMMC2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SDMMC2").finish()
    }
}
///Secure digital input/output MultiMediaCard interface
pub use self::sdmmc1 as sec_sdmmc2;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SPI1)
pub type SPI1 = crate::Periph<spi1::RegisterBlock, 0x4001_3000>;
impl core::fmt::Debug for SPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI1").finish()
    }
}
///Serial peripheral interface
pub mod spi1;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SPI1)
pub type SEC_SPI1 = crate::Periph<spi1::RegisterBlock, 0x5001_3000>;
impl core::fmt::Debug for SEC_SPI1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SPI1").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as sec_spi1;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SPI1)
pub type SPI2 = crate::Periph<spi1::RegisterBlock, 0x4000_3800>;
impl core::fmt::Debug for SPI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI2").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as spi2;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SPI1)
pub type SEC_SPI2 = crate::Periph<spi1::RegisterBlock, 0x5000_3800>;
impl core::fmt::Debug for SEC_SPI2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SPI2").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as sec_spi2;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SPI1)
pub type SPI3 = crate::Periph<spi1::RegisterBlock, 0x4600_2000>;
impl core::fmt::Debug for SPI3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI3").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as spi3;
///Serial peripheral interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SPI1)
pub type SEC_SPI3 = crate::Periph<spi1::RegisterBlock, 0x5600_2000>;
impl core::fmt::Debug for SEC_SPI3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SPI3").finish()
    }
}
///Serial peripheral interface
pub use self::spi1 as sec_spi3;
///System configuration controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SYSCFG)
pub type SYSCFG = crate::Periph<syscfg::RegisterBlock, 0x4600_0400>;
impl core::fmt::Debug for SYSCFG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SYSCFG").finish()
    }
}
///System configuration controller
pub mod syscfg;
///System configuration controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#SYSCFG)
pub type SEC_SYSCFG = crate::Periph<syscfg::RegisterBlock, 0x5600_0400>;
impl core::fmt::Debug for SEC_SYSCFG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_SYSCFG").finish()
    }
}
///System configuration controller
pub use self::syscfg as sec_syscfg;
///Tamper and backup registers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TAMP)
pub type TAMP = crate::Periph<tamp::RegisterBlock, 0x4600_7c00>;
impl core::fmt::Debug for TAMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TAMP").finish()
    }
}
///Tamper and backup registers
pub mod tamp;
///Tamper and backup registers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TAMP)
pub type SEC_TAMP = crate::Periph<tamp::RegisterBlock, 0x5600_7c00>;
impl core::fmt::Debug for SEC_TAMP {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TAMP").finish()
    }
}
///Tamper and backup registers
pub use self::tamp as sec_tamp;
///Advanced-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM1)
pub type TIM1 = crate::Periph<tim1::RegisterBlock, 0x4001_2c00>;
impl core::fmt::Debug for TIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM1").finish()
    }
}
///Advanced-timers
pub mod tim1;
///Advanced-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM1)
pub type SEC_TIM1 = crate::Periph<tim1::RegisterBlock, 0x5001_2c00>;
impl core::fmt::Debug for SEC_TIM1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM1").finish()
    }
}
///Advanced-timers
pub use self::tim1 as sec_tim1;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM2)
pub type TIM2 = crate::Periph<tim2::RegisterBlock, 0x4000_0000>;
impl core::fmt::Debug for TIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM2").finish()
    }
}
///General-purpose-timers
pub mod tim2;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM2)
pub type SEC_TIM2 = crate::Periph<tim2::RegisterBlock, 0x5000_0000>;
impl core::fmt::Debug for SEC_TIM2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM2").finish()
    }
}
///General-purpose-timers
pub use self::tim2 as sec_tim2;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM2)
pub type TIM3 = crate::Periph<tim2::RegisterBlock, 0x4000_0400>;
impl core::fmt::Debug for TIM3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM3").finish()
    }
}
///General-purpose-timers
pub use self::tim2 as tim3;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM2)
pub type SEC_TIM3 = crate::Periph<tim2::RegisterBlock, 0x5000_0400>;
impl core::fmt::Debug for SEC_TIM3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM3").finish()
    }
}
///General-purpose-timers
pub use self::tim2 as sec_tim3;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM2)
pub type TIM4 = crate::Periph<tim2::RegisterBlock, 0x4000_0800>;
impl core::fmt::Debug for TIM4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM4").finish()
    }
}
///General-purpose-timers
pub use self::tim2 as tim4;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM2)
pub type SEC_TIM4 = crate::Periph<tim2::RegisterBlock, 0x5000_0800>;
impl core::fmt::Debug for SEC_TIM4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM4").finish()
    }
}
///General-purpose-timers
pub use self::tim2 as sec_tim4;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM2)
pub type TIM5 = crate::Periph<tim2::RegisterBlock, 0x4000_0c00>;
impl core::fmt::Debug for TIM5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM5").finish()
    }
}
///General-purpose-timers
pub use self::tim2 as tim5;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM2)
pub type SEC_TIM5 = crate::Periph<tim2::RegisterBlock, 0x5000_0c00>;
impl core::fmt::Debug for SEC_TIM5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM5").finish()
    }
}
///General-purpose-timers
pub use self::tim2 as sec_tim5;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM6)
pub type TIM6 = crate::Periph<tim6::RegisterBlock, 0x4000_1000>;
impl core::fmt::Debug for TIM6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM6").finish()
    }
}
///General-purpose-timers
pub mod tim6;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM6)
pub type SEC_TIM6 = crate::Periph<tim6::RegisterBlock, 0x5000_1000>;
impl core::fmt::Debug for SEC_TIM6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM6").finish()
    }
}
///General-purpose-timers
pub use self::tim6 as sec_tim6;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM6)
pub type TIM7 = crate::Periph<tim6::RegisterBlock, 0x4000_1400>;
impl core::fmt::Debug for TIM7 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM7").finish()
    }
}
///General-purpose-timers
pub use self::tim6 as tim7;
///General-purpose-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM6)
pub type SEC_TIM7 = crate::Periph<tim6::RegisterBlock, 0x5000_1400>;
impl core::fmt::Debug for SEC_TIM7 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM7").finish()
    }
}
///General-purpose-timers
pub use self::tim6 as sec_tim7;
///Advanced-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM1)
pub type TIM8 = crate::Periph<tim1::RegisterBlock, 0x4001_3400>;
impl core::fmt::Debug for TIM8 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM8").finish()
    }
}
///Advanced-timers
pub use self::tim1 as tim8;
///Advanced-timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM1)
pub type SEC_TIM8 = crate::Periph<tim1::RegisterBlock, 0x5001_3400>;
impl core::fmt::Debug for SEC_TIM8 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM8").finish()
    }
}
///Advanced-timers
pub use self::tim1 as sec_tim8;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM15)
pub type TIM15 = crate::Periph<tim15::RegisterBlock, 0x4001_4000>;
impl core::fmt::Debug for TIM15 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM15").finish()
    }
}
///General purpose timers
pub mod tim15;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM15)
pub type SEC_TIM15 = crate::Periph<tim15::RegisterBlock, 0x5001_4000>;
impl core::fmt::Debug for SEC_TIM15 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM15").finish()
    }
}
///General purpose timers
pub use self::tim15 as sec_tim15;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM16)
pub type TIM16 = crate::Periph<tim16::RegisterBlock, 0x4001_4400>;
impl core::fmt::Debug for TIM16 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM16").finish()
    }
}
///General purpose timers
pub mod tim16;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM16)
pub type SEC_TIM16 = crate::Periph<tim16::RegisterBlock, 0x5001_4400>;
impl core::fmt::Debug for SEC_TIM16 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM16").finish()
    }
}
///General purpose timers
pub use self::tim16 as sec_tim16;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM16)
pub type TIM17 = crate::Periph<tim16::RegisterBlock, 0x4001_4800>;
impl core::fmt::Debug for TIM17 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TIM17").finish()
    }
}
///General purpose timers
pub use self::tim16 as tim17;
///General purpose timers
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TIM16)
pub type SEC_TIM17 = crate::Periph<tim16::RegisterBlock, 0x5001_4800>;
impl core::fmt::Debug for SEC_TIM17 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TIM17").finish()
    }
}
///General purpose timers
pub use self::tim16 as sec_tim17;
///Touch sensing controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TSC)
pub type TSC = crate::Periph<tsc::RegisterBlock, 0x4002_4000>;
impl core::fmt::Debug for TSC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TSC").finish()
    }
}
///Touch sensing controller
pub mod tsc;
///Touch sensing controller
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#TSC)
pub type SEC_TSC = crate::Periph<tsc::RegisterBlock, 0x5002_4000>;
impl core::fmt::Debug for SEC_TSC {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_TSC").finish()
    }
}
///Touch sensing controller
pub use self::tsc as sec_tsc;
///USB Power Delivery interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#UCPD1)
pub type UCPD1 = crate::Periph<ucpd1::RegisterBlock, 0x4000_dc00>;
impl core::fmt::Debug for UCPD1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("UCPD1").finish()
    }
}
///USB Power Delivery interface
pub mod ucpd1;
///USB Power Delivery interface
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#UCPD1)
pub type SEC_UCPD1 = crate::Periph<ucpd1::RegisterBlock, 0x5000_dc00>;
impl core::fmt::Debug for SEC_UCPD1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_UCPD1").finish()
    }
}
///USB Power Delivery interface
pub use self::ucpd1 as sec_ucpd1;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type USART1 = crate::Periph<usart1::RegisterBlock, 0x4001_3800>;
impl core::fmt::Debug for USART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART1").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub mod usart1;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type SEC_USART1 = crate::Periph<usart1::RegisterBlock, 0x5001_3800>;
impl core::fmt::Debug for SEC_USART1 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_USART1").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as sec_usart1;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type USART2 = crate::Periph<usart1::RegisterBlock, 0x4000_4400>;
impl core::fmt::Debug for USART2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART2").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as usart2;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type SEC_USART2 = crate::Periph<usart1::RegisterBlock, 0x5000_4400>;
impl core::fmt::Debug for SEC_USART2 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_USART2").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as sec_usart2;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type USART3 = crate::Periph<usart1::RegisterBlock, 0x4000_4800>;
impl core::fmt::Debug for USART3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART3").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as usart3;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type SEC_USART3 = crate::Periph<usart1::RegisterBlock, 0x5000_4800>;
impl core::fmt::Debug for SEC_USART3 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_USART3").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as sec_usart3;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type UART4 = crate::Periph<usart1::RegisterBlock, 0x4000_4c00>;
impl core::fmt::Debug for UART4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("UART4").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as uart4;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type SEC_UART4 = crate::Periph<usart1::RegisterBlock, 0x5000_4c00>;
impl core::fmt::Debug for SEC_UART4 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_UART4").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as sec_uart4;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type UART5 = crate::Periph<usart1::RegisterBlock, 0x4000_5000>;
impl core::fmt::Debug for UART5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("UART5").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as uart5;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type SEC_UART5 = crate::Periph<usart1::RegisterBlock, 0x5000_5000>;
impl core::fmt::Debug for SEC_UART5 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_UART5").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as sec_uart5;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type USART6 = crate::Periph<usart1::RegisterBlock, 0x4000_6400>;
impl core::fmt::Debug for USART6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("USART6").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as usart6;
///Universal synchronous asynchronous receiver transmitter
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#USART1)
pub type SEC_USART6 = crate::Periph<usart1::RegisterBlock, 0x5000_6400>;
impl core::fmt::Debug for SEC_USART6 {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_USART6").finish()
    }
}
///Universal synchronous asynchronous receiver transmitter
pub use self::usart1 as sec_usart6;
///Voltage reference buffer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#VREFBUF)
pub type VREFBUF = crate::Periph<vrefbuf::RegisterBlock, 0x4600_7400>;
impl core::fmt::Debug for VREFBUF {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VREFBUF").finish()
    }
}
///Voltage reference buffer
pub mod vrefbuf;
///Voltage reference buffer
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#VREFBUF)
pub type SEC_VREFBUF = crate::Periph<vrefbuf::RegisterBlock, 0x5600_7400>;
impl core::fmt::Debug for SEC_VREFBUF {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_VREFBUF").finish()
    }
}
///Voltage reference buffer
pub use self::vrefbuf as sec_vrefbuf;
///System window watchdog
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#WWDG)
pub type WWDG = crate::Periph<wwdg::RegisterBlock, 0x4000_2c00>;
impl core::fmt::Debug for WWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("WWDG").finish()
    }
}
///System window watchdog
pub mod wwdg;
///System window watchdog
///
///See peripheral [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#WWDG)
pub type SEC_WWDG = crate::Periph<wwdg::RegisterBlock, 0x5000_2c00>;
impl core::fmt::Debug for SEC_WWDG {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SEC_WWDG").finish()
    }
}
///System window watchdog
pub use self::wwdg as sec_wwdg;
#[no_mangle]
static mut DEVICE_PERIPHERALS: bool = false;
/// All the peripherals.
#[allow(non_snake_case)]
pub struct Peripherals {
    ///ADC1
    pub ADC1: ADC1,
    ///SEC_ADC1
    pub SEC_ADC1: SEC_ADC1,
    ///ADC2
    pub ADC2: ADC2,
    ///SEC_ADC2
    pub SEC_ADC2: SEC_ADC2,
    ///ADC12_Common
    pub ADC12_COMMON: ADC12_COMMON,
    ///SEC_ADC12_Common
    pub SEC_ADC12_COMMON: SEC_ADC12_COMMON,
    ///ADC4
    pub ADC4: ADC4,
    ///SEC_ADC4
    pub SEC_ADC4: SEC_ADC4,
    ///ADF1
    pub ADF1: ADF1,
    ///SEC_ADF1
    pub SEC_ADF1: SEC_ADF1,
    ///AES
    pub AES: AES,
    ///SEC_AES
    pub SEC_AES: SEC_AES,
    ///COMP
    pub COMP: COMP,
    ///SEC_COMP
    pub SEC_COMP: SEC_COMP,
    ///CORDIC
    pub CORDIC: CORDIC,
    ///SEC_CORDIC
    pub SEC_CORDIC: SEC_CORDIC,
    ///CRC
    pub CRC: CRC,
    ///SEC_CRC
    pub SEC_CRC: SEC_CRC,
    ///CRS
    pub CRS: CRS,
    ///SEC_CRS
    pub SEC_CRS: SEC_CRS,
    ///DAC1
    pub DAC1: DAC1,
    ///SEC_DAC1
    pub SEC_DAC1: SEC_DAC1,
    ///DBGMCU
    pub DBGMCU: DBGMCU,
    ///DCACHE1
    pub DCACHE1: DCACHE1,
    ///SEC_DCACHE1
    pub SEC_DCACHE1: SEC_DCACHE1,
    ///DCACHE2
    pub DCACHE2: DCACHE2,
    ///SEC_DCACHE2
    pub SEC_DCACHE2: SEC_DCACHE2,
    ///DCMI
    pub DCMI: DCMI,
    ///SEC_DCMI
    pub SEC_DCMI: SEC_DCMI,
    ///DLYBOS1
    pub DLYBOS1: DLYBOS1,
    ///SEC_DLYBOS1
    pub SEC_DLYBOS1: SEC_DLYBOS1,
    ///DLYBOS2
    pub DLYBOS2: DLYBOS2,
    ///SEC_DLYBOS2
    pub SEC_DLYBOS2: SEC_DLYBOS2,
    ///DLYBSD1
    pub DLYBSD1: DLYBSD1,
    ///SEC_DLYBSD1
    pub SEC_DLYBSD1: SEC_DLYBSD1,
    ///DLYBSD2
    pub DLYBSD2: DLYBSD2,
    ///SEC_DLYBSD2
    pub SEC_DLYBSD2: SEC_DLYBSD2,
    ///DMA2D
    pub DMA2D: DMA2D,
    ///SEC_DMA2D
    pub SEC_DMA2D: SEC_DMA2D,
    ///DSI
    pub DSI: DSI,
    ///SEC_DSI
    pub SEC_DSI: SEC_DSI,
    ///EXTI
    pub EXTI: EXTI,
    ///SEC_EXTI
    pub SEC_EXTI: SEC_EXTI,
    ///FDCAN1_RAM
    pub FDCAN1_RAM: FDCAN1_RAM,
    ///SEC_FDCAN1_RAM
    pub SEC_FDCAN1_RAM: SEC_FDCAN1_RAM,
    ///FDCAN1
    pub FDCAN1: FDCAN1,
    ///SEC_FDCAN1
    pub SEC_FDCAN1: SEC_FDCAN1,
    ///FLASH
    pub FLASH: FLASH,
    ///SEC_FLASH
    pub SEC_FLASH: SEC_FLASH,
    ///FMAC
    pub FMAC: FMAC,
    ///SEC_FMAC
    pub SEC_FMAC: SEC_FMAC,
    ///FMC
    pub FMC: FMC,
    ///SEC_FMC
    pub SEC_FMC: SEC_FMC,
    ///GFXMMU
    pub GFXMMU: GFXMMU,
    ///SEC_GFXMMU
    pub SEC_GFXMMU: SEC_GFXMMU,
    ///GPDMA1
    pub GPDMA1: GPDMA1,
    ///SEC_GPDMA1
    pub SEC_GPDMA1: SEC_GPDMA1,
    ///GPIOA
    pub GPIOA: GPIOA,
    ///SEC_GPIOA
    pub SEC_GPIOA: SEC_GPIOA,
    ///GPIOB
    pub GPIOB: GPIOB,
    ///SEC_GPIOB
    pub SEC_GPIOB: SEC_GPIOB,
    ///GPIOC
    pub GPIOC: GPIOC,
    ///SEC_GPIOC
    pub SEC_GPIOC: SEC_GPIOC,
    ///GPIOD
    pub GPIOD: GPIOD,
    ///SEC_GPIOD
    pub SEC_GPIOD: SEC_GPIOD,
    ///GPIOE
    pub GPIOE: GPIOE,
    ///SEC_GPIOE
    pub SEC_GPIOE: SEC_GPIOE,
    ///GPIOF
    pub GPIOF: GPIOF,
    ///SEC_GPIOF
    pub SEC_GPIOF: SEC_GPIOF,
    ///GPIOG
    pub GPIOG: GPIOG,
    ///SEC_GPIOG
    pub SEC_GPIOG: SEC_GPIOG,
    ///GPIOH
    pub GPIOH: GPIOH,
    ///SEC_GPIOH
    pub SEC_GPIOH: SEC_GPIOH,
    ///GPIOI
    pub GPIOI: GPIOI,
    ///SEC_GPIOI
    pub SEC_GPIOI: SEC_GPIOI,
    ///GPIOJ
    pub GPIOJ: GPIOJ,
    ///SEC_GPIOJ
    pub SEC_GPIOJ: SEC_GPIOJ,
    ///GTZC1_MPCBB1
    pub GTZC1_MPCBB1: GTZC1_MPCBB1,
    ///SEC_GTZC1_MPCBB1
    pub SEC_GTZC1_MPCBB1: SEC_GTZC1_MPCBB1,
    ///GTZC1_MPCBB2
    pub GTZC1_MPCBB2: GTZC1_MPCBB2,
    ///SEC_GTZC1_MPCBB2
    pub SEC_GTZC1_MPCBB2: SEC_GTZC1_MPCBB2,
    ///GTZC1_MPCBB3
    pub GTZC1_MPCBB3: GTZC1_MPCBB3,
    ///SEC_GTZC1_MPCBB3
    pub SEC_GTZC1_MPCBB3: SEC_GTZC1_MPCBB3,
    ///GTZC1_MPCBB5
    pub GTZC1_MPCBB5: GTZC1_MPCBB5,
    ///SEC_GTZC1_MPCBB5
    pub SEC_GTZC1_MPCBB5: SEC_GTZC1_MPCBB5,
    ///GTZC1_TZIC
    pub GTZC1_TZIC: GTZC1_TZIC,
    ///SEC_GTZC1_TZIC
    pub SEC_GTZC1_TZIC: SEC_GTZC1_TZIC,
    ///GTZC1_TZSC
    pub GTZC1_TZSC: GTZC1_TZSC,
    ///SEC_GTZC1_TZSC
    pub SEC_GTZC1_TZSC: SEC_GTZC1_TZSC,
    ///GTZC2_MPCBB4
    pub GTZC2_MPCBB4: GTZC2_MPCBB4,
    ///SEC_GTZC2_MPCBB4
    pub SEC_GTZC2_MPCBB4: SEC_GTZC2_MPCBB4,
    ///GTZC2_TZIC
    pub GTZC2_TZIC: GTZC2_TZIC,
    ///SEC_GTZC2_TZIC
    pub SEC_GTZC2_TZIC: SEC_GTZC2_TZIC,
    ///GTZC2_TZSC
    pub GTZC2_TZSC: GTZC2_TZSC,
    ///SEC_GTZC2_TZSC
    pub SEC_GTZC2_TZSC: SEC_GTZC2_TZSC,
    ///HASH
    pub HASH: HASH,
    ///SEC_HASH
    pub SEC_HASH: SEC_HASH,
    ///HSPI1
    pub HSPI1: HSPI1,
    ///SEC_HSPI1
    pub SEC_HSPI1: SEC_HSPI1,
    ///I2C1
    pub I2C1: I2C1,
    ///SEC_I2C1
    pub SEC_I2C1: SEC_I2C1,
    ///I2C2
    pub I2C2: I2C2,
    ///SEC_I2C2
    pub SEC_I2C2: SEC_I2C2,
    ///I2C3
    pub I2C3: I2C3,
    ///SEC_I2C3
    pub SEC_I2C3: SEC_I2C3,
    ///I2C4
    pub I2C4: I2C4,
    ///SEC_I2C4
    pub SEC_I2C4: SEC_I2C4,
    ///I2C5
    pub I2C5: I2C5,
    ///SEC_I2C5
    pub SEC_I2C5: SEC_I2C5,
    ///I2C6
    pub I2C6: I2C6,
    ///SEC_I2C6
    pub SEC_I2C6: SEC_I2C6,
    ///ICACHE
    pub ICACHE: ICACHE,
    ///SEC_ICache
    pub SEC_ICACHE: SEC_ICACHE,
    ///IWDG
    pub IWDG: IWDG,
    ///SEC_IWDG
    pub SEC_IWDG: SEC_IWDG,
    ///LPDMA1
    pub LPDMA1: LPDMA1,
    ///SEC_LPDMA1
    pub SEC_LPDMA1: SEC_LPDMA1,
    ///LPGPIO1
    pub LPGPIO1: LPGPIO1,
    ///SEC_LPGPIO1
    pub SEC_LPGPIO1: SEC_LPGPIO1,
    ///LPTIM1
    pub LPTIM1: LPTIM1,
    ///SEC_LPTIM1
    pub SEC_LPTIM1: SEC_LPTIM1,
    ///LPTIM2
    pub LPTIM2: LPTIM2,
    ///SEC_LPTIM2
    pub SEC_LPTIM2: SEC_LPTIM2,
    ///LPTIM3
    pub LPTIM3: LPTIM3,
    ///SEC_LPTIM3
    pub SEC_LPTIM3: SEC_LPTIM3,
    ///LPTIM4
    pub LPTIM4: LPTIM4,
    ///SEC_LPTIM4
    pub SEC_LPTIM4: SEC_LPTIM4,
    ///LPUART1
    pub LPUART1: LPUART1,
    ///SEC_LPUART1
    pub SEC_LPUART1: SEC_LPUART1,
    ///LTDC
    pub LTDC: LTDC,
    ///SEC_LTDC
    pub SEC_LTDC: SEC_LTDC,
    ///MDF1
    pub MDF1: MDF1,
    ///SEC_MDF1
    pub SEC_MDF1: SEC_MDF1,
    ///OCTOSPI1
    pub OCTOSPI1: OCTOSPI1,
    ///SEC_OCTOSPI1
    pub SEC_OCTOSPI1: SEC_OCTOSPI1,
    ///OCTOSPI2
    pub OCTOSPI2: OCTOSPI2,
    ///SEC_OCTOSPI2
    pub SEC_OCTOSPI2: SEC_OCTOSPI2,
    ///OCTOSPIM
    pub OCTOSPIM: OCTOSPIM,
    ///SEC_OCTOSPIM
    pub SEC_OCTOSPIM: SEC_OCTOSPIM,
    ///OPAMP
    pub OPAMP: OPAMP,
    ///SEC_OPAMP
    pub SEC_OPAMP: SEC_OPAMP,
    ///OTFDEC1
    pub OTFDEC1: OTFDEC1,
    ///SEC_OTFDEC1
    pub SEC_OTFDEC1: SEC_OTFDEC1,
    ///OTFDEC2
    pub OTFDEC2: OTFDEC2,
    ///SEC_OTFDEC2
    pub SEC_OTFDEC2: SEC_OTFDEC2,
    ///OTG_HS
    pub OTG_HS: OTG_HS,
    ///SEC_OTG_HS
    pub SEC_OTG_HS: SEC_OTG_HS,
    ///PKA
    pub PKA: PKA,
    ///SEC_PKA
    pub SEC_PKA: SEC_PKA,
    ///PSSI
    pub PSSI: PSSI,
    ///SEC_PSSI
    pub SEC_PSSI: SEC_PSSI,
    ///PWR
    pub PWR: PWR,
    ///SEC_PWR
    pub SEC_PWR: SEC_PWR,
    ///RAMCFG
    pub RAMCFG: RAMCFG,
    ///SEC_RAMCFG
    pub SEC_RAMCFG: SEC_RAMCFG,
    ///RCC
    pub RCC: RCC,
    ///SEC_RCC
    pub SEC_RCC: SEC_RCC,
    ///RNG
    pub RNG: RNG,
    ///SEC_RNG
    pub SEC_RNG: SEC_RNG,
    ///RTC
    pub RTC: RTC,
    ///SEC_RTC
    pub SEC_RTC: SEC_RTC,
    ///SAES
    pub SAES: SAES,
    ///SEC_SAES
    pub SEC_SAES: SEC_SAES,
    ///SAI1
    pub SAI1: SAI1,
    ///SEC_SAI1
    pub SEC_SAI1: SEC_SAI1,
    ///SAI2
    pub SAI2: SAI2,
    ///SEC_SAI2
    pub SEC_SAI2: SEC_SAI2,
    ///SDMMC1
    pub SDMMC1: SDMMC1,
    ///SEC_SDMMC1
    pub SEC_SDMMC1: SEC_SDMMC1,
    ///SDMMC2
    pub SDMMC2: SDMMC2,
    ///SEC_SDMMC2
    pub SEC_SDMMC2: SEC_SDMMC2,
    ///SPI1
    pub SPI1: SPI1,
    ///SEC_SPI1
    pub SEC_SPI1: SEC_SPI1,
    ///SPI2
    pub SPI2: SPI2,
    ///SEC_SPI2
    pub SEC_SPI2: SEC_SPI2,
    ///SPI3
    pub SPI3: SPI3,
    ///SEC_SPI3
    pub SEC_SPI3: SEC_SPI3,
    ///SYSCFG
    pub SYSCFG: SYSCFG,
    ///SEC_SYSCFG
    pub SEC_SYSCFG: SEC_SYSCFG,
    ///TAMP
    pub TAMP: TAMP,
    ///SEC_TAMP
    pub SEC_TAMP: SEC_TAMP,
    ///TIM1
    pub TIM1: TIM1,
    ///SEC_TIM1
    pub SEC_TIM1: SEC_TIM1,
    ///TIM2
    pub TIM2: TIM2,
    ///SEC_TIM2
    pub SEC_TIM2: SEC_TIM2,
    ///TIM3
    pub TIM3: TIM3,
    ///SEC_TIM3
    pub SEC_TIM3: SEC_TIM3,
    ///TIM4
    pub TIM4: TIM4,
    ///SEC_TIM4
    pub SEC_TIM4: SEC_TIM4,
    ///TIM5
    pub TIM5: TIM5,
    ///SEC_TIM5
    pub SEC_TIM5: SEC_TIM5,
    ///TIM6
    pub TIM6: TIM6,
    ///SEC_TIM6
    pub SEC_TIM6: SEC_TIM6,
    ///TIM7
    pub TIM7: TIM7,
    ///SEC_TIM7
    pub SEC_TIM7: SEC_TIM7,
    ///TIM8
    pub TIM8: TIM8,
    ///SEC_TIM8
    pub SEC_TIM8: SEC_TIM8,
    ///TIM15
    pub TIM15: TIM15,
    ///SEC_TIM15
    pub SEC_TIM15: SEC_TIM15,
    ///TIM16
    pub TIM16: TIM16,
    ///SEC_TIM16
    pub SEC_TIM16: SEC_TIM16,
    ///TIM17
    pub TIM17: TIM17,
    ///SEC_TIM17
    pub SEC_TIM17: SEC_TIM17,
    ///TSC
    pub TSC: TSC,
    ///SEC_TSC
    pub SEC_TSC: SEC_TSC,
    ///UCPD1
    pub UCPD1: UCPD1,
    ///SEC_UCPD1
    pub SEC_UCPD1: SEC_UCPD1,
    ///USART1
    pub USART1: USART1,
    ///SEC_USART1
    pub SEC_USART1: SEC_USART1,
    ///USART2
    pub USART2: USART2,
    ///SEC_USART2
    pub SEC_USART2: SEC_USART2,
    ///USART3
    pub USART3: USART3,
    ///SEC_USART3
    pub SEC_USART3: SEC_USART3,
    ///UART4
    pub UART4: UART4,
    ///SEC_UART4
    pub SEC_UART4: SEC_UART4,
    ///UART5
    pub UART5: UART5,
    ///SEC_UART5
    pub SEC_UART5: SEC_UART5,
    ///USART6
    pub USART6: USART6,
    ///SEC_USART6
    pub SEC_USART6: SEC_USART6,
    ///VREFBUF
    pub VREFBUF: VREFBUF,
    ///SEC_VREFBUF
    pub SEC_VREFBUF: SEC_VREFBUF,
    ///WWDG
    pub WWDG: WWDG,
    ///SEC_WWDG
    pub SEC_WWDG: SEC_WWDG,
}
impl Peripherals {
    /// Returns all the peripherals *once*.
    #[cfg(feature = "critical-section")]
    #[inline]
    pub fn take() -> Option<Self> {
        critical_section::with(|_| {
            if unsafe { DEVICE_PERIPHERALS } {
                return None;
            }
            Some(unsafe { Peripherals::steal() })
        })
    }
    /// Unchecked version of `Peripherals::take`.
    ///
    /// # Safety
    ///
    /// Each of the returned peripherals must be used at most once.
    #[inline]
    pub unsafe fn steal() -> Self {
        DEVICE_PERIPHERALS = true;
        Peripherals {
            ADC1: ADC1::steal(),
            SEC_ADC1: SEC_ADC1::steal(),
            ADC2: ADC2::steal(),
            SEC_ADC2: SEC_ADC2::steal(),
            ADC12_COMMON: ADC12_COMMON::steal(),
            SEC_ADC12_COMMON: SEC_ADC12_COMMON::steal(),
            ADC4: ADC4::steal(),
            SEC_ADC4: SEC_ADC4::steal(),
            ADF1: ADF1::steal(),
            SEC_ADF1: SEC_ADF1::steal(),
            AES: AES::steal(),
            SEC_AES: SEC_AES::steal(),
            COMP: COMP::steal(),
            SEC_COMP: SEC_COMP::steal(),
            CORDIC: CORDIC::steal(),
            SEC_CORDIC: SEC_CORDIC::steal(),
            CRC: CRC::steal(),
            SEC_CRC: SEC_CRC::steal(),
            CRS: CRS::steal(),
            SEC_CRS: SEC_CRS::steal(),
            DAC1: DAC1::steal(),
            SEC_DAC1: SEC_DAC1::steal(),
            DBGMCU: DBGMCU::steal(),
            DCACHE1: DCACHE1::steal(),
            SEC_DCACHE1: SEC_DCACHE1::steal(),
            DCACHE2: DCACHE2::steal(),
            SEC_DCACHE2: SEC_DCACHE2::steal(),
            DCMI: DCMI::steal(),
            SEC_DCMI: SEC_DCMI::steal(),
            DLYBOS1: DLYBOS1::steal(),
            SEC_DLYBOS1: SEC_DLYBOS1::steal(),
            DLYBOS2: DLYBOS2::steal(),
            SEC_DLYBOS2: SEC_DLYBOS2::steal(),
            DLYBSD1: DLYBSD1::steal(),
            SEC_DLYBSD1: SEC_DLYBSD1::steal(),
            DLYBSD2: DLYBSD2::steal(),
            SEC_DLYBSD2: SEC_DLYBSD2::steal(),
            DMA2D: DMA2D::steal(),
            SEC_DMA2D: SEC_DMA2D::steal(),
            DSI: DSI::steal(),
            SEC_DSI: SEC_DSI::steal(),
            EXTI: EXTI::steal(),
            SEC_EXTI: SEC_EXTI::steal(),
            FDCAN1_RAM: FDCAN1_RAM::steal(),
            SEC_FDCAN1_RAM: SEC_FDCAN1_RAM::steal(),
            FDCAN1: FDCAN1::steal(),
            SEC_FDCAN1: SEC_FDCAN1::steal(),
            FLASH: FLASH::steal(),
            SEC_FLASH: SEC_FLASH::steal(),
            FMAC: FMAC::steal(),
            SEC_FMAC: SEC_FMAC::steal(),
            FMC: FMC::steal(),
            SEC_FMC: SEC_FMC::steal(),
            GFXMMU: GFXMMU::steal(),
            SEC_GFXMMU: SEC_GFXMMU::steal(),
            GPDMA1: GPDMA1::steal(),
            SEC_GPDMA1: SEC_GPDMA1::steal(),
            GPIOA: GPIOA::steal(),
            SEC_GPIOA: SEC_GPIOA::steal(),
            GPIOB: GPIOB::steal(),
            SEC_GPIOB: SEC_GPIOB::steal(),
            GPIOC: GPIOC::steal(),
            SEC_GPIOC: SEC_GPIOC::steal(),
            GPIOD: GPIOD::steal(),
            SEC_GPIOD: SEC_GPIOD::steal(),
            GPIOE: GPIOE::steal(),
            SEC_GPIOE: SEC_GPIOE::steal(),
            GPIOF: GPIOF::steal(),
            SEC_GPIOF: SEC_GPIOF::steal(),
            GPIOG: GPIOG::steal(),
            SEC_GPIOG: SEC_GPIOG::steal(),
            GPIOH: GPIOH::steal(),
            SEC_GPIOH: SEC_GPIOH::steal(),
            GPIOI: GPIOI::steal(),
            SEC_GPIOI: SEC_GPIOI::steal(),
            GPIOJ: GPIOJ::steal(),
            SEC_GPIOJ: SEC_GPIOJ::steal(),
            GTZC1_MPCBB1: GTZC1_MPCBB1::steal(),
            SEC_GTZC1_MPCBB1: SEC_GTZC1_MPCBB1::steal(),
            GTZC1_MPCBB2: GTZC1_MPCBB2::steal(),
            SEC_GTZC1_MPCBB2: SEC_GTZC1_MPCBB2::steal(),
            GTZC1_MPCBB3: GTZC1_MPCBB3::steal(),
            SEC_GTZC1_MPCBB3: SEC_GTZC1_MPCBB3::steal(),
            GTZC1_MPCBB5: GTZC1_MPCBB5::steal(),
            SEC_GTZC1_MPCBB5: SEC_GTZC1_MPCBB5::steal(),
            GTZC1_TZIC: GTZC1_TZIC::steal(),
            SEC_GTZC1_TZIC: SEC_GTZC1_TZIC::steal(),
            GTZC1_TZSC: GTZC1_TZSC::steal(),
            SEC_GTZC1_TZSC: SEC_GTZC1_TZSC::steal(),
            GTZC2_MPCBB4: GTZC2_MPCBB4::steal(),
            SEC_GTZC2_MPCBB4: SEC_GTZC2_MPCBB4::steal(),
            GTZC2_TZIC: GTZC2_TZIC::steal(),
            SEC_GTZC2_TZIC: SEC_GTZC2_TZIC::steal(),
            GTZC2_TZSC: GTZC2_TZSC::steal(),
            SEC_GTZC2_TZSC: SEC_GTZC2_TZSC::steal(),
            HASH: HASH::steal(),
            SEC_HASH: SEC_HASH::steal(),
            HSPI1: HSPI1::steal(),
            SEC_HSPI1: SEC_HSPI1::steal(),
            I2C1: I2C1::steal(),
            SEC_I2C1: SEC_I2C1::steal(),
            I2C2: I2C2::steal(),
            SEC_I2C2: SEC_I2C2::steal(),
            I2C3: I2C3::steal(),
            SEC_I2C3: SEC_I2C3::steal(),
            I2C4: I2C4::steal(),
            SEC_I2C4: SEC_I2C4::steal(),
            I2C5: I2C5::steal(),
            SEC_I2C5: SEC_I2C5::steal(),
            I2C6: I2C6::steal(),
            SEC_I2C6: SEC_I2C6::steal(),
            ICACHE: ICACHE::steal(),
            SEC_ICACHE: SEC_ICACHE::steal(),
            IWDG: IWDG::steal(),
            SEC_IWDG: SEC_IWDG::steal(),
            LPDMA1: LPDMA1::steal(),
            SEC_LPDMA1: SEC_LPDMA1::steal(),
            LPGPIO1: LPGPIO1::steal(),
            SEC_LPGPIO1: SEC_LPGPIO1::steal(),
            LPTIM1: LPTIM1::steal(),
            SEC_LPTIM1: SEC_LPTIM1::steal(),
            LPTIM2: LPTIM2::steal(),
            SEC_LPTIM2: SEC_LPTIM2::steal(),
            LPTIM3: LPTIM3::steal(),
            SEC_LPTIM3: SEC_LPTIM3::steal(),
            LPTIM4: LPTIM4::steal(),
            SEC_LPTIM4: SEC_LPTIM4::steal(),
            LPUART1: LPUART1::steal(),
            SEC_LPUART1: SEC_LPUART1::steal(),
            LTDC: LTDC::steal(),
            SEC_LTDC: SEC_LTDC::steal(),
            MDF1: MDF1::steal(),
            SEC_MDF1: SEC_MDF1::steal(),
            OCTOSPI1: OCTOSPI1::steal(),
            SEC_OCTOSPI1: SEC_OCTOSPI1::steal(),
            OCTOSPI2: OCTOSPI2::steal(),
            SEC_OCTOSPI2: SEC_OCTOSPI2::steal(),
            OCTOSPIM: OCTOSPIM::steal(),
            SEC_OCTOSPIM: SEC_OCTOSPIM::steal(),
            OPAMP: OPAMP::steal(),
            SEC_OPAMP: SEC_OPAMP::steal(),
            OTFDEC1: OTFDEC1::steal(),
            SEC_OTFDEC1: SEC_OTFDEC1::steal(),
            OTFDEC2: OTFDEC2::steal(),
            SEC_OTFDEC2: SEC_OTFDEC2::steal(),
            OTG_HS: OTG_HS::steal(),
            SEC_OTG_HS: SEC_OTG_HS::steal(),
            PKA: PKA::steal(),
            SEC_PKA: SEC_PKA::steal(),
            PSSI: PSSI::steal(),
            SEC_PSSI: SEC_PSSI::steal(),
            PWR: PWR::steal(),
            SEC_PWR: SEC_PWR::steal(),
            RAMCFG: RAMCFG::steal(),
            SEC_RAMCFG: SEC_RAMCFG::steal(),
            RCC: RCC::steal(),
            SEC_RCC: SEC_RCC::steal(),
            RNG: RNG::steal(),
            SEC_RNG: SEC_RNG::steal(),
            RTC: RTC::steal(),
            SEC_RTC: SEC_RTC::steal(),
            SAES: SAES::steal(),
            SEC_SAES: SEC_SAES::steal(),
            SAI1: SAI1::steal(),
            SEC_SAI1: SEC_SAI1::steal(),
            SAI2: SAI2::steal(),
            SEC_SAI2: SEC_SAI2::steal(),
            SDMMC1: SDMMC1::steal(),
            SEC_SDMMC1: SEC_SDMMC1::steal(),
            SDMMC2: SDMMC2::steal(),
            SEC_SDMMC2: SEC_SDMMC2::steal(),
            SPI1: SPI1::steal(),
            SEC_SPI1: SEC_SPI1::steal(),
            SPI2: SPI2::steal(),
            SEC_SPI2: SEC_SPI2::steal(),
            SPI3: SPI3::steal(),
            SEC_SPI3: SEC_SPI3::steal(),
            SYSCFG: SYSCFG::steal(),
            SEC_SYSCFG: SEC_SYSCFG::steal(),
            TAMP: TAMP::steal(),
            SEC_TAMP: SEC_TAMP::steal(),
            TIM1: TIM1::steal(),
            SEC_TIM1: SEC_TIM1::steal(),
            TIM2: TIM2::steal(),
            SEC_TIM2: SEC_TIM2::steal(),
            TIM3: TIM3::steal(),
            SEC_TIM3: SEC_TIM3::steal(),
            TIM4: TIM4::steal(),
            SEC_TIM4: SEC_TIM4::steal(),
            TIM5: TIM5::steal(),
            SEC_TIM5: SEC_TIM5::steal(),
            TIM6: TIM6::steal(),
            SEC_TIM6: SEC_TIM6::steal(),
            TIM7: TIM7::steal(),
            SEC_TIM7: SEC_TIM7::steal(),
            TIM8: TIM8::steal(),
            SEC_TIM8: SEC_TIM8::steal(),
            TIM15: TIM15::steal(),
            SEC_TIM15: SEC_TIM15::steal(),
            TIM16: TIM16::steal(),
            SEC_TIM16: SEC_TIM16::steal(),
            TIM17: TIM17::steal(),
            SEC_TIM17: SEC_TIM17::steal(),
            TSC: TSC::steal(),
            SEC_TSC: SEC_TSC::steal(),
            UCPD1: UCPD1::steal(),
            SEC_UCPD1: SEC_UCPD1::steal(),
            USART1: USART1::steal(),
            SEC_USART1: SEC_USART1::steal(),
            USART2: USART2::steal(),
            SEC_USART2: SEC_USART2::steal(),
            USART3: USART3::steal(),
            SEC_USART3: SEC_USART3::steal(),
            UART4: UART4::steal(),
            SEC_UART4: SEC_UART4::steal(),
            UART5: UART5::steal(),
            SEC_UART5: SEC_UART5::steal(),
            USART6: USART6::steal(),
            SEC_USART6: SEC_USART6::steal(),
            VREFBUF: VREFBUF::steal(),
            SEC_VREFBUF: SEC_VREFBUF::steal(),
            WWDG: WWDG::steal(),
            SEC_WWDG: SEC_WWDG::steal(),
        }
    }
}
