[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../verilog
vital2000 = $MODEL_TECH/../vital2000
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std
altera_mf = $MODEL_TECH/../altera/vhdl/altera_mf
altera = $MODEL_TECH/../altera/vhdl/altera
altera_lnsim = $MODEL_TECH/../altera/vhdl/altera_lnsim
lpm = $MODEL_TECH/../altera/vhdl/220model
220model = $MODEL_TECH/../altera/vhdl/220model
sgate = $MODEL_TECH/../altera/vhdl/sgate
twentynm = $MODEL_TECH/../altera/vhdl/twentynm
twentynm_hssi = $MODEL_TECH/../altera/vhdl/twentynm_hssi
twentynm_hip = $MODEL_TECH/../altera/vhdl/twentynm_hip
fourteennm = $MODEL_TECH/../altera/vhdl/fourteennm
fourteennm_ct1 = $MODEL_TECH/../altera/vhdl/fourteennm_ct1
cyclone10gx = $MODEL_TECH/../altera/vhdl/cyclone10gx
cyclone10gx_hssi = $MODEL_TECH/../altera/vhdl/cyclone10gx_hssi
cyclone10gx_hip = $MODEL_TECH/../altera/vhdl/cyclone10gx_hip
altera_mf_ver = $MODEL_TECH/../altera/verilog/altera_mf
altera_ver = $MODEL_TECH/../altera/verilog/altera
altera_lnsim_ver = $MODEL_TECH/../altera/verilog/altera_lnsim
lpm_ver = $MODEL_TECH/../altera/verilog/220model
220model_ver = $MODEL_TECH/../altera/verilog/220model
sgate_ver = $MODEL_TECH/../altera/verilog/sgate
twentynm_ver = $MODEL_TECH/../altera/verilog/twentynm
twentynm_hssi_ver = $MODEL_TECH/../altera/verilog/twentynm_hssi
twentynm_hip_ver = $MODEL_TECH/../altera/verilog/twentynm_hip
fourteennm_ver = $MODEL_TECH/../altera/verilog/fourteennm
fourteennm_ct1_ver = $MODEL_TECH/../altera/verilog/fourteennm_ct1
cyclone10gx_ver = $MODEL_TECH/../altera/verilog/cyclone10gx
cyclone10gx_hssi_ver = $MODEL_TECH/../altera/verilog/cyclone10gx_hssi
cyclone10gx_hip_ver = $MODEL_TECH/../altera/verilog/cyclone10gx_hip
vunit_lib = /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/libraries/vunit_lib
osvvm = /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/libraries/osvvm
lib_pipeline = /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/libraries/LIB_PIPELINE
lib_pipeline_bench = /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/libraries/LIB_PIPELINE_BENCH

[vcom]
vhdl93 = 2002
explicit = 1

[vlog]

[vsim]
resolution = ps
usertimeunit = default
runlength = 100
iterationlimit = 5000
breakonassertion = 3
defaultradix = symbolic
transcriptfile = transcript
pathseparator = /
datasetseparator = :
unbufferedoutput = 0
concurrentfilelimit = 40

[lmc]

[msg_system]

