|--------------------------------------------------------------|
|- ispLEVER Classic 1.4.00.04.27.10 Fitter Report File        -|
|- Copyright(C), 1992-2010, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  automatas
Project Path         :  C:\Users\petku_000\Documents\Darbas\Kompiuteriu elementai ir architektura\automatas\Simas
Project Fitted on    :  Mon May 20 16:33:11 2013

Device               :  M4064_48U
Package              :  64
GLB Input Mux Size   :  12
Available Blocks     :  4
Speed                :  -5.8
Part Number          :  LC4064ZE-5UMN64C
Source Format        :  ABEL_Schematic


// Project 'automatas' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.05 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                7
Total Logic Functions           42
  Total Output Pins             9
  Total Bidir I/O Pins          0
  Total Buried Nodes            33
Total Flip-Flops                26
  Total D Flip-Flops            23
  Total T Flip-Flops            3
  Total Latches                 0
Total Product Terms             193

Total Reserved Pins             0
Total Locked Pins               3
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             3
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            0

Fmax Logic Levels               4


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        4      0    -->   100
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           46       10     36    -->    21
Logic Functions                    64       42     22    -->    65
  Input Registers                  48        0     48    -->     0

GLB Inputs                        144       79     65    -->    54
Logical Product Terms             320      168    152    -->    52
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       42     22    -->    65

Control Product Terms:
  GLB Clock/Clock Enables           4        1      3    -->    25
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        1     63    -->     1
  Macrocell Clock Enables          64        0     64    -->     0
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        6     58    -->     9
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               116       48     68    -->    41
  GRP from IFB                     ..        7     ..    -->    ..
    (from input signals)           ..        7     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       41     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      3    13    16      0/9      0   12      0              4       36       12
  GLB    B      7    11    18      3/14     0    6      1              9       42       10
  GLB    C      3    23    26      0/10     0   13      0              3       49       13
  GLB    D      4    15    19      7/15     0   11      0              5       41       11
-------------------------------------------------------------------------------------------
TOTALS:        17    62    79     10/48     0   42      1             21      168       46

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      1      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   1      0         1      0      0      3      0
  GLB    D   0      0         0      0      0      2      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       No
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
----------------------------------------------------------------------------------
A1    | TDI   |   -  |    |        |                 |       |            |
B1    |  I_O  |   0  | A8 |        |                 |       |            |
B2    |  I_O  |   0  | A10|        |                 |       |            |
B3    |  I_O  |   0  | A11|        |                 |       |            |
D4    |GNDIO0 |   -  |    |        |                 |       |            |
C1    |  I_O  |   0  | A12|        |                 |       |            |
C3    |VCCIO0 |   -  |    |        |                 |       |            |
C2    |  I_O  |   0  | B15|        |                 |       |            |
D1    |  I_O  |   0  | B14|        |                 |       |            |
D2    |  I_O  |   0  | B13|        |                 |       |            |
D3    |  I_O  |   0  | B12|        |                 |       |            |
E1    |  I_O  |   0  | B11|        |                 |       |            |
E2    |  I_O  |   0  | B10|        |                 |       |            |
E3    |  I_O  |   0  | B9 |        |                 |       |            |
F1    |  I_O  |   0  | B8 |        |                 |       |            |
F2    | TCK   |   -  |    |        |                 |       |            |
E4    | VCC   |   -  |    |        |                 |       |            |
H2    |  I_O  |   0  | B6 |        |                 |       |            |
H1    |  I_O  |   0  | B5 |        |                 |       |            |
G1    |  I_O  |   0  | B4 |        |                 |       |            |
F3    |VCCIO0 |   -  |    |        |                 |       |            |
G2    |  I_O  |   0  | B3 |        |LVCMOS18         | Output|R3          |
G3    |  I_O  |   0  | B2 |        |LVCMOS18         | Output|R4          |
H3    |  I_O  |   0  | B0 |        |LVCMOS18         | Output|R5          |
G4    |INCLK1 |   0  |    |    *   |LVCMOS18         | Input |D2          |
F4    |INCLK2 |   1  |    |    *   |LVCMOS18         | Input |D3          |
H4    |  I_O  |   1  | C0 |        |                 |       |            |
H5    |  I_O  |   1  | C1 |        |                 |       |            |
G5    |  I_O  |   1  | C2 |        |                 |       |            |
H6    |  I_O  |   1  | C4 |        |                 |       |            |
H7    |  I_O  |   1  | C5 |        |                 |       |            |
H8    |  I_O  |   1  | C6 |        |                 |       |            |
G8    | TMS   |   -  |    |        |                 |       |            |
G7    |  I_O  |   1  | C8 |        |                 |       |            |
G6    |  I_O  |   1  | C10|        |                 |       |            |
F8    |  I_O  |   1  | C11|        |                 |       |            |
E5    |GNDIO1 |   -  |    |        |                 |       |            |
F7    |  I_O  |   1  | C12|        |                 |       |            |
F6    |VCCIO1 |   -  |    |        |                 |       |            |
F5    |  I_O  |   1  | D15|        |                 |       |            |
E8    |  I_O  |   1  | D14|        |                 |       |            |
E7    |  I_O  |   1  | D13|        |                 |       |            |
E6    |  I_O  |   1  | D12|        |                 |       |            |
D8    |  I_O  |   1  | D11|        |                 |       |            |
D7    |  I_O  |   1  | D10|        |                 |       |            |
D6    |  I_O  |   1  | D9 |        |                 |       |            |
C8    |  I_O  |   1  | D8 |        |LVCMOS18         | Input |D1          |
C7    | TDO   |   -  |    |        |                 |       |            |
D5    | VCC   |   -  |    |        |                 |       |            |
B8    |  I_O  |   1  | D7 |        |LVCMOS18         | Input |D0          |
A8    |  I_O  |   1  | D6 |        |LVCMOS18         | Input |DZ          |
B7    |  I_O  |   1  | D5 |        |LVCMOS18         | Output|RZ          |
A7    |  I_O  |   1  | D4 |        |LVCMOS18         | Output|R0          |
A6    |VCCIO1 |   -  |    |        |                 |       |            |
B6    |  I_O  |   1  | D3 |        |LVCMOS18         | Output|R6          |
C6    |  I_O  |   1  | D2 |        |LVCMOS18         | Output|R1          |
A5    | I_O/OE|   1  | D0 |        |LVCMOS18         | Output|R7          |
B5    |INCLK3 |   1  |    |    *   |LVCMOS18         | Input |R           |
C5    |INCLK0 |   0  |    |        |LVCMOS18         | Input |C           |
A4    | I_O/OE|   0  | A0 |        |LVCMOS18         | Output|R2          |
B4    |  I_O  |   0  | A1 |        |                 |       |            |
C4    |  I_O  |   0  | A2 |        |                 |       |            |
A3    |  I_O  |   0  | A4 |        |                 |       |            |
A2    |  I_O  |   0  | A6 |        |                 |       |            |
----------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
-------------------------------------
  C5  -- INCLK  1 --C-    Down C
  B8   D  I/O   2 -BC-    Down D0
  C8   D  I/O   1 --C-    Down D1
  G4  -- INCLK  1 --C-    Down D2
  F4  -- INCLK  1 --C-    Down D3
  A8   D  I/O   1 --C-    Down DZ
  B5  -- INCLK  4 ABCD    Down R
-------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
  A7   D  4  3   3  1 DFF      R         1 ---D  Fast   Down R0
  C6   D  6  3   4  1 TFF      R         1 ---D  Fast   Down R1
  A4   A  5  3   3  2 DFF      R         1 A---  Fast   Down R2
  G2   B  5  3   3  1 DFF      R         2 AB--  Fast   Down R3
  G3   B  6  3   4  1 TFF      R         1 -B--  Fast   Down R4
  H3   B 10  3  10  2 TFF      R         1 -B--  Fast   Down R5
  B6   D  5  4   3  1 DFF      R         1 ---D  Fast   Down R6
  A5   D  7  4   5  1 DFF      R         2 --CD  Fast   Down R7
  B7   D  2  -   2  1 COM                  ----  Fast   Down RZ
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
----------------------------------------------------
 9   A  5  3   2  1 DFF      R       2 A--D  A0
 5   A  6  3   3  1 DFF      R       2 A--D  A1
 6   A  6  3   3  1 DFF      R       1 A---  A2
 7   A  6  3   3  1 DFF      R       2 AB--  A3
 5   B  7  3   4  1 DFF      R       3 ABC-  A4
 4   C  7  3   4  1 DFF      R       2 -BC-  A5
 5   C  7  3   4  1 DFF      R       1 --C-  A6
10   C  6  3   3  1 DFF      R       1 --C-  A7
 2   C  5  -   3  1 DFF    * R       1 ---D  AZ
 9   C  6  2   3  1 DFF      R       2 -BC-  B0
 7   C  7  2   4  1 DFF      R       1 --C-  B1
 8   C  7  2   4  1 DFF      R       1 --C-  B2
11   C  6  2   3  1 DFF      R       2 --CD  B3
13   C  5  -   2  1 DFF    * R       1 ---D  BZ
11   B  8  -  19  4 COM              1 ---D  F0_C2
 0   C  5  -   5  1 COM              1 ---D  F0_N_7
 9   D  4  -   3  1 COM              1 A---  G0_C2
 8   A  3  -   3  1 COM              1 -B--  G0_N_14
 1   D  7  1   8  2 DFF    * R       3 A-CD  G1_Q0
 1   C  6  1   6  2 DFF    * R       3 A-CD  G1_Q1
 4   D  6  1   4  1 DFF    * R       3 A-CD  G1_Q2
 3   A  5  1   3  2 DFF    * R       3 A-CD  G1_Q3
 1   A  8  -   8  2 COM              1 -B--  N_15
 9   B  3  -   2  1 COM              1 -B--  N_8
 3   C  6  -   4  1 COM              1 -B--  N_9
 6   C  4  -   4  1 COM              1 ---D  O6
12   A  4  -   1  1 COM              2 -BC-  S
 4   A  4  -   1  1 COM              3 ABC-  SA0
 0   A  5  -   5  1 COM              3 ABC-  SA1
 8   D  4  -   3  1 COM              1 --C-  SB0
10   A  4  -   1  1 COM              1 --C-  SB1
 3   D  5  -   5  1 COM              3 AB-D  SR
 2   D  3  -   1  1 COM              3 -BCD  V
----------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
A0.D = R & A1.Q & SA1 & !SA0
    # R & A0.Q & !SA1 & !SA0 ; (2 pterms, 5 signals)
A0.C = C ; (1 pterm, 1 signal)

A1.D = R & A2.Q & SA1 & !SA0
    # R & A1.Q & !SA1 & !SA0
    # R & A0.Q & !SA1 & SA0 ; (3 pterms, 6 signals)
A1.C = C ; (1 pterm, 1 signal)

A2.D = R & A3.Q & SA1 & !SA0
    # R & A2.Q & !SA1 & !SA0
    # R & A1.Q & !SA1 & SA0 ; (3 pterms, 6 signals)
A2.C = C ; (1 pterm, 1 signal)

A3.D = R & A2.Q & !SA1 & SA0
    # R & A4.Q & SA1 & !SA0
    # R & A3.Q & !SA1 & !SA0 ; (3 pterms, 6 signals)
A3.C = C ; (1 pterm, 1 signal)

A4.D = D0 & R & SA1 & SA0
    # R & A4.Q & !SA1 & !SA0
    # R & A5.Q & SA1 & !SA0
    # R & A3.Q & !SA1 & SA0 ; (4 pterms, 7 signals)
A4.C = C ; (1 pterm, 1 signal)

A5.D = D1 & R & SA1 & SA0
    # R & A5.Q & !SA1 & !SA0
    # R & SA1 & A6.Q & !SA0
    # R & A4.Q & !SA1 & SA0 ; (4 pterms, 7 signals)
A5.C = C ; (1 pterm, 1 signal)

A6.D = D2 & R & SA1 & SA0
    # R & !SA1 & A6.Q & !SA0
    # R & SA1 & !SA0 & A7.Q
    # R & A5.Q & !SA1 & SA0 ; (4 pterms, 7 signals)
A6.C = C ; (1 pterm, 1 signal)

A7.D = D3 & R & SA1 & SA0
    # R & !SA1 & A6.Q & SA0
    # R & !SA1 & !SA0 & A7.Q ; (3 pterms, 6 signals)
A7.C = C ; (1 pterm, 1 signal)

AZ.D = DZ ; (1 pterm, 1 signal)
AZ.C = C & SA1 & SA0 ; (1 pterm, 3 signals)
AZ.AR = !R ; (1 pterm, 1 signal)

B0.D = R & B0.Q & !SB0 & !SB1
    # R & B1.Q & !SB0 & SB1
    # D0 & R & SB0 & SB1 ; (3 pterms, 6 signals)
B0.C = C ; (1 pterm, 1 signal)

B1.D = D1 & R & SB0 & SB1
    # R & B1.Q & !SB0 & !SB1
    # R & B2.Q & !SB0 & SB1
    # R & B0.Q & SB0 & !SB1 ; (4 pterms, 7 signals)
B1.C = C ; (1 pterm, 1 signal)

B2.D = D2 & R & SB0 & SB1
    # R & B2.Q & !SB0 & !SB1
    # R & !SB0 & SB1 & B3.Q
    # R & B1.Q & SB0 & !SB1 ; (4 pterms, 7 signals)
B2.C = C ; (1 pterm, 1 signal)

B3.D = D3 & R & SB0 & SB1
    # R & B2.Q & SB0 & !SB1
    # R & !SB0 & !SB1 & B3.Q ; (3 pterms, 6 signals)
B3.C = C ; (1 pterm, 1 signal)

BZ.D = DZ ; (1 pterm, 1 signal)
BZ.C = C & SB0 & SB1 ; (1 pterm, 3 signals)
BZ.AR = !R ; (1 pterm, 1 signal)

F0_C2.X1 = !R5.Q & !V & !N_9
    # R4.Q & A4.Q & !S & !V
    # A4.Q & !S & !V & N_15
    # R4.Q & !N_9 & N_15
    # R4.Q & B0.Q & S & !V
    # B0.Q & S & !V & N_15
    # R5.Q & V & !N_9
    # R4.Q & !A4.Q & !S & V & !N_9
    # !A4.Q & !S & V & !N_9 & N_15
    # R4.Q & !B0.Q & S & V & !N_9
    # !B0.Q & S & V & !N_9 & N_15
    # R5.Q & !V & N_9
    # R4.Q & R5.Q & !A4.Q & !S & N_9
    # R5.Q & !A4.Q & !S & N_9 & N_15
    # R4.Q & !V & N_15
    # R4.Q & R5.Q & N_15
    # R4.Q & R5.Q & !B0.Q & S & N_9
    # R5.Q & !B0.Q & S & N_9 & N_15 ; (18 pterms, 8 signals)
F0_C2.X2 = !R5.Q & !V & !N_9 ; (1 pterm, 3 signals)

F0_N_7.X1 = !R7.Q & !A7.Q & !S
    # R7.Q & A7.Q & !S
    # !R7.Q & !B3.Q & S
    # R7.Q & B3.Q & S ; (4 pterms, 4 signals)
F0_N_7.X2 = !V ; (1 pterm, 1 signal)

G0_C2 = R0.Q & A0.Q & A1.Q
    # R0.Q & R1.Q & A0.Q
    # R1.Q & A1.Q ; (3 pterms, 4 signals)

G0_N_14 = R2.Q & A2.Q
    # A2.Q & G0_C2
    # R2.Q & G0_C2 ; (3 pterms, 3 signals)

G1_Q0.D = B3.Q & !G1_Q0.Q & G1_Q2.Q
    # AZ.Q & !G1_Q1.Q & !G1_Q2.Q & !G1_Q3.Q
    # !B3.Q & G1_Q1.Q & G1_Q2.Q
    # !G1_Q0.Q & !G1_Q1.Q & !G1_Q2.Q
    # G1_Q1.Q & G1_Q2.Q & G1_Q3.Q
    # !B3.Q & G1_Q2.Q & G1_Q3.Q
    # B3.Q & !G1_Q0.Q & G1_Q3.Q ; (7 pterms, 6 signals)
G1_Q0.C = C ; (1 pterm, 1 signal)
G1_Q0.AR = !R ; (1 pterm, 1 signal)

G1_Q1.D = !B3.Q & !G1_Q0.Q & G1_Q2.Q & !G1_Q3.Q
    # G1_Q1.Q & G1_Q2.Q & G1_Q3.Q
    # B3.Q & !G1_Q0.Q & G1_Q1.Q & G1_Q3.Q
    # !G1_Q0.Q & G1_Q1.Q & G1_Q2.Q
    # G1_Q0.Q & !G1_Q1.Q ; (5 pterms, 5 signals)
G1_Q1.C = C ; (1 pterm, 1 signal)
G1_Q1.AR = !R ; (1 pterm, 1 signal)

G1_Q2.D = !( G1_Q0.Q & G1_Q1.Q & G1_Q2.Q & !G1_Q3.Q
    # B3.Q & !G1_Q0.Q & !G1_Q2.Q & G1_Q3.Q
    # !G1_Q1.Q & !G1_Q2.Q ) ; (3 pterms, 5 signals)
G1_Q2.C = C ; (1 pterm, 1 signal)
G1_Q2.AR = !R ; (1 pterm, 1 signal)

G1_Q3.D = G1_Q0.Q & G1_Q1.Q & G1_Q2.Q
    # G1_Q3.Q ; (2 pterms, 4 signals)
G1_Q3.C = C ; (1 pterm, 1 signal)
G1_Q3.AR = !R ; (1 pterm, 1 signal)

N_15 = A2.Q & A3.Q & G0_C2
    # R2.Q & A3.Q & G0_C2
    # R3.Q & A2.Q & G0_C2
    # R2.Q & R3.Q & G0_C2
    # R2.Q & A2.Q & A3.Q
    # R2.Q & R3.Q & A2.Q
    # G1_Q1.Q & !G1_Q2.Q & !G1_Q3.Q
    # R3.Q & A3.Q ; (8 pterms, 8 signals)

N_8 = A4.Q & !S
    # B0.Q & S ; (2 pterms, 3 signals)

N_9.X1 = A5.Q & G1_Q0.Q & G1_Q1.Q & !G1_Q2.Q & !G1_Q3.Q
    # A5.Q & B1.Q
    # B1.Q & G1_Q0.Q & G1_Q1.Q & !G1_Q2.Q & !G1_Q3.Q ; (3 pterms, 6 signals)
N_9.X2 = A5.Q & !B1.Q ; (1 pterm, 2 signals)

O6 = !A6.Q & !S & V
    # A6.Q & !S & !V
    # !B2.Q & S & V
    # B2.Q & S & !V ; (4 pterms, 4 signals)

R0.D = !R0.Q & R & A0.Q & SR
    # R0.Q & R & !A0.Q
    # R0.Q & R & !SR ; (3 pterms, 4 signals)
R0.C = C ; (1 pterm, 1 signal)

R1.T = R0.Q & R & A0.Q & !A1.Q & SR
    # R1.Q & !R
    # !R0.Q & R & A1.Q & SR
    # R & !A0.Q & A1.Q & SR ; (4 pterms, 6 signals)
R1.C = C ; (1 pterm, 1 signal)

R2.D.X1 = R & A2.Q & SR & !G0_C2
    # R & !A2.Q & SR & G0_C2 ; (2 pterms, 4 signals)
R2.D.X2 = R2.Q & R ; (1 pterm, 2 signals)
R2.C = C ; (1 pterm, 1 signal)

R3.D.X1 = R & A3.Q & SR & !G0_N_14
    # R & !A3.Q & SR & G0_N_14 ; (2 pterms, 4 signals)
R3.D.X2 = R3.Q & R ; (1 pterm, 2 signals)
R3.C = C ; (1 pterm, 1 signal)

R4.T.X1 = R4.Q & !R
    # R & SR & !N_8 & !N_15
    # R & SR & N_8 & N_15 ; (3 pterms, 5 signals)
R4.T.X2 = R & SR & !V ; (1 pterm, 3 signals)
R4.C = C ; (1 pterm, 1 signal)

R5.T.X1 = R5.Q & !R
    # R4.Q & R & SR & V & N_15
    # !R4.Q & R & SR & !V & !N_15
    # R4.Q & R & !A4.Q & SR & !S & !N_15
    # R4.Q & R & !B0.Q & SR & S & !N_15
    # !R4.Q & R & !A4.Q & SR & !S & N_15
    # !R4.Q & R & !B0.Q & SR & S & N_15
    # !R4.Q & R & A4.Q & SR & !S & !V & !N_15
    # !R4.Q & R & B0.Q & SR & S & !V & !N_15 ; (9 pterms, 9 signals)
R5.T.X2 = R & SR & !N_9 ; (1 pterm, 3 signals)
R5.C = C ; (1 pterm, 1 signal)

R6.D.X1 = R & O6 & SR & !F0_C2
    # R & !O6 & SR & F0_C2 ; (2 pterms, 4 signals)
R6.D.X2 = R6.Q & R ; (1 pterm, 2 signals)
R6.C = C ; (1 pterm, 1 signal)

R7.D.X1 = R7.Q & R & !SR
    # R6.Q & R & O6 & SR
    # !R6.Q & R & O6 & SR & F0_C2
    # R6.Q & R & !O6 & SR & F0_C2 ; (4 pterms, 6 signals)
R7.D.X2 = R & SR & F0_N_7 ; (1 pterm, 3 signals)
R7.C = C ; (1 pterm, 1 signal)

RZ = !BZ.Q & AZ.Q
    # BZ.Q & !AZ.Q ; (2 pterms, 2 signals)

S = G1_Q0.Q & G1_Q1.Q & !G1_Q2.Q & !G1_Q3.Q ; (1 pterm, 4 signals)

SA0 = !G1_Q0.Q & !G1_Q1.Q & !G1_Q2.Q & !G1_Q3.Q ; (1 pterm, 4 signals)

SA1 = !G1_Q0.Q & G1_Q1.Q & !G1_Q2.Q & G1_Q3.Q
    # !G1_Q0.Q & !G1_Q1.Q & G1_Q2.Q & !G1_Q3.Q
    # G1_Q0.Q & G1_Q1.Q & G1_Q2.Q & !G1_Q3.Q
    # G1_Q0.Q & !G1_Q1.Q & G1_Q2.Q & G1_Q3.Q
    # SA0 ; (5 pterms, 5 signals)

SB0 = !G1_Q0.Q & G1_Q1.Q & G1_Q2.Q & !G1_Q3.Q
    # G1_Q0.Q & !G1_Q1.Q & !G1_Q2.Q
    # !G1_Q0.Q & !G1_Q1.Q & G1_Q2.Q & G1_Q3.Q ; (3 pterms, 4 signals)

SB1 = G1_Q0.Q & !G1_Q1.Q & !G1_Q2.Q & !G1_Q3.Q ; (1 pterm, 4 signals)

SR = G1_Q0.Q & !G1_Q1.Q & G1_Q2.Q & !G1_Q3.Q
    # !G1_Q0.Q & !G1_Q1.Q & !G1_Q2.Q & G1_Q3.Q
    # G1_Q0.Q & G1_Q1.Q & !G1_Q2.Q & G1_Q3.Q
    # !G1_Q0.Q & G1_Q1.Q & G1_Q2.Q & G1_Q3.Q
    # V ; (5 pterms, 5 signals)

V = G1_Q1.Q & !G1_Q2.Q & !G1_Q3.Q ; (1 pterm, 3 signals)




