// Seed: 1469205450
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  wire id_2
);
  tri id_4 = 1;
  always @(*) begin : LABEL_0
    id_1 = 1 == 1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = 1;
  tri0 id_5 = id_4;
  wire id_6;
  assign id_4 = 1'd0 ? id_4 : 1 ? 1'h0 : 1'b0;
  id_7(
      .id_0(-id_2), .id_1(), .id_2(), .id_3(1)
  );
endmodule
