Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,13874
design__instance__area,218898
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,73
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.004317954648286104
power__switching__total,0.00231888797134161
power__leakage__total,0.000020631332517950796
power__total,0.0066574737429618835
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.744866744922589
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.2448668004337415
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.050117023061220255
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.277324504543532
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.050117
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.072115
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,7
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,73
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.524455049788508
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.024455105299661
timing__hold__ws__corner:nom_slow_1p08V_125C,0.4728564340590232
timing__setup__ws__corner:nom_slow_1p08V_125C,9.74419239543836
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.472856
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.865354
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,73
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.651256733641613
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.151256789152765
timing__hold__ws__corner:nom_typ_1p20V_25C,0.20612923062985508
timing__setup__ws__corner:nom_typ_1p20V_25C,11.962305262712636
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.206129
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.200272
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,7
design__max_fanout_violation__count,73
design__max_cap_violation__count,0
clock__skew__worst_hold,3.744866744922589
clock__skew__worst_setup,4.024455105299661
timing__hold__ws,0.050117023061220255
timing__setup__ws,9.74419239543836
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.050117
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.865354
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1724.16 313.74
design__core__bbox,2.88 3.78 1721.28 309.96
design__io,45
design__die__area,540938
design__core__area,526140
design__instance__count__stdcell,13874
design__instance__area__stdcell,218898
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.416046
design__instance__utilization__stdcell,0.416046
design__rows,81
design__rows:CoreSite,81
design__sites,289980
design__sites:CoreSite,289980
design__instance__count__class:buffer,3
design__instance__area__class:buffer,61.6896
design__instance__count__class:inverter,428
design__instance__area__class:inverter,2694.38
design__instance__count__class:sequential_cell,1677
design__instance__area__class:sequential_cell,79111.5
design__instance__count__class:multi_input_combinational_cell,8288
design__instance__area__class:multi_input_combinational_cell,101975
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1740
design__instance__area__class:timing_repair_buffer,25102.2
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,923943
design__violations,0
design__instance__count__class:clock_buffer,101
design__instance__area__class:clock_buffer,916.272
design__instance__count__class:clock_inverter,26
design__instance__area__class:clock_inverter,268.531
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,527
antenna__violating__nets,178
antenna__violating__pins,196
route__antenna_violation__count,178
antenna_diodes_count,1611
design__instance__count__class:antenna_cell,1611
design__instance__area__class:antenna_cell,8769
route__net,13929
route__net__special,2
route__drc_errors__iter:0,17388
route__wirelength__iter:0,1008938
route__drc_errors__iter:1,9268
route__wirelength__iter:1,1005699
route__drc_errors__iter:2,8635
route__wirelength__iter:2,1004506
route__drc_errors__iter:3,1711
route__wirelength__iter:3,1002578
route__drc_errors__iter:4,582
route__wirelength__iter:4,1002351
route__drc_errors__iter:5,190
route__wirelength__iter:5,1002257
route__drc_errors__iter:6,97
route__wirelength__iter:6,1002219
route__drc_errors__iter:7,60
route__wirelength__iter:7,1002243
route__drc_errors__iter:8,32
route__wirelength__iter:8,1002222
route__drc_errors__iter:9,20
route__wirelength__iter:9,1002215
route__drc_errors__iter:10,1
route__wirelength__iter:10,1002210
route__drc_errors__iter:11,0
route__wirelength__iter:11,1002211
route__drc_errors,0
route__wirelength,1002211
route__vias,106962
route__vias__singlecut,106962
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1533.58
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,1316
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,1316
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,1316
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,1316
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000167743
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000199336
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000471927
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000199336
design_powergrid__voltage__worst,0.0000199336
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000199336
design_powergrid__drop__worst__net:VPWR,0.0000167743
design_powergrid__voltage__worst__net:VGND,0.0000199336
design_powergrid__drop__worst__net:VGND,0.0000199336
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000046999999999999998931952439884529582059258245863020420074462890625
ir__drop__worst,0.00001679999999999999839273533142058880684999166987836360931396484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
