Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Sat Dec 17 10:58:37 2022
| Host              : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                                                       1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                                     1           
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  10          
DPIR-2     Warning           Asynchronous driver check                                                                              1344        
LUTAR-1    Warning           LUT drives async reset alert                                                                           42          
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          17          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint                                                   5           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  6           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                                                            1           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source                                                 2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                                                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.135        0.000                      0               218219        0.010        0.000                      0               218219        0.167        0.000                       0                 78121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_ctrl_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_isp_design_1_clk_wiz_0_0   {0.000 4.000}        8.000           125.000         
  clk_mm_design_1_clk_wiz_0_0    {0.000 1.667}        3.333           300.000         
  clk_vcu_design_1_clk_wiz_0_0   {0.000 15.000}       30.000          33.333          
mipi_ias1_clk_bit                {0.000 1.000}        2.000           500.000         
  mipi_rx_to_video_vid_clk_1     {0.000 4.000}        8.000           125.000         
mipi_rpi_clk_bit                 {0.000 1.000}        2.000           500.000         
  mipi_rx_to_video_vid_clk_2     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_ctrl_design_1_clk_wiz_0_0        3.107        0.000                      0                11301        0.020        0.000                      0                11301        2.000        0.000                       0                  4036  
  clk_isp_design_1_clk_wiz_0_0         0.234        0.000                      0                22624        0.010        0.000                      0                22624        3.238        0.000                       0                 15912  
  clk_mm_design_1_clk_wiz_0_0          0.135        0.000                      0               167695        0.010        0.000                      0               167695        0.167        0.000                       0                 56559  
  clk_vcu_design_1_clk_wiz_0_0                                                                                                                                                     7.500        0.000                       0                     3  
mipi_ias1_clk_bit                                                                                                                                                                  0.280        0.000                       0                    10  
  mipi_rx_to_video_vid_clk_1           3.426        0.000                      0                 1309        0.041        0.000                      0                 1309        2.560        0.000                       0                   980  
mipi_rpi_clk_bit                                                                                                                                                                   0.280        0.000                       0                     6  
  mipi_rx_to_video_vid_clk_2           4.040        0.000                      0                  894        0.014        0.000                      0                  894        2.560        0.000                       0                   630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_ctrl_design_1_clk_wiz_0_0  clk_ctrl_design_1_clk_wiz_0_0        7.985        0.000                      0                   96        0.252        0.000                      0                   96  
**async_default**              clk_isp_design_1_clk_wiz_0_0   clk_isp_design_1_clk_wiz_0_0         0.603        0.000                      0                14226        0.200        0.000                      0                14226  
**async_default**              clk_mm_design_1_clk_wiz_0_0    clk_mm_design_1_clk_wiz_0_0          0.987        0.000                      0                  274        0.264        0.000                      0                  274  
**async_default**              mipi_rx_to_video_vid_clk_1     mipi_rx_to_video_vid_clk_1           6.732        0.000                      0                   76        0.185        0.000                      0                   76  
**async_default**              mipi_rx_to_video_vid_clk_2     mipi_rx_to_video_vid_clk_2           6.018        0.000                      0                   56        0.188        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_ctrl_design_1_clk_wiz_0_0  
(none)                         clk_ctrl_design_1_clk_wiz_0_0  clk_ctrl_design_1_clk_wiz_0_0  
(none)                         clk_isp_design_1_clk_wiz_0_0   clk_ctrl_design_1_clk_wiz_0_0  
(none)                         clk_mm_design_1_clk_wiz_0_0    clk_ctrl_design_1_clk_wiz_0_0  
(none)                         mipi_rx_to_video_vid_clk_1     clk_ctrl_design_1_clk_wiz_0_0  
(none)                         mipi_rx_to_video_vid_clk_2     clk_ctrl_design_1_clk_wiz_0_0  
(none)                                                        clk_isp_design_1_clk_wiz_0_0   
(none)                         clk_ctrl_design_1_clk_wiz_0_0  clk_isp_design_1_clk_wiz_0_0   
(none)                         clk_mm_design_1_clk_wiz_0_0    clk_isp_design_1_clk_wiz_0_0   
(none)                                                        clk_mm_design_1_clk_wiz_0_0    
(none)                         clk_ctrl_design_1_clk_wiz_0_0  clk_mm_design_1_clk_wiz_0_0    
(none)                         clk_isp_design_1_clk_wiz_0_0   clk_mm_design_1_clk_wiz_0_0    
(none)                         clk_mm_design_1_clk_wiz_0_0    clk_mm_design_1_clk_wiz_0_0    
(none)                         mipi_rx_to_video_vid_clk_1     clk_mm_design_1_clk_wiz_0_0    
(none)                         mipi_rx_to_video_vid_clk_2     clk_mm_design_1_clk_wiz_0_0    
(none)                         clk_ctrl_design_1_clk_wiz_0_0  mipi_rx_to_video_vid_clk_1     
(none)                         clk_mm_design_1_clk_wiz_0_0    mipi_rx_to_video_vid_clk_1     
(none)                         clk_ctrl_design_1_clk_wiz_0_0  mipi_rx_to_video_vid_clk_2     
(none)                         clk_mm_design_1_clk_wiz_0_0    mipi_rx_to_video_vid_clk_2     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_ctrl_design_1_clk_wiz_0_0                                 
(none)                         clk_vcu_design_1_clk_wiz_0_0                                  
(none)                         mipi_rx_to_video_vid_clk_1                                    
(none)                         mipi_rx_to_video_vid_clk_2                                    
(none)                                                        clk_ctrl_design_1_clk_wiz_0_0  
(none)                                                        clk_mm_design_1_clk_wiz_0_0    
(none)                                                        mipi_ias1_clk_bit              
(none)                                                        mipi_rpi_clk_bit               
(none)                                                        mipi_rx_to_video_vid_clk_1     
(none)                                                        mipi_rx_to_video_vid_clk_2     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ctrl_design_1_clk_wiz_0_0
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.608ns (9.463%)  route 5.817ns (90.537%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.246ns, distribution 1.546ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.231ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.792     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y97          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.613 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.409     5.022    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X7Y99          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.157 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.257     5.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X7Y99          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     5.563 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.053     5.616    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X7Y99          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     5.673 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.589     6.262    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y100         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     6.413 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=108, routed)         4.509    10.922    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/D
    SLICE_X24Y76         RAMD64E                                      r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.440    14.719    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/WCLK
    SLICE_X24Y76         RAMD64E                                      r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/DP/CLK
                         clock pessimism             -0.494    14.225    
                         clock uncertainty           -0.060    14.165    
    SLICE_X24Y76         RAMD64E (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.137    14.028    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.608ns (9.467%)  route 5.814ns (90.533%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.246ns, distribution 1.546ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.231ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.792     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y97          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.613 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.409     5.022    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X7Y99          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.157 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.257     5.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X7Y99          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     5.563 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.053     5.616    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X7Y99          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     5.673 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.589     6.262    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y100         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     6.413 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=108, routed)         4.506    10.919    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/D
    SLICE_X24Y76         RAMD64E                                      r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.440    14.719    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/WCLK
    SLICE_X24Y76         RAMD64E                                      r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.494    14.225    
                         clock uncertainty           -0.060    14.165    
    SLICE_X24Y76         RAMD64E (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.137    14.028    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.028    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.019ns (33.597%)  route 3.991ns (66.403%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.231ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[3])
                                                      1.202     6.258 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTBDOUT[3]
                         net (fo=2, routed)           0.728     6.987    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[19]
    SLICE_X28Y48         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     7.173 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_3/O
                         net (fo=1, routed)           0.213     7.386    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_3_n_0
    SLICE_X28Y45         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.521 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.539     8.060    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[13]
    SLICE_X24Y47         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     8.212 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           1.179     9.391    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[147]
    SLICE_X12Y83         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     9.447 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_3/O
                         net (fo=1, routed)           0.581    10.028    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.138    10.166 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           0.681    10.847    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[22]
    SLICE_X9Y110         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150    10.997 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.069    11.066    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.596    14.875    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism             -0.559    14.316    
                         clock uncertainty           -0.060    14.256    
    SLICE_X9Y110         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    14.300    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_awb_done_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.608ns (9.621%)  route 5.712ns (90.379%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.246ns, distribution 1.546ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.231ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.792     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y97          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.613 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.409     5.022    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X7Y99          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.157 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.257     5.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X7Y99          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     5.563 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.053     5.616    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X7Y99          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     5.673 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.589     6.262    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y100         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     6.413 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=108, routed)         4.404    10.816    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X25Y62         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_awb_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.414    14.693    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y62         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_awb_done_reg/C
                         clock pessimism             -0.494    14.199    
                         clock uncertainty           -0.060    14.139    
    SLICE_X25Y62         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    14.184    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_awb_done_reg
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.869ns (31.837%)  route 4.002ns (68.163%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.231ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[3])
                                                      1.202     6.258 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTBDOUT[3]
                         net (fo=2, routed)           0.728     6.987    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[19]
    SLICE_X28Y48         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     7.173 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_3/O
                         net (fo=1, routed)           0.213     7.386    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_3_n_0
    SLICE_X28Y45         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.521 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.539     8.060    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[13]
    SLICE_X24Y47         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     8.212 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           1.179     9.391    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[147]
    SLICE_X12Y83         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     9.447 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_3/O
                         net (fo=1, routed)           0.581    10.028    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.138    10.166 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           0.761    10.927    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[22]
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.599    14.878    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                         clock pessimism             -0.559    14.319    
                         clock uncertainty           -0.060    14.259    
    SLICE_X9Y110         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    14.303    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_bgain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 0.608ns (9.724%)  route 5.645ns (90.276%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.246ns, distribution 1.546ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.231ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.792     4.497    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y97          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.613 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.409     5.022    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X7Y99          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.157 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.257     5.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X7Y99          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     5.563 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.053     5.616    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X7Y99          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     5.673 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.589     6.262    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y100         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.151     6.413 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=108, routed)         4.337    10.749    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wdata[3]
    SLICE_X33Y62         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_bgain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.435    14.714    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y62         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_bgain_reg[3]/C
                         clock pessimism             -0.494    14.220    
                         clock uncertainty           -0.060    14.160    
    SLICE_X33Y62         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    14.204    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_bgain_reg[3]
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[87]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.121ns (18.311%)  route 5.001ns (81.689%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.231ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.717     4.422    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.879 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.614     5.493    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y100        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.628 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=11, routed)          0.505     6.133    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y98         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.186     6.319 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=12, routed)          0.501     6.820    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X22Y85         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.972 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_4/O
                         net (fo=7, routed)           1.006     7.977    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_4_n_0
    SLICE_X24Y74         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.134     8.111 f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_3/O
                         net (fo=11, routed)          0.850     8.961    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_3_n_0
    SLICE_X22Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.018 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[99]_i_1/O
                         net (fo=20, routed)          1.526    10.544    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[99]_i_1_n_0
    SLICE_X27Y92         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.398    14.677    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[87]/C
                         clock pessimism             -0.494    14.183    
                         clock uncertainty           -0.060    14.124    
    SLICE_X27Y92         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    14.045    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[87]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[89]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.121ns (18.311%)  route 5.001ns (81.689%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 14.677 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.246ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.231ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.717     4.422    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.457     4.879 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=3, routed)           0.614     5.493    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X10Y100        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.628 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=11, routed)          0.505     6.133    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y98         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.186     6.319 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=12, routed)          0.501     6.820    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X22Y85         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.152     6.972 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_4/O
                         net (fo=7, routed)           1.006     7.977    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_4_n_0
    SLICE_X24Y74         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.134     8.111 f  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_3/O
                         net (fo=11, routed)          0.850     8.961    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_3_n_0
    SLICE_X22Y65         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.018 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[99]_i_1/O
                         net (fo=20, routed)          1.526    10.544    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[99]_i_1_n_0
    SLICE_X27Y92         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.398    14.677    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[89]/C
                         clock pessimism             -0.494    14.183    
                         clock uncertainty           -0.060    14.124    
    SLICE_X27Y92         FDSE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079    14.045    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[89]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.063ns (35.593%)  route 3.733ns (64.407%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.575ns (routing 0.246ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.231ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.575     4.280    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_aclk
    SLICE_X29Y45         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     4.429 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.567     4.996    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y18         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[9])
                                                      1.206     6.202 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTBDOUT[9]
                         net (fo=2, routed)           0.568     6.769    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[25]
    SLICE_X26Y48         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     6.851 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.310     7.161    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[25]_0
    SLICE_X23Y50         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.150     7.311 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.509     7.820    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[19]
    SLICE_X25Y61         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056     7.876 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           1.361     9.237    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[153]
    SLICE_X19Y107        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     9.425 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_4/O
                         net (fo=1, routed)           0.103     9.528    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_4_n_0
    SLICE_X19Y109        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.585 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_2/O
                         net (fo=1, routed)           0.275     9.860    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_2_n_0
    SLICE_X16Y109        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187    10.047 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1/O
                         net (fo=2, routed)           0.541    10.588    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[28]
    SLICE_X9Y110         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.725 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.067    10.792    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.596    14.875    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism             -0.559    14.316    
                         clock uncertainty           -0.060    14.256    
    SLICE_X9Y110         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    14.300    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.073ns (36.262%)  route 3.644ns (63.738%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.231ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[3])
                                                      1.205     6.261 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[3]
                         net (fo=2, routed)           0.730     6.991    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[3]
    SLICE_X26Y49         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     7.178 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.047     7.225    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[3]_INST_0_i_3_n_0
    SLICE_X26Y49         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     7.283 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.515     7.798    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/stat_awb_hist_data[3]
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.936 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/s00_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           1.108     9.044    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[131]
    SLICE_X20Y93         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     9.179 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_4/O
                         net (fo=1, routed)           0.391     9.570    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_4_n_0
    SLICE_X12Y92         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     9.652 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_2/O
                         net (fo=1, routed)           0.405    10.057    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_2_n_0
    SLICE_X12Y103        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080    10.137 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_1/O
                         net (fo=2, routed)           0.381    10.518    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[6]
    SLICE_X9Y103         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188    10.706 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.067    10.773    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X9Y103         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.585    14.864    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y103         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism             -0.559    14.305    
                         clock uncertainty           -0.060    14.246    
    SLICE_X9Y103         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    14.290    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  3.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.112ns (48.151%)  route 0.121ns (51.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.586ns (routing 0.231ns, distribution 1.355ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.246ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.586     4.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X8Y95          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     4.977 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.121     5.098    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIA0
    SLICE_X8Y98          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.842     4.547    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X8Y98          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism              0.431     4.977    
    SLICE_X8Y98          RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.101     5.078    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -5.078    
                         arrival time                           5.098    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ctrl_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.776%)  route 0.090ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.943ns (routing 0.126ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.133ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.943     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.118 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.090     3.207    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH0
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.075     2.674    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X7Y94          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/CLK
                         clock pessimism              0.426     3.101    
    SLICE_X7Y94          RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.086     3.187    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ctrl_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     VCU/PLVCUAXILITECLK  n/a            6.000         10.000      4.000      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
Min Period        n/a     PS8/MAXIGP0ACLK      n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK   n/a            1.960         10.000      8.040      RAMB36_X0Y7   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK   n/a            1.960         10.000      8.040      RAMB36_X0Y8   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK   n/a            1.960         10.000      8.040      RAMB18_X0Y21  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK   n/a            1.960         10.000      8.040      RAMB18_X0Y21  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK   n/a            1.960         10.000      8.040      RAMB18_X0Y22  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK   n/a            1.960         10.000      8.040      RAMB18_X0Y22  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK   n/a            1.960         10.000      8.040      RAMB18_X0Y20  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK   n/a            1.960         10.000      8.040      RAMB18_X0Y20  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
Low Pulse Width   Fast    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
High Pulse Width  Fast    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.762         5.000       4.238      SLICE_X12Y88  design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.550ns  (logic 1.069ns (10.133%)  route 9.481ns (89.867%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 15.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.669ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    14.843 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.873    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114    14.987 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.034    15.021    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_12
    SLICE_X9Y118         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.030    15.758    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y118         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]/C
                         clock pessimism             -0.489    15.270    
                         clock uncertainty           -0.058    15.211    
    SLICE_X9Y118         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.044    15.255    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -15.021    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 1.061ns (10.065%)  route 9.480ns (89.935%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 15.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.669ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    14.843 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.873    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106    14.979 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.033    15.012    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_14
    SLICE_X9Y118         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.030    15.758    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y118         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]/C
                         clock pessimism             -0.489    15.270    
                         clock uncertainty           -0.058    15.211    
    SLICE_X9Y118         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.044    15.255    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 1.048ns (9.953%)  route 9.481ns (90.047%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 15.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.669ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    14.843 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.873    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    14.966 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.034    15.000    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_13
    SLICE_X9Y118         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.030    15.758    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y118         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]/C
                         clock pessimism             -0.489    15.270    
                         clock uncertainty           -0.058    15.211    
    SLICE_X9Y118         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.044    15.255    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[10]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.512ns  (logic 1.033ns (9.827%)  route 9.479ns (90.173%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 15.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.669ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    14.843 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.873    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_0
    SLICE_X9Y118         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078    14.951 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.032    14.983    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_i_2_n_15
    SLICE_X9Y118         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.030    15.758    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y118         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]/C
                         clock pessimism             -0.489    15.270    
                         clock uncertainty           -0.058    15.211    
    SLICE_X9Y118         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.044    15.255    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 1.009ns (9.646%)  route 9.451ns (90.354%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.767ns = ( 15.767 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.669ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.332    14.897 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.034    14.931    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_8
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.039    15.767    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/C
                         clock pessimism             -0.489    15.279    
                         clock uncertainty           -0.058    15.221    
    SLICE_X9Y117         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044    15.265    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.458ns  (logic 1.008ns (9.638%)  route 9.450ns (90.362%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.767ns = ( 15.767 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.669ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331    14.896 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.033    14.929    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_10
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.039    15.767    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/C
                         clock pessimism             -0.489    15.279    
                         clock uncertainty           -0.058    15.221    
    SLICE_X9Y117         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.044    15.265    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -14.929    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.439ns  (logic 0.988ns (9.464%)  route 9.451ns (90.536%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.767ns = ( 15.767 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.669ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.311    14.876 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.034    14.910    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_9
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.039    15.767    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[6]/C
                         clock pessimism             -0.489    15.279    
                         clock uncertainty           -0.058    15.221    
    SLICE_X9Y117         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044    15.265    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 0.977ns (9.383%)  route 9.435ns (90.617%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.767ns = ( 15.767 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.669ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.192    14.555 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_9/O
                         net (fo=1, routed)           0.000    14.555    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_9_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.296    14.851 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.032    14.883    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_11
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.039    15.767    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/C
                         clock pessimism             -0.489    15.279    
                         clock uncertainty           -0.058    15.221    
    SLICE_X9Y117         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044    15.265    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 0.870ns (8.429%)  route 9.451ns (91.571%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.764ns = ( 15.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.669ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.193    14.758 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.034    14.792    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_12
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.036    15.764    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/C
                         clock pessimism             -0.489    15.276    
                         clock uncertainty           -0.058    15.218    
    SLICE_X9Y117         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.044    15.262    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.312ns  (logic 0.861ns (8.349%)  route 9.451ns (91.651%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.764ns = ( 15.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.246ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.669ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.763     4.471    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.584 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[11]/Q
                         net (fo=14, routed)          5.743    10.327    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x[11]
    SLICE_X8Y118         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[4])
                                                      0.224    10.551 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/osd_x1_r_reg[11]_i_13/CO[4]
                         net (fo=1, routed)           2.250    12.801    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r3[12]
    SLICE_X8Y116         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152    12.953 f  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10/O
                         net (fo=23, routed)          1.410    14.363    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[11]_i_10_n_0
    SLICE_X9Y117         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188    14.551 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17/O
                         net (fo=1, routed)           0.014    14.565    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_17_n_0
    SLICE_X9Y117         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.184    14.749 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.034    14.783    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_13
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544    12.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084    12.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780    13.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.036    15.764    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X9Y117         FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[2]/C
                         clock pessimism             -0.489    15.276    
                         clock uncertainty           -0.058    15.218    
    SLICE_X9Y117         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.044    15.262    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                  0.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.113ns (36.505%)  route 0.197ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Net Delay (Source):      1.425ns (routing 0.231ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.246ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.425     4.706    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X27Y118        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     4.819 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[0][2]/Q
                         net (fo=3, routed)           0.197     5.016    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/p_1_in[3]
    SLICE_X27Y120        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.639     4.347    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X27Y120        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[1][3]/C
                         clock pessimism              0.558     4.905    
    SLICE_X27Y120        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.006    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -5.006    
                         arrival time                           5.016    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[12][38]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[13][39]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.111ns (45.066%)  route 0.135ns (54.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.385ns
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      1.461ns (routing 0.231ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.246ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.461     4.742    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X34Y132        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[12][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.853 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[12][38]/Q
                         net (fo=3, routed)           0.135     4.988    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[12][38]
    SLICE_X35Y132        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[13][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.677     4.385    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X35Y132        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[13][39]/C
                         clock pessimism              0.493     4.878    
    SLICE_X35Y132        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.100     4.978    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[13][39]
  -------------------------------------------------------------------
                         required time                         -4.978    
                         arrival time                           4.988    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[10][40]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[11][40]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.112ns (48.213%)  route 0.120ns (51.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.517ns (routing 0.231ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.246ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.517     4.798    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X43Y111        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[10][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.910 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[10][40]/Q
                         net (fo=4, routed)           0.120     5.030    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg_n_0_[10][40]
    SLICE_X41Y111        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[11][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.722     4.430    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X41Y111        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[11][40]/C
                         clock pessimism              0.489     4.919    
    SLICE_X41Y111        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.020    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/den_tmp_reg[11][40]
  -------------------------------------------------------------------
                         required time                         -5.020    
                         arrival time                           5.030    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[5][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[6][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.113ns (48.854%)  route 0.118ns (51.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      1.459ns (routing 0.231ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.246ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.459     4.740    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X34Y142        FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     4.853 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[5][13]/Q
                         net (fo=3, routed)           0.118     4.971    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[5][13]
    SLICE_X33Y143        FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.658     4.366    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X33Y143        FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[6][14]/C
                         clock pessimism              0.493     4.859    
    SLICE_X33Y143        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.960    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -4.960    
                         arrival time                           4.971    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[19][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[20][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.114ns (35.370%)  route 0.208ns (64.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    4.754ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Net Delay (Source):      1.473ns (routing 0.231ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.246ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.473     4.754    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X40Y127        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[19][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     4.868 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[19][7]/Q
                         net (fo=3, routed)           0.208     5.076    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[19][7]
    SLICE_X42Y127        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.764     4.472    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X42Y127        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[20][8]/C
                         clock pessimism              0.490     4.962    
    SLICE_X42Y127        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.065    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[20][8]
  -------------------------------------------------------------------
                         required time                         -5.065    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[16][39]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][41]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.198ns (59.417%)  route 0.135ns (40.583%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Net Delay (Source):      1.446ns (routing 0.231ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.246ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.446     4.727    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X39Y119        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[16][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     4.839 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[16][39]/Q
                         net (fo=4, routed)           0.123     4.962    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg_n_0_[16][39]
    SLICE_X38Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_O[7])
                                                      0.086     5.048 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][41]_i_1/O[7]
                         net (fo=1, routed)           0.012     5.060    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][41]_i_1_n_8
    SLICE_X38Y120        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.682     4.390    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X38Y120        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][41]/C
                         clock pessimism              0.558     4.948    
    SLICE_X38Y120        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.049    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][41]
  -------------------------------------------------------------------
                         required time                         -5.049    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.114ns (35.555%)  route 0.207ns (64.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      1.426ns (routing 0.231ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.246ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.426     4.707    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X40Y100        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.821 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[3][1]/Q
                         net (fo=3, routed)           0.207     5.028    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg_n_0_[3][1]
    SLICE_X41Y99         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.715     4.423    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X41Y99         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[4][2]/C
                         clock pessimism              0.493     4.915    
    SLICE_X41Y99         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.100     5.015    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -5.015    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.114ns (50.824%)  route 0.110ns (49.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      1.463ns (routing 0.231ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.246ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.463     4.744    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X34Y138        FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y138        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.858 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[2][14]/Q
                         net (fo=3, routed)           0.110     4.968    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[2][14]
    SLICE_X33Y138        FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.654     4.362    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X33Y138        FDCE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[3][15]/C
                         clock pessimism              0.493     4.855    
    SLICE_X33Y138        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.956    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -4.956    
                         arrival time                           4.968    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[28][50]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[29][51]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.113ns (45.509%)  route 0.135ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.497ns
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Net Delay (Source):      1.569ns (routing 0.231ns, distribution 1.338ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.246ns, distribution 1.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.569     4.850    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X44Y123        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[28][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.963 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[28][50]/Q
                         net (fo=3, routed)           0.135     5.098    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg_n_0_[28][50]
    SLICE_X46Y124        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[29][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.789     4.497    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X46Y124        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[29][51]/C
                         clock pessimism              0.486     4.983    
    SLICE_X46Y124        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.086    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[29][51]
  -------------------------------------------------------------------
                         required time                         -5.086    
                         arrival time                           5.098    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[16][39]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][40]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_isp_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.204ns (61.218%)  route 0.129ns (38.782%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    4.727ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Net Delay (Source):      1.446ns (routing 0.231ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.246ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.446     4.727    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X39Y119        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[16][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     4.839 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[16][39]/Q
                         net (fo=4, routed)           0.099     4.938    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg_n_0_[16][39]
    SLICE_X38Y120        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.053     4.991 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp[17][41]_i_3/O
                         net (fo=1, routed)           0.018     5.009    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp[17][41]_i_3_n_0
    SLICE_X38Y120        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.039     5.048 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][41]_i_1/O[6]
                         net (fo=1, routed)           0.012     5.060    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][41]_i_1_n_9
    SLICE_X38Y120        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.682     4.390    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/pclk
    SLICE_X38Y120        FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][40]/C
                         clock pessimism              0.558     4.948    
    SLICE_X38Y120        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.100     5.048    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/num_tmp_reg[17][40]
  -------------------------------------------------------------------
                         required time                         -5.048    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_isp_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X0Y4   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X0Y3   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X0Y2   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X0Y1   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X1Y7   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X1Y5   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X1Y6   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X1Y8   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X2Y8   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[4].u_ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         8.000       6.040      RAMB36_X2Y7   design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[5].u_ram/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X29Y31  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X29Y31  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X31Y39  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X31Y39  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y60  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y60  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y60  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y60  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y42  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y42  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X29Y31  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X29Y31  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X31Y39  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X31Y39  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_59/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y60  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y60  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y60  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y60  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_39/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y42  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         4.000       3.238      SLICE_X34Y42  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_45/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_mm_design_1_clk_wiz_0_0
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/mOutPtr_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.301ns (10.064%)  route 2.690ns (89.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 8.076 - 3.333 ) 
    Source Clock Delay      (SCD):    4.454ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.246ns, distribution 1.498ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.231ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.744     4.454    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/ap_clk
    SLICE_X42Y162        FDSE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/mOutPtr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y162        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.568 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/mOutPtr_reg[0]_rep/Q
                         net (fo=98, routed)          1.507     6.075    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/U_design_1_v_frmbuf_wr_0_1_fifo_w24_d2_S_ram/ap_phi_reg_pp0_iter0_pix_val_V_10_reg_237_reg[7]_0
    SLICE_X49Y162        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     6.262 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/U_design_1_v_frmbuf_wr_0_1_fifo_w24_d2_S_ram/ap_phi_reg_pp0_iter1_pix_val_V_55_reg_462[0]_i_1/O
                         net (fo=13, routed)          1.183     7.444    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/img_dout[8]
    SLICE_X34Y161        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.461     8.076    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_clk
    SLICE_X34Y161        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308_reg[0]/C
                         clock pessimism             -0.489     7.588    
                         clock uncertainty           -0.053     7.534    
    SLICE_X34Y161        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     7.579    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308_reg[0]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.198ns (6.472%)  route 2.861ns (93.528%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.215 - 3.333 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.246ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.231ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.781     4.491    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X21Y195        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y195        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     4.609 r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/Q
                         net (fo=155, routed)         2.765     7.374    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/ADDRD4
    SLICE_X13Y192        RAMD32 (Prop_D6LUT_SLICEM_RADR4_O)
                                                      0.080     7.454 r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAMD_D1/O
                         net (fo=1, routed)           0.096     7.550    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[147]
    SLICE_X13Y192        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.600     8.215    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X13Y192        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[147]/C
                         clock pessimism             -0.494     7.722    
                         clock uncertainty           -0.053     7.669    
    SLICE_X13Y192        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     7.712    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[147]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.198ns (6.472%)  route 2.861ns (93.528%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.215 - 3.333 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.246ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.231ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.781     4.491    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X21Y195        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y195        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     4.609 r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/Q
                         net (fo=155, routed)         2.766     7.375    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/ADDRC4
    SLICE_X13Y192        RAMD32 (Prop_C6LUT_SLICEM_RADR4_O)
                                                      0.080     7.455 r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAMC_D1/O
                         net (fo=1, routed)           0.095     7.550    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[145]
    SLICE_X13Y192        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.600     8.215    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X13Y192        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[145]/C
                         clock pessimism             -0.494     7.722    
                         clock uncertainty           -0.053     7.669    
    SLICE_X13Y192        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     7.712    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[145]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/mul_mul_14ns_15ns_29_4_1_U113/design_1_v_frmbuf_rd_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.851ns (33.854%)  route 1.663ns (66.146%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 8.251 - 3.333 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.246ns, distribution 1.562ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.231ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.808     4.518    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X1Y139         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.634 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.290     4.924    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X2Y140         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     5.078 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.263     5.341    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X2Y140         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     5.478 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.142     5.621    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X2Y140         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.080     5.701 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.151     5.852    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X2Y141         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.223     6.075 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wstrb[0]_INST_0/O
                         net (fo=296, routed)         0.379     6.454    design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/s_axi_CTRL_WSTRB[0]
    SLICE_X5Y137         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.141     6.595 r  design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_width[2]_i_1/O
                         net (fo=2, routed)           0.437     7.032    design_1_i/isp_pipe/v_frm_rd/inst/mul_mul_14ns_15ns_29_4_1_U113/design_1_v_frmbuf_rd_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg/A[4]
    DSP48E2_X2Y54        DSP_A_B_DATA                                 r  design_1_i/isp_pipe/v_frm_rd/inst/mul_mul_14ns_15ns_29_4_1_U113/design_1_v_frmbuf_rd_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.636     8.251    design_1_i/isp_pipe/v_frm_rd/inst/mul_mul_14ns_15ns_29_4_1_U113/design_1_v_frmbuf_rd_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X2Y54        DSP_A_B_DATA                                 r  design_1_i/isp_pipe/v_frm_rd/inst/mul_mul_14ns_15ns_29_4_1_U113/design_1_v_frmbuf_rd_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.489     7.763    
                         clock uncertainty           -0.053     7.709    
    DSP48E2_X2Y54        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.515     7.194    design_1_i/isp_pipe/v_frm_rd/inst/mul_mul_14ns_15ns_29_4_1_U113/design_1_v_frmbuf_rd_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.341ns (11.379%)  route 2.656ns (88.621%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 8.179 - 3.333 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.246ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.231ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.781     4.491    design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X22Y195        FDRE                                         r  design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y195        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.606 r  design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=165, routed)         2.576     7.181    design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/ADDRG0
    SLICE_X21Y213        RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.226     7.407 r  design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/O
                         net (fo=1, routed)           0.080     7.487    design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[125]
    SLICE_X21Y213        FDRE                                         r  design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.564     8.179    design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X21Y213        FDRE                                         r  design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[125]/C
                         clock pessimism             -0.494     7.686    
                         clock uncertainty           -0.053     7.633    
    SLICE_X21Y213        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     7.676    design_1_i/axi_smc_cam/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[125]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/mem_reg_bram_1/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.751ns (28.284%)  route 1.904ns (71.716%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 8.235 - 3.333 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.246ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.231ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.704     4.414    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/ap_clk
    SLICE_X43Y162        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y162        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     4.529 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/internal_empty_n_reg/Q
                         net (fo=131, routed)         0.201     4.730    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/img_empty_n
    SLICE_X41Y162        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     4.916 f  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/icmp_ln887_reg_842[0]_i_3/O
                         net (fo=12, routed)          0.131     5.047    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/icmp_ln887_reg_842[0]_i_3_n_3
    SLICE_X41Y163        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.149     5.196 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/mem_reg_bram_0_i_193/O
                         net (fo=65, routed)          0.593     5.789    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/mem_reg_bram_0_i_193_n_3
    SLICE_X44Y169        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     5.926 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/mem_reg_bram_1_i_111/O
                         net (fo=1, routed)           0.383     6.309    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_din[15]
    SLICE_X42Y169        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     6.390 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/mem_reg_bram_1_i_30/O
                         net (fo=1, routed)           0.045     6.435    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/mem_reg_bram_1_39
    SLICE_X42Y169        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     6.518 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/mem_reg_bram_1_i_1__0/O
                         net (fo=1, routed)           0.551     7.069    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/din[63]
    RAMB36_X1Y34         RAMB36E2                                     r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/mem_reg_bram_1/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.619     8.235    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/ap_clk
    RAMB36_X1Y34         RAMB36E2                                     r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.483     7.752    
                         clock uncertainty           -0.053     7.698    
    RAMB36_X1Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.427     7.271    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_CS_fsm_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.979ns (34.329%)  route 1.873ns (65.671%))
  Logic Levels:           5  (LUT2=1 LUT5=3 SRL16E=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 8.056 - 3.333 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.246ns, distribution 1.544ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.231ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.790     4.500    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/ap_clk
    SLICE_X19Y141        FDSE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y141        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.615 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/mOutPtr_reg[1]/Q
                         net (fo=5, routed)           0.191     4.806    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/Q[1]
    SLICE_X18Y142        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     5.005 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/SRL_SIG_reg[2][0]_srl3_i_2__0/O
                         net (fo=6, routed)           0.488     5.493    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/shiftReg_addr[1]
    SLICE_X18Y144        SRL16E (Prop_C6LUT_SLICEM_A1_Q)
                                                      0.149     5.642 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/SRL_SIG_reg[2][2]_srl3/Q
                         net (fo=2, routed)           0.263     5.904    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/out[2]
    SLICE_X18Y149        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.189     6.093 f  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/ap_CS_fsm[20]_i_5/O
                         net (fo=3, routed)           0.188     6.281    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_CS_fsm_reg[20]_0
    SLICE_X19Y149        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190     6.471 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_CS_fsm[18]_i_2/O
                         net (fo=1, routed)           0.662     7.133    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[18]
    SLICE_X25Y150        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.137     7.270 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[18]_i_1/O
                         net (fo=1, routed)           0.081     7.351    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_NS_fsm[18]
    SLICE_X25Y150        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_CS_fsm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.440     8.056    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_clk
    SLICE_X25Y150        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_CS_fsm_reg[18]/C
                         clock pessimism             -0.489     7.567    
                         clock uncertainty           -0.053     7.514    
    SLICE_X25Y150        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     7.557    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_CS_fsm_reg[18]
  -------------------------------------------------------------------
                         required time                          7.557    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.211ns (6.995%)  route 2.805ns (93.005%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.215 - 3.333 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.246ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.231ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.781     4.491    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X21Y195        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y195        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     4.609 r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/Q
                         net (fo=155, routed)         2.766     7.375    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/ADDRC4
    SLICE_X13Y192        RAMD32 (Prop_C5LUT_SLICEM_RADR4_O)
                                                      0.093     7.468 r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAMC/O
                         net (fo=1, routed)           0.039     7.507    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[144]
    SLICE_X13Y192        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.600     8.215    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X13Y192        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]/C
                         clock pessimism             -0.494     7.722    
                         clock uncertainty           -0.053     7.669    
    SLICE_X13Y192        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     7.714    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[144]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.209ns (6.931%)  route 2.806ns (93.069%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 8.215 - 3.333 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.246ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.231ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.781     4.491    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/s_sc_aclk
    SLICE_X21Y195        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y195        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     4.609 r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[4]/Q
                         net (fo=155, routed)         2.765     7.374    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/ADDRD4
    SLICE_X13Y192        RAMD32 (Prop_D5LUT_SLICEM_RADR4_O)
                                                      0.091     7.465 r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAMD/O
                         net (fo=1, routed)           0.041     7.506    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[146]
    SLICE_X13Y192        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.600     8.215    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X13Y192        FDRE                                         r  design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[146]/C
                         clock pessimism             -0.494     7.722    
                         clock uncertainty           -0.053     7.669    
    SLICE_X13Y192        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     7.714    design_1_i/axi_smc_cam/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[146]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/mem_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.709ns (26.428%)  route 1.974ns (73.572%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 8.232 - 3.333 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.246ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.231ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.704     4.414    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/ap_clk
    SLICE_X43Y162        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y162        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     4.529 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/img_U/internal_empty_n_reg/Q
                         net (fo=131, routed)         0.201     4.730    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/img_empty_n
    SLICE_X41Y162        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     4.916 f  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/icmp_ln887_reg_842[0]_i_3/O
                         net (fo=12, routed)          0.131     5.047    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/icmp_ln887_reg_842[0]_i_3_n_3
    SLICE_X41Y163        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.149     5.196 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/mem_reg_bram_0_i_193/O
                         net (fo=65, routed)          0.815     6.011    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/mem_reg_bram_0_i_193_n_3
    SLICE_X49Y170        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082     6.093 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/mem_reg_bram_0_i_157/O
                         net (fo=1, routed)           0.504     6.597    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_din[12]
    SLICE_X48Y171        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.081     6.678 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/mem_reg_bram_0_i_81/O
                         net (fo=1, routed)           0.015     6.693    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/mem_reg_bram_0_10
    SLICE_X48Y171        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     6.789 r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/mem_reg_bram_0_i_22/O
                         net (fo=1, routed)           0.308     7.097    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/din[12]
    RAMB36_X1Y33         RAMB36E2                                     r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/mem_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.616     8.232    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/ap_clk
    RAMB36_X1Y33         RAMB36E2                                     r  design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.483     7.749    
                         clock uncertainty           -0.053     7.695    
    RAMB36_X1Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.381     7.314    design_1_i/isp_pipe/v_frm_wr_1/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B_ram/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  0.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_vcu_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.113ns (53.302%)  route 0.099ns (46.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.570ns (routing 0.231ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.246ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.570     4.852    design_1_i/axi_smc_vcu_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X16Y59         FDRE                                         r  design_1_i/axi_smc_vcu_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     4.965 r  design_1_i/axi_smc_vcu_1/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1086]/Q
                         net (fo=1, routed)           0.099     5.064    design_1_i/axi_smc_vcu_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIG1
    SLICE_X17Y59         RAMD32                                       r  design_1_i/axi_smc_vcu_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.768     4.478    design_1_i/axi_smc_vcu_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X17Y59         RAMD32                                       r  design_1_i/axi_smc_vcu_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1/CLK
                         clock pessimism              0.497     4.975    
    SLICE_X17Y59         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.080     5.055    design_1_i/axi_smc_vcu_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -5.055    
                         arrival time                           5.064    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.115ns (47.924%)  route 0.125ns (52.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    4.856ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.574ns (routing 0.231ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.246ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.574     4.856    design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X18Y4          FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.971 r  design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/Q
                         net (fo=5, routed)           0.125     5.096    design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/s_axi_awid[0]
    SLICE_X20Y3          SRLC32E                                      r  design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.775     4.485    design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/aclk
    SLICE_X20Y3          SRLC32E                                      r  design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.497     4.982    
    SLICE_X20Y3          SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     5.086    design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -5.086    
                         arrival time                           5.096    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.114ns (54.197%)  route 0.096ns (45.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.482ns
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Net Delay (Source):      1.593ns (routing 0.231ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.246ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.593     4.875    design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X48Y182        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y182        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     4.989 r  design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[177]/Q
                         net (fo=2, routed)           0.096     5.085    design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg_n_3_[177]
    SLICE_X47Y182        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.772     4.482    design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X47Y182        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[178]/C
                         clock pessimism              0.491     4.974    
    SLICE_X47Y182        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.076    design_1_i/isp_pipe/v_frm_wr_2/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[178]
  -------------------------------------------------------------------
                         required time                         -5.076    
                         arrival time                           5.085    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.114ns (50.000%)  route 0.114ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Net Delay (Source):      1.437ns (routing 0.231ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.246ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.437     4.719    design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X25Y12         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.833 r  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1082]/Q
                         net (fo=1, routed)           0.114     4.947    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIE1
    SLICE_X24Y12         RAMD32                                       r  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.645     4.355    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X24Y12         RAMD32                                       r  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1/CLK
                         clock pessimism              0.500     4.856    
    SLICE_X24Y12         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.081     4.937    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1
  -------------------------------------------------------------------
                         required time                         -4.937    
                         arrival time                           4.947    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_cam/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][270]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.112ns (52.093%)  route 0.103ns (47.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Net Delay (Source):      1.613ns (routing 0.231ns, distribution 1.382ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.246ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.613     4.895    design_1_i/axi_smc_cam/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y156         FDRE                                         r  design_1_i/axi_smc_cam/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.007 r  design_1_i/axi_smc_cam/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][270]/Q
                         net (fo=1, routed)           0.103     5.110    design_1_i/axi_smc_cam/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DID1
    SLICE_X4Y156         RAMD32                                       r  design_1_i/axi_smc_cam/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.822     4.532    design_1_i/axi_smc_cam/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X4Y156         RAMD32                                       r  design_1_i/axi_smc_cam/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD_D1/CLK
                         clock pessimism              0.489     5.021    
    SLICE_X4Y156         RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.079     5.100    design_1_i/axi_smc_cam/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.100    
                         arrival time                           5.110    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_vcu_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.114ns (50.000%)  route 0.114ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    4.863ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Net Delay (Source):      1.581ns (routing 0.231ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.246ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.581     4.863    design_1_i/axi_smc_vcu_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y71         FDRE                                         r  design_1_i/axi_smc_vcu_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     4.977 r  design_1_i/axi_smc_vcu_1/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/Q
                         net (fo=1, routed)           0.114     5.091    design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIA0
    SLICE_X13Y73         RAMD32                                       r  design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.837     4.547    design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X13Y73         RAMD32                                       r  design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/CLK
                         clock pessimism              0.432     4.979    
    SLICE_X13Y73         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.101     5.080    design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA
  -------------------------------------------------------------------
                         required time                         -5.080    
                         arrival time                           5.091    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.111ns (42.529%)  route 0.150ns (57.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.358ns
    Source Clock Delay      (SCD):    4.709ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Net Delay (Source):      1.427ns (routing 0.231ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.246ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.427     4.709    design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X25Y6          FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y6          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.820 r  design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1087]/Q
                         net (fo=1, routed)           0.150     4.970    design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIA0
    SLICE_X24Y6          RAMD32                                       r  design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.648     4.358    design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X24Y6          RAMD32                                       r  design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
                         clock pessimism              0.500     4.859    
    SLICE_X24Y6          RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.101     4.960    design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA
  -------------------------------------------------------------------
                         required time                         -4.960    
                         arrival time                           4.970    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.112ns (43.077%)  route 0.148ns (56.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    4.709ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Net Delay (Source):      1.427ns (routing 0.231ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.246ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.427     4.709    design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X25Y4          FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1073]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.821 r  design_1_i/axi_smc_vcu_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1073]/Q
                         net (fo=1, routed)           0.148     4.969    design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIA0
    SLICE_X24Y8          RAMD32                                       r  design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.647     4.357    design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X24Y8          RAMD32                                       r  design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/CLK
                         clock pessimism              0.500     4.858    
    SLICE_X24Y8          RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.101     4.959    design_1_i/axi_smc_vcu_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA
  -------------------------------------------------------------------
                         required time                         -4.959    
                         arrival time                           4.969    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1119]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.114ns (39.860%)  route 0.172ns (60.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    4.866ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Net Delay (Source):      1.584ns (routing 0.231ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.246ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.584     4.866    design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     4.980 r  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1119]/Q
                         net (fo=1, routed)           0.172     5.152    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIF0
    SLICE_X1Y14          RAMD32                                       r  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.831     4.541    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X1Y14          RAMD32                                       r  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/CLK
                         clock pessimism              0.497     5.038    
    SLICE_X1Y14          RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.103     5.141    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF
  -------------------------------------------------------------------
                         required time                         -5.141    
                         arrival time                           5.152    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_mm_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Net Delay (Source):      1.589ns (routing 0.231ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.246ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.589     4.871    design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y81          FDRE                                         r  design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.983 r  design_1_i/axi_smc_vcu_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/Q
                         net (fo=1, routed)           0.124     5.107    design_1_i/axi_smc_vcu_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[47]
    SLICE_X3Y81          FDRE                                         r  design_1_i/axi_smc_vcu_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.792     4.502    design_1_i/axi_smc_vcu_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y81          FDRE                                         r  design_1_i/axi_smc_vcu_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]/C
                         clock pessimism              0.492     4.994    
    SLICE_X3Y81          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.097    design_1_i/axi_smc_vcu_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]
  -------------------------------------------------------------------
                         required time                         -5.097    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mm_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     VCU/PLVCUAXIDECCLK  n/a            3.000         3.333       0.333      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIDECCLK
Min Period        n/a     VCU/PLVCUAXIENCCLK  n/a            3.000         3.333       0.333      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIENCCLK
Min Period        n/a     VCU/PLVCUAXIMCUCLK  n/a            3.000         3.333       0.333      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIMCUCLK
Min Period        n/a     VCU/PLVCUENCL2CCLK  n/a            3.000         3.333       0.333      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUENCL2CCLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    VCU/PLVCUAXIDECCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIDECCLK
Low Pulse Width   Fast    VCU/PLVCUAXIDECCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIDECCLK
Low Pulse Width   Slow    VCU/PLVCUAXIENCCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIENCCLK
Low Pulse Width   Fast    VCU/PLVCUAXIENCCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIENCCLK
Low Pulse Width   Slow    VCU/PLVCUAXIMCUCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIMCUCLK
Low Pulse Width   Fast    VCU/PLVCUAXIMCUCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIMCUCLK
Low Pulse Width   Slow    VCU/PLVCUENCL2CCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUENCL2CCLK
Low Pulse Width   Fast    VCU/PLVCUENCL2CCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUENCL2CCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    VCU/PLVCUAXIDECCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIDECCLK
High Pulse Width  Fast    VCU/PLVCUAXIDECCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIDECCLK
High Pulse Width  Slow    VCU/PLVCUAXIENCCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIENCCLK
High Pulse Width  Fast    VCU/PLVCUAXIENCCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIENCCLK
High Pulse Width  Slow    VCU/PLVCUAXIMCUCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIMCUCLK
High Pulse Width  Fast    VCU/PLVCUAXIMCUCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUAXIMCUCLK
High Pulse Width  Slow    VCU/PLVCUENCL2CCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUENCL2CCLK
High Pulse Width  Fast    VCU/PLVCUENCL2CCLK  n/a            1.500         1.667       0.167      VCU_X0Y0  design_1_i/vcu/inst/VCU_i/PLVCUENCL2CCLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_vcu_design_1_clk_wiz_0_0
  To Clock:  clk_vcu_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vcu_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     VCU/PLVCUPLLREFCLKPL  n/a            15.000        30.000      15.000     VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL
Min Period        n/a     BUFGCE/I              n/a            1.379         30.000      28.621     BUFGCE_X0Y34  design_1_i/clk_wiz/inst/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3    n/a            1.071         30.000      28.929     MMCM_X0Y1     design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
Low Pulse Width   Slow    VCU/PLVCUPLLREFCLKPL  n/a            7.500         15.000      7.500      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL
Low Pulse Width   Fast    VCU/PLVCUPLLREFCLKPL  n/a            7.500         15.000      7.500      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL
High Pulse Width  Slow    VCU/PLVCUPLLREFCLKPL  n/a            7.500         15.000      7.500      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL
High Pulse Width  Fast    VCU/PLVCUPLLREFCLKPL  n/a            7.500         15.000      7.500      VCU_X0Y0      design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL



---------------------------------------------------------------------------------------------------
From Clock:  mipi_ias1_clk_bit
  To Clock:  mipi_ias1_clk_bit

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_ias1_clk_bit
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mipi_rx_ias1_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     BUFGCE_DIV/I     n/a              1.379         2.000       0.621      BUFGCE_DIV_X0Y12       design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.000       0.929      BUFGCE_DIV_X0Y7        design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.063       0.562      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.061       0.564      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.060       0.565      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.058       0.567      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.057       0.568      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.056       0.569      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.041       0.584      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.040       0.585      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rx_to_video_vid_clk_1
  To Clock:  mipi_rx_to_video_vid_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.167ns (27.909%)  route 3.014ns (72.091%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 11.976 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.703ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.244     8.781    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.933 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.519     9.453    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X29Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.904    11.976    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C
                         clock pessimism              1.018    12.995    
                         clock uncertainty           -0.035    12.959    
    SLICE_X29Y210        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    12.878    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.167ns (27.997%)  route 3.001ns (72.003%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 11.976 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.703ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.244     8.781    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.933 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.506     9.440    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X29Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.904    11.976    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C
                         clock pessimism              1.018    12.995    
                         clock uncertainty           -0.035    12.959    
    SLICE_X29Y210        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    12.879    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.167ns (28.427%)  route 2.938ns (71.573%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 11.978 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.703ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.244     8.781    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.933 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.443     9.376    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X29Y212        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.906    11.978    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y212        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]/C
                         clock pessimism              1.018    12.997    
                         clock uncertainty           -0.035    12.961    
    SLICE_X29Y212        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    12.881    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.167ns (28.462%)  route 2.933ns (71.538%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 11.974 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.703ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.244     8.781    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.933 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.438     9.371    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X30Y212        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.902    11.974    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X30Y212        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C
                         clock pessimism              1.018    12.993    
                         clock uncertainty           -0.035    12.957    
    SLICE_X30Y212        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    12.878    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 1.099ns (27.872%)  route 2.844ns (72.128%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 11.986 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.703ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.248     8.785    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.869 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_1__0/O
                         net (fo=5, routed)           0.345     9.214    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/E[0]
    SLICE_X30Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.913    11.986    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X30Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C
                         clock pessimism              1.018    13.004    
                         clock uncertainty           -0.035    12.968    
    SLICE_X30Y211        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    12.890    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.099ns (27.957%)  route 2.832ns (72.043%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 11.977 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.703ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.248     8.785    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.869 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_1__0/O
                         net (fo=5, routed)           0.333     9.202    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/E[0]
    SLICE_X31Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.905    11.977    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/C
                         clock pessimism              1.018    12.996    
                         clock uncertainty           -0.035    12.960    
    SLICE_X31Y210        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    12.879    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.167ns (29.849%)  route 2.743ns (70.151%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 11.989 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.703ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.244     8.781    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.933 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.248     9.181    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X30Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.916    11.989    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X30Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C
                         clock pessimism              1.018    13.007    
                         clock uncertainty           -0.035    12.971    
    SLICE_X30Y211        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    12.892    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.167ns (29.849%)  route 2.743ns (70.151%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 11.989 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.703ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.244     8.781    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.933 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.248     9.181    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X30Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.916    11.989    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X30Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C
                         clock pessimism              1.018    13.007    
                         clock uncertainty           -0.035    12.971    
    SLICE_X30Y211        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    12.892    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.167ns (29.864%)  route 2.741ns (70.136%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 11.990 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.703ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.244     8.781    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.933 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.246     9.179    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.917    11.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C
                         clock pessimism              1.018    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X29Y211        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080    12.892    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.167ns (29.864%)  route 2.741ns (70.136%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 11.990 - 8.000 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.300ns (routing 0.764ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.703ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.300     5.271    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[5])
                                                      0.712     5.983 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/Q[5]
                         net (fo=10, routed)          2.029     8.012    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/Q[5]
    SLICE_X28Y210        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     8.161 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0/O
                         net (fo=3, routed)           0.222     8.383    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[1]_i_2__0_n_0
    SLICE_X29Y211        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     8.537 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/align_offset[3]_i_2__0/O
                         net (fo=8, routed)           0.244     8.781    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/last_byte_reg[5]
    SLICE_X28Y211        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     8.933 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1__0/O
                         net (fo=8, routed)           0.246     9.179    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]_2[0]
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.917    11.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/C
                         clock pessimism              1.018    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X29Y211        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    12.892    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  3.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.114ns (55.085%)  route 0.093ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Net Delay (Source):      1.926ns (routing 0.703ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.764ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.926     3.999    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X33Y204        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y204        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     4.113 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_valid_reg/Q
                         net (fo=2, routed)           0.093     4.205    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/pix_valid
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_valid_reg/C
                         clock pessimism             -1.070     4.061    
    SLICE_X33Y203        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.164    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_valid_reg
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.115ns (40.875%)  route 0.166ns (59.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Net Delay (Source):      1.916ns (routing 0.703ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.764ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.916     3.988    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X34Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y206        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.103 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/Q
                         net (fo=2, routed)           0.166     4.270    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[7]_0[6]
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[6]/C
                         clock pessimism             -1.015     4.116    
    SLICE_X33Y203        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.219    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.219    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.111ns (42.692%)  route 0.149ns (57.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Net Delay (Source):      1.918ns (routing 0.703ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.142ns (routing 0.764ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.918     3.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X34Y205        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     4.101 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[5]/Q
                         net (fo=1, routed)           0.149     4.250    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]_1[5]
    SLICE_X33Y205        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.142     5.113    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y205        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[5]/C
                         clock pessimism             -1.015     4.098    
    SLICE_X33Y205        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.199    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.660%)  route 0.123ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Net Delay (Source):      1.927ns (routing 0.703ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.764ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.927     4.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X32Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y206        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.112 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[31]/Q
                         net (fo=1, routed)           0.123     4.235    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]_1[31]
    SLICE_X31Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.124     5.095    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X31Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[31]/C
                         clock pessimism             -1.015     4.080    
    SLICE_X31Y206        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     4.182    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.112ns (38.621%)  route 0.178ns (61.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Net Delay (Source):      1.915ns (routing 0.703ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.764ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.915     3.987    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X34Y207        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y207        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     4.099 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[0]/Q
                         net (fo=1, routed)           0.178     4.277    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[7]_0[0]
    SLICE_X33Y201        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.162     5.133    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y201        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[0]/C
                         clock pessimism             -1.015     4.118    
    SLICE_X33Y201        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.221    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.221    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.145ns (50.438%)  route 0.142ns (49.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Net Delay (Source):      1.910ns (routing 0.703ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.764ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.910     3.982    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X37Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y210        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.094 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[3]/Q
                         net (fo=18, routed)          0.117     4.212    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/p_0_in[0]
    SLICE_X36Y211        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.033     4.245 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[3]_i_1/O
                         net (fo=1, routed)           0.025     4.270    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[3]_i_1_n_0
    SLICE_X36Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.151     5.122    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X36Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[3]/C
                         clock pessimism             -1.015     4.107    
    SLICE_X36Y211        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.208    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.208    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.159ns (76.076%)  route 0.050ns (23.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    1.077ns
  Clock Net Delay (Source):      1.933ns (routing 0.703ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.157ns (routing 0.764ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.933     4.006    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X36Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y203        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     4.118 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/Q
                         net (fo=1, routed)           0.039     4.157    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/byte_data[21]
    SLICE_X36Y203        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.047     4.204 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/lane_buf[0][21]_i_1/O
                         net (fo=1, routed)           0.011     4.215    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][31]_0[21]
    SLICE_X36Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.157     5.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X36Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][21]/C
                         clock pessimism             -1.077     4.050    
    SLICE_X36Y203        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     4.152    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.215    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.113ns (53.810%)  route 0.097ns (46.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    1.069ns
  Clock Net Delay (Source):      1.911ns (routing 0.703ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.764ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.911     3.983    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X30Y204        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y204        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     4.096 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[34]/Q
                         net (fo=1, routed)           0.097     4.193    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[39]_1[34]
    SLICE_X30Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.126     5.097    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X30Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[34]/C
                         clock pessimism             -1.069     4.028    
    SLICE_X30Y203        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.130    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.130    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_vc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.115ns (39.337%)  route 0.177ns (60.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Net Delay (Source):      1.916ns (routing 0.703ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.764ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.916     3.988    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X34Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y206        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.103 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[6]/Q
                         net (fo=2, routed)           0.177     4.281    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[7]_0[6]
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_vc_reg[0]/C
                         clock pessimism             -1.015     4.116    
    SLICE_X33Y203        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.217    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.281    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_vc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.114ns (38.513%)  route 0.182ns (61.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.131ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Net Delay (Source):      1.916ns (routing 0.703ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.764ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.916     3.988    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X34Y206        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y206        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.102 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_di_reg[7]/Q
                         net (fo=2, routed)           0.182     4.284    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_di_reg[7]_0[7]
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_vc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_vc_reg[1]/C
                         clock pessimism             -1.015     4.116    
    SLICE_X33Y203        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.101     4.217    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_vc_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.217    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rx_to_video_vid_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV    n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK        n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB36_X0Y36           design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB18_X1Y72           design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y173  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y175  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV    n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y177  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK        n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y171  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rpi_clk_bit
  To Clock:  mipi_rpi_clk_bit

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rpi_clk_bit
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { mipi_rx_rpi_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.000       0.400      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Min Period        n/a     BUFGCE_DIV/I     n/a              1.379         2.000       0.621      BUFGCE_DIV_X0Y14       design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.000       0.929      BUFGCE_DIV_X0Y13       design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.000       0.280      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.062       0.563      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.061       0.564      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.060       0.565      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.056       0.569      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.039       0.586      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.038       0.587      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.625         0.036       0.589      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B
Max Skew          Fast    ISERDESE3/CLK    ISERDESE3/CLK_B  0.625         0.033       0.592      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_rx_to_video_vid_clk_2
  To Clock:  mipi_rx_to_video_vid_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        4.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.443ns (40.164%)  route 2.150ns (59.836%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 11.530 - 8.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.041ns (routing 1.338ns, distribution 1.703ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.231ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.041     4.181    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[3])
                                                      0.774     4.955 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[3]
                         net (fo=11, routed)          0.921     5.876    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[3]
    SLICE_X27Y230        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     6.066 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16/O
                         net (fo=1, routed)           0.253     6.319    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16_n_0
    SLICE_X27Y230        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.471 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_13/O
                         net (fo=1, routed)           0.095     6.566    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]_1
    SLICE_X27Y231        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     6.703 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_4/O
                         net (fo=10, routed)          0.194     6.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned_reg[7]
    SLICE_X28Y230        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     7.087 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.687     7.774    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]_1[0]
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.615    11.530    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C
                         clock pessimism              0.398    11.928    
                         clock uncertainty           -0.035    11.893    
    SLICE_X27Y233        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    11.814    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.443ns (40.164%)  route 2.150ns (59.836%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 11.530 - 8.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.041ns (routing 1.338ns, distribution 1.703ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.231ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.041     4.181    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[3])
                                                      0.774     4.955 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[3]
                         net (fo=11, routed)          0.921     5.876    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[3]
    SLICE_X27Y230        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     6.066 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16/O
                         net (fo=1, routed)           0.253     6.319    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16_n_0
    SLICE_X27Y230        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.471 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_13/O
                         net (fo=1, routed)           0.095     6.566    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]_1
    SLICE_X27Y231        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     6.703 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_4/O
                         net (fo=10, routed)          0.194     6.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned_reg[7]
    SLICE_X28Y230        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     7.087 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.687     7.774    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]_1[0]
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.615    11.530    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C
                         clock pessimism              0.398    11.928    
                         clock uncertainty           -0.035    11.893    
    SLICE_X27Y233        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    11.814    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.443ns (40.164%)  route 2.150ns (59.836%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 11.530 - 8.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.041ns (routing 1.338ns, distribution 1.703ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.231ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.041     4.181    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[3])
                                                      0.774     4.955 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[3]
                         net (fo=11, routed)          0.921     5.876    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[3]
    SLICE_X27Y230        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     6.066 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16/O
                         net (fo=1, routed)           0.253     6.319    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16_n_0
    SLICE_X27Y230        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.471 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_13/O
                         net (fo=1, routed)           0.095     6.566    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]_1
    SLICE_X27Y231        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     6.703 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_4/O
                         net (fo=10, routed)          0.194     6.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned_reg[7]
    SLICE_X28Y230        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     7.087 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.687     7.774    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]_1[0]
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.615    11.530    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C
                         clock pessimism              0.398    11.928    
                         clock uncertainty           -0.035    11.893    
    SLICE_X27Y233        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079    11.814    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
                            (rising edge-triggered cell ISERDESE3 clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.443ns (41.378%)  route 2.044ns (58.622%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 11.527 - 8.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.041ns (routing 1.338ns, distribution 1.703ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.231ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         3.041     4.181    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_FIFO_RD_CLK_Q[3])
                                                      0.774     4.955 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/Q[3]
                         net (fo=11, routed)          0.921     5.876    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/Q[3]
    SLICE_X27Y230        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     6.066 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16/O
                         net (fo=1, routed)           0.253     6.319    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_16_n_0
    SLICE_X27Y230        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.471 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/align_offset[2]_i_13/O
                         net (fo=1, routed)           0.095     6.566    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]_1
    SLICE_X27Y231        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     6.703 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset[2]_i_4/O
                         net (fo=10, routed)          0.194     6.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned_reg[7]
    SLICE_X28Y230        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     7.087 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_aligned[7]_i_1/O
                         net (fo=8, routed)           0.582     7.668    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[7]_1[0]
    SLICE_X27Y232        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.612    11.527    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y232        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C
                         clock pessimism              0.398    11.925    
                         clock uncertainty           -0.035    11.890    
    SLICE_X27Y232        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.811    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]
  -------------------------------------------------------------------
                         required time                         11.811    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.335ns (9.704%)  route 3.117ns (90.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 11.327 - 8.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.338ns, distribution 1.399ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.231ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X8Y231         FDPE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.992 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=31, routed)          2.321     6.313    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0
    SLICE_X7Y117         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     6.533 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt[15]_i_1/O
                         net (fo=16, routed)          0.796     7.329    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.412    11.327    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
                         clock pessimism              0.332    11.659    
                         clock uncertainty           -0.035    11.624    
    SLICE_X9Y115         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    11.545    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.335ns (9.704%)  route 3.117ns (90.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 11.327 - 8.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.338ns, distribution 1.399ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.231ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X8Y231         FDPE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.992 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=31, routed)          2.321     6.313    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0
    SLICE_X7Y117         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     6.533 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt[15]_i_1/O
                         net (fo=16, routed)          0.796     7.329    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.412    11.327    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/C
                         clock pessimism              0.332    11.659    
                         clock uncertainty           -0.035    11.624    
    SLICE_X9Y115         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079    11.545    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.335ns (9.704%)  route 3.117ns (90.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 11.327 - 8.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.338ns, distribution 1.399ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.231ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X8Y231         FDPE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.992 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=31, routed)          2.321     6.313    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0
    SLICE_X7Y117         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     6.533 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt[15]_i_1/O
                         net (fo=16, routed)          0.796     7.329    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.412    11.327    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/C
                         clock pessimism              0.332    11.659    
                         clock uncertainty           -0.035    11.624    
    SLICE_X9Y115         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.079    11.545    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.335ns (9.704%)  route 3.117ns (90.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 11.327 - 8.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.338ns, distribution 1.399ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.231ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X8Y231         FDPE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.992 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=31, routed)          2.321     6.313    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0
    SLICE_X7Y117         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     6.533 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt[15]_i_1/O
                         net (fo=16, routed)          0.796     7.329    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.412    11.327    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/C
                         clock pessimism              0.332    11.659    
                         clock uncertainty           -0.035    11.624    
    SLICE_X9Y115         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    11.546    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.335ns (9.810%)  route 3.080ns (90.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 11.330 - 8.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.338ns, distribution 1.399ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.231ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X8Y231         FDPE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.992 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=31, routed)          2.321     6.313    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0
    SLICE_X7Y117         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     6.533 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt[15]_i_1/O
                         net (fo=16, routed)          0.759     7.291    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.415    11.330    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
                         clock pessimism              0.332    11.662    
                         clock uncertainty           -0.035    11.627    
    SLICE_X9Y115         FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.079    11.548    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.335ns (9.810%)  route 3.080ns (90.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 11.330 - 8.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.737ns (routing 1.338ns, distribution 1.399ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.231ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X8Y231         FDPE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.992 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg/Q
                         net (fo=31, routed)          2.321     6.313    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0
    SLICE_X7Y117         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.220     6.533 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/line_cnt[15]_i_1/O
                         net (fo=16, routed)          0.759     7.291    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.415    11.330    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/C
                         clock pessimism              0.332    11.662    
                         clock uncertainty           -0.035    11.627    
    SLICE_X9Y115         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.079    11.548    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  4.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.083ns (56.803%)  route 0.063ns (43.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      1.585ns (routing 0.744ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.811ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.585     2.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.191 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=9, routed)           0.063     2.254    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/waddr_reg[3]
    RAMB36_X0Y47         RAMB36E2                                     r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.811     2.588    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X0Y47         RAMB36E2                                     r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.355     2.233    
    RAMB36_X0Y47         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                      0.007     2.240    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.112ns (42.047%)  route 0.154ns (57.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.831ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      2.403ns (routing 1.231ns, distribution 1.172ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.338ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.403     3.318    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X7Y116         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.430 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/Q
                         net (fo=6, routed)           0.154     3.584    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]
    SLICE_X8Y113         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.691     3.831    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X8Y113         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/C
                         clock pessimism             -0.377     3.454    
    SLICE_X8Y113         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.557    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.297%)  route 0.110ns (42.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.876ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.449ns (routing 1.231ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.338ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.449     3.364    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X10Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y233        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.479 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[20]/Q
                         net (fo=3, routed)           0.079     3.558    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/p_1_in[4]
    SLICE_X9Y233         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.033     3.591 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word[4]_i_1/O
                         net (fo=1, routed)           0.031     3.622    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/p_2_in[4]
    SLICE_X9Y233         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.736     3.876    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X9Y233         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[4]/C
                         clock pessimism             -0.387     3.489    
    SLICE_X9Y233         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.590    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.083ns (49.272%)  route 0.085ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      1.585ns (routing 0.744ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.811ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.585     2.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.191 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=11, routed)          0.085     2.276    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/waddr_reg[1]
    RAMB36_X0Y47         RAMB36E2                                     r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.811     2.588    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X0Y47         RAMB36E2                                     r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.355     2.233    
    RAMB36_X0Y47         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                      0.007     2.240    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.114ns (41.155%)  route 0.163ns (58.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.877ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.438ns (routing 1.231ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.338ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.438     3.353    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X7Y238         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y238         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.467 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[17]/Q
                         net (fo=1, routed)           0.163     3.630    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[19]_0[17]
    SLICE_X9Y237         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X9Y237         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[17]/C
                         clock pessimism             -0.387     3.490    
    SLICE_X9Y237         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.592    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.592    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.111ns (40.072%)  route 0.166ns (59.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.877ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.438ns (routing 1.231ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.338ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.438     3.353    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X7Y238         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y238         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.464 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[15]/Q
                         net (fo=1, routed)           0.166     3.630    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[19]_0[15]
    SLICE_X9Y237         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X9Y237         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[15]/C
                         clock pessimism             -0.387     3.490    
    SLICE_X9Y237         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.591    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.112ns (52.830%)  route 0.100ns (47.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.871ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Net Delay (Source):      2.447ns (routing 1.231ns, distribution 1.216ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.338ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.447     3.362    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X9Y238         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y238         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     3.474 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[2]/Q
                         net (fo=1, routed)           0.100     3.574    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[19]_0[2]
    SLICE_X9Y237         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.731     3.871    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X9Y237         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[2]/C
                         clock pessimism             -0.438     3.432    
    SLICE_X9Y237         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.101     3.533    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.112ns (40.876%)  route 0.162ns (59.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.871ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.438ns (routing 1.231ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.731ns (routing 1.338ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.438     3.353    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/clk_hs_byte
    SLICE_X7Y238         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y238         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.465 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/reg_pix_data_reg[14]/Q
                         net (fo=1, routed)           0.162     3.627    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[19]_0[14]
    SLICE_X9Y237         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.731     3.871    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X9Y237         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[14]/C
                         clock pessimism             -0.387     3.484    
    SLICE_X9Y237         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     3.586    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_pix_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.420%)  route 0.129ns (53.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      2.412ns (routing 1.231ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.652ns (routing 1.338ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.412     3.327    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.439 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/Q
                         net (fo=7, routed)           0.129     3.568    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]
    SLICE_X10Y113        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.652     3.792    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X10Y113        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/C
                         clock pessimism             -0.377     3.415    
    SLICE_X10Y113        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.518    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mipi_rx_to_video_vid_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.145ns (53.876%)  route 0.124ns (46.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.449ns (routing 1.231ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.729ns (routing 1.338ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.449     3.364    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X10Y231        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y231        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.476 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_flag_reg/Q
                         net (fo=52, routed)          0.095     3.571    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_flag
    SLICE_X9Y231         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.033     3.604 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[15]_i_2/O
                         net (fo=1, routed)           0.029     3.633    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[15]_i_2_n_0
    SLICE_X9Y231         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.729     3.869    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X9Y231         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[15]/C
                         clock pessimism             -0.387     3.482    
    SLICE_X9Y231         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.101     3.583    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_rx_to_video_vid_clk_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         8.000       4.800      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         8.000       4.805      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK     n/a            1.709         8.000       6.291      RAMB36_X0Y47           design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/ram/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         8.000       6.306      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         8.000       6.306      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X7Y118           design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[0]/C
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X9Y115           design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
Min Period        n/a     FDCE/C                 n/a            0.550         8.000       7.450      SLICE_X7Y116           design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/C
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
Low Pulse Width   Slow    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
Low Pulse Width   Fast    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         4.000       2.560      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         4.000       2.562      BITSLICE_RX_TX_X0Y186  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/CLK
High Pulse Width  Slow    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK
High Pulse Width  Fast    ISERDESE3/FIFO_RD_CLK  n/a            0.762         4.000       3.238      BITSLICE_RX_TX_X0Y184  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ctrl_design_1_clk_wiz_0_0
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.301ns (16.995%)  route 1.470ns (83.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.241     6.254    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.301ns (16.995%)  route 1.470ns (83.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.241     6.254    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.301ns (16.995%)  route 1.470ns (83.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.241     6.254    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.301ns (16.995%)  route 1.470ns (83.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.241     6.254    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.301ns (17.024%)  route 1.467ns (82.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     6.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.301ns (17.024%)  route 1.467ns (82.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     6.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.301ns (17.024%)  route 1.467ns (82.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     6.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.301ns (17.024%)  route 1.467ns (82.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     6.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.301ns (17.024%)  route 1.467ns (82.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.231ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.238     6.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.606    14.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.493    14.392    
                         clock uncertainty           -0.060    14.332    
    SLICE_X2Y116         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    14.239    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@10.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.301ns (17.170%)  route 1.452ns (82.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.246ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.231ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.778     4.483    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.597 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.229     4.826    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     5.013 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.223     6.236    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y116         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    12.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    12.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308    13.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.602    14.881    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y116         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.493    14.388    
                         clock uncertainty           -0.060    14.328    
    SLICE_X3Y116         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    14.235    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  7.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.105ns (37.143%)  route 0.178ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.030     2.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.457     3.086    
    SLICE_X10Y96         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     3.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.105ns (37.143%)  route 0.178ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.030     2.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.457     3.086    
    SLICE_X10Y96         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     3.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.105ns (37.143%)  route 0.178ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y96         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.030     2.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y96         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.457     3.086    
    SLICE_X10Y96         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.018     3.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.105ns (37.143%)  route 0.178ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.030     2.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.457     3.086    
    SLICE_X10Y96         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     3.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.105ns (37.143%)  route 0.178ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.030     2.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.457     3.086    
    SLICE_X10Y96         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     3.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.105ns (37.143%)  route 0.178ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.030     2.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.457     3.086    
    SLICE_X10Y96         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     3.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.105ns (37.143%)  route 0.178ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.133ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     3.320    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.030     2.629    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.457     3.086    
    SLICE_X10Y96         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     3.068    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.105ns (37.275%)  route 0.177ns (62.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.133ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     3.319    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.029     2.628    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.457     3.085    
    SLICE_X10Y96         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     3.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.105ns (37.275%)  route 0.177ns (62.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.133ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     3.319    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.029     2.628    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.457     3.085    
    SLICE_X10Y96         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     3.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns - clk_ctrl_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.105ns (37.275%)  route 0.177ns (62.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      0.945ns (routing 0.126ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.133ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.945     3.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.122 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     3.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     3.214 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     3.319    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X10Y96         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.029     2.628    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y96         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.457     3.085    
    SLICE_X10Y96         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     3.067    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.857ns = ( 14.857 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.231ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.407    14.857    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]/C
                         clock pessimism             -0.490    14.367    
                         clock uncertainty           -0.058    14.309    
    SLICE_X19Y117        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    14.216    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.857ns = ( 14.857 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.231ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.407    14.857    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[5]/C
                         clock pessimism             -0.490    14.367    
                         clock uncertainty           -0.058    14.309    
    SLICE_X19Y117        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    14.216    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.857ns = ( 14.857 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.231ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.407    14.857    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[6]/C
                         clock pessimism             -0.490    14.367    
                         clock uncertainty           -0.058    14.309    
    SLICE_X19Y117        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    14.216    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[6]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.857ns = ( 14.857 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.231ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.407    14.857    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[8]/C
                         clock pessimism             -0.490    14.367    
                         clock uncertainty           -0.058    14.309    
    SLICE_X19Y117        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    14.216    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[8]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.857ns = ( 14.857 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.231ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.407    14.857    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[9]/C
                         clock pessimism             -0.490    14.367    
                         clock uncertainty           -0.058    14.309    
    SLICE_X19Y117        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    14.216    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[9]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[18]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 14.860 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.231ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.410    14.860    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[18]/C
                         clock pessimism             -0.490    14.370    
                         clock uncertainty           -0.058    14.312    
    SLICE_X19Y117        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    14.219    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[18]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 14.860 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.231ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.410    14.860    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[4]/C
                         clock pessimism             -0.490    14.370    
                         clock uncertainty           -0.058    14.312    
    SLICE_X19Y117        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    14.219    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 14.860 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.231ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.410    14.860    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[0]/C
                         clock pessimism             -0.490    14.370    
                         clock uncertainty           -0.058    14.312    
    SLICE_X19Y117        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    14.219    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 0.265ns (2.851%)  route 9.032ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.860ns = ( 14.860 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.231ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.800    13.614    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X19Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.410    14.860    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X19Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[7]/C
                         clock pessimism             -0.490    14.370    
                         clock uncertainty           -0.058    14.312    
    SLICE_X19Y117        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    14.219    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[7]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -13.614    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@8.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 0.265ns (2.883%)  route 8.926ns (97.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.843ns = ( 14.843 - 8.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.231ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.609     4.317    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y136        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.431 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=215, routed)         3.232     7.663    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/rst_n
    SLICE_X25Y124        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.814 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=235, routed)         5.694    13.508    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X21Y117        FDCE                                         f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     8.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193    10.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739    10.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310    11.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    11.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441    12.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086    12.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603    13.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.393    14.843    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg_bram_0
    SLICE_X21Y117        FDCE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[12]/C
                         clock pessimism             -0.490    14.353    
                         clock uncertainty           -0.058    14.295    
    SLICE_X21Y117        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    14.202    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[12]
  -------------------------------------------------------------------
                         required time                         14.202    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  0.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[11]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_rstn
    SLICE_X24Y134        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[11]/C
                         clock pessimism              0.456     3.008    
    SLICE_X24Y134        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.990    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[11]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_rstn
    SLICE_X24Y134        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[11]/C
                         clock pessimism              0.456     3.008    
    SLICE_X24Y134        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     2.990    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[1]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_rstn
    SLICE_X24Y134        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[1]/C
                         clock pessimism              0.456     3.008    
    SLICE_X24Y134        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     2.990    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_rstn
    SLICE_X24Y134        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/C
                         clock pessimism              0.456     3.008    
    SLICE_X24Y134        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     2.990    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_rstn
    SLICE_X24Y134        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/C
                         clock pessimism              0.456     3.008    
    SLICE_X24Y134        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     2.990    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[5]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_rstn
    SLICE_X24Y134        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[5]/C
                         clock pessimism              0.456     3.008    
    SLICE_X24Y134        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     2.990    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.133ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_rstn
    SLICE_X24Y136        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.946     2.546    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/C
                         clock pessimism              0.456     3.002    
    SLICE_X24Y136        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     2.984    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[3]/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.133ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_rstn
    SLICE_X24Y136        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.946     2.546    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[3]/C
                         clock pessimism              0.456     3.002    
    SLICE_X24Y136        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     2.984    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.133ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo_n_11
    SLICE_X24Y136        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.946     2.546    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg/C
                         clock pessimism              0.456     3.002    
    SLICE_X24Y136        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     2.984    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/locked_r_reg
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/w2r_wfull1_reg/CLR
                            (removal check against rising-edge clock clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_isp_design_1_clk_wiz_0_0 rise@0.000ns - clk_isp_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.084ns (35.636%)  route 0.152ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      0.860ns (routing 0.126ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.133ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.860     2.954    design_1_i/rst_clk_wiz_isp/U0/slowest_sync_clk
    SLICE_X23Y132        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.038 r  design_1_i/rst_clk_wiz_isp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=42, routed)          0.152     3.190    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo_n_11
    SLICE_X24Y136        FDCE                                         f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/w2r_wfull1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.946     2.546    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/w2r_wfull1_reg/C
                         clock pessimism              0.456     3.002    
    SLICE_X24Y136        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.984    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/w2r_wfull1_reg
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mm_design_1_clk_wiz_0_0
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.114ns (5.543%)  route 1.943ns (94.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 8.073 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.231ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.943     6.384    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X25Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.458     8.073    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                         clock pessimism             -0.557     7.516    
                         clock uncertainty           -0.053     7.463    
    SLICE_X25Y237        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093     7.370    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 8.069 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     8.069    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/C
                         clock pessimism             -0.557     7.512    
                         clock uncertainty           -0.053     7.459    
    SLICE_X26Y237        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     7.366    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 8.069 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     8.069    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C
                         clock pessimism             -0.557     7.512    
                         clock uncertainty           -0.053     7.459    
    SLICE_X26Y237        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093     7.366    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 8.069 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     8.069    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/C
                         clock pessimism             -0.557     7.512    
                         clock uncertainty           -0.053     7.459    
    SLICE_X26Y237        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     7.366    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 8.069 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     8.069    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C
                         clock pessimism             -0.557     7.512    
                         clock uncertainty           -0.053     7.459    
    SLICE_X26Y237        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093     7.366    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/tvalid_reg/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 8.069 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_22
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/tvalid_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     8.069    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/tvalid_reg/C
                         clock pessimism             -0.557     7.512    
                         clock uncertainty           -0.053     7.459    
    SLICE_X26Y237        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.366    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/tvalid_reg
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 8.072 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.231ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.457     8.072    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C
                         clock pessimism             -0.557     7.515    
                         clock uncertainty           -0.053     7.462    
    SLICE_X26Y237        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     7.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 8.072 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.231ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.457     8.072    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[10]/C
                         clock pessimism             -0.557     7.515    
                         clock uncertainty           -0.053     7.462    
    SLICE_X26Y237        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093     7.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[10]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 8.072 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.231ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.457     8.072    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[6]/C
                         clock pessimism             -0.557     7.515    
                         clock uncertainty           -0.053     7.462    
    SLICE_X26Y237        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093     7.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[6]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_mm_design_1_clk_wiz_0_0 rise@3.333ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.114ns (5.583%)  route 1.928ns (94.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 8.072 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.231ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         1.928     6.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aresetn
    SLICE_X26Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     5.526    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.265 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     6.576    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.615 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.457     8.072    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[7]/C
                         clock pessimism             -0.557     7.515    
                         clock uncertainty           -0.053     7.462    
    SLICE_X26Y237        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093     7.369    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr2_reg[7]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.121ns (45.842%)  route 0.143ns (54.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.133ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     3.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y135         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.069     2.670    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y135         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.419     3.089    
    SLICE_X5Y135         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     3.071    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.121ns (45.842%)  route 0.143ns (54.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.133ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     3.336    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y135         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.069     2.670    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y135         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.419     3.089    
    SLICE_X5Y135         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     3.071    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.121ns (40.096%)  route 0.181ns (59.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.133ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     3.373    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y141         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.065     2.666    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y141         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.454     3.120    
    SLICE_X2Y141         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     3.102    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.121ns (40.096%)  route 0.181ns (59.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.133ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     3.373    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y141         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.065     2.666    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y141         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.454     3.120    
    SLICE_X2Y141         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     3.102    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.121ns (39.941%)  route 0.182ns (60.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.133ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     3.375    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y132         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.068     2.669    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y132         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.425     3.094    
    SLICE_X6Y132         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     3.076    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.121ns (39.941%)  route 0.182ns (60.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.133ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     3.375    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y132         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.068     2.669    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y132         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.425     3.094    
    SLICE_X6Y132         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.018     3.076    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.121ns (39.941%)  route 0.182ns (60.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.133ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     3.375    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.068     2.669    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.425     3.094    
    SLICE_X6Y132         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     3.076    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.121ns (39.941%)  route 0.182ns (60.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.133ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     3.375    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.068     2.669    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.425     3.094    
    SLICE_X6Y132         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     3.076    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.121ns (39.941%)  route 0.182ns (60.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.133ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     3.375    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.068     2.669    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.425     3.094    
    SLICE_X6Y132         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     3.076    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mm_design_1_clk_wiz_0_0 rise@0.000ns - clk_mm_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.121ns (39.941%)  route 0.182ns (60.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Net Delay (Source):      0.977ns (routing 0.126ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.133ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.977     3.072    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y135         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.155 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.033     3.187    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y135         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.038     3.225 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.149     3.375    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.068     2.669    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.425     3.094    
    SLICE_X6Y132         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     3.076    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_rx_to_video_vid_clk_1
  To Clock:  mipi_rx_to_video_vid_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.113ns (10.964%)  route 0.918ns (89.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.703ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.918     6.161    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X35Y182        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.935    12.007    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                         clock pessimism              1.015    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X35Y182        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.894    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.113ns (10.964%)  route 0.918ns (89.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.703ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.918     6.161    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X35Y182        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.935    12.007    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                         clock pessimism              1.015    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X35Y182        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.894    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.113ns (10.996%)  route 0.915ns (89.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.703ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.915     6.158    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X35Y182        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.935    12.007    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                         clock pessimism              1.015    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X35Y182        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.894    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.113ns (10.996%)  route 0.915ns (89.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 12.007 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.703ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.915     6.158    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X35Y182        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.935    12.007    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                         clock pessimism              1.015    13.022    
                         clock uncertainty           -0.035    12.987    
    SLICE_X35Y182        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    12.894    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.113ns (12.071%)  route 0.823ns (87.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 12.001 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.823     6.067    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X37Y183        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929    12.001    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                         clock pessimism              1.015    13.016    
                         clock uncertainty           -0.035    12.981    
    SLICE_X37Y183        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.888    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.113ns (12.071%)  route 0.823ns (87.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 12.001 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.823     6.067    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X37Y183        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929    12.001    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                         clock pessimism              1.015    13.016    
                         clock uncertainty           -0.035    12.981    
    SLICE_X37Y183        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.888    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.113ns (12.071%)  route 0.823ns (87.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 12.001 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.823     6.067    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X37Y183        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929    12.001    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                         clock pessimism              1.015    13.016    
                         clock uncertainty           -0.035    12.981    
    SLICE_X37Y183        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.888    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.113ns (12.071%)  route 0.823ns (87.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 12.001 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.823     6.067    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X37Y183        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929    12.001    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                         clock pessimism              1.015    13.016    
                         clock uncertainty           -0.035    12.981    
    SLICE_X37Y183        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.888    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[19]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.113ns (13.474%)  route 0.726ns (86.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 11.990 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.703ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.726     5.969    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X30Y200        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.918    11.990    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X30Y200        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[19]/C
                         clock pessimism              1.015    13.005    
                         clock uncertainty           -0.035    12.970    
    SLICE_X30Y200        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    12.877    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[20]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_1 rise@8.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.113ns (13.474%)  route 0.726ns (86.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 11.990 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    1.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.703ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.726     5.969    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X30Y200        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      8.000     8.000 r  
    C1                                                0.000     8.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     9.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209    10.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.918    11.990    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X30Y200        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[20]/C
                         clock pessimism              1.015    13.005    
                         clock uncertainty           -0.035    12.970    
    SLICE_X30Y200        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    12.877    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[20]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  6.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[15]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.382%)  route 0.105ns (55.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.451ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.105     2.618    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X32Y201        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.278     3.346    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X32Y201        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[15]/C
                         clock pessimism             -0.896     2.451    
    SLICE_X32Y201        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.433    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[16]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.382%)  route 0.105ns (55.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.451ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.105     2.618    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X32Y201        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.278     3.346    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X32Y201        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[16]/C
                         clock pessimism             -0.896     2.451    
    SLICE_X32Y201        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     2.433    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[17]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.382%)  route 0.105ns (55.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.451ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.105     2.618    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X32Y201        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.278     3.346    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X32Y201        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[17]/C
                         clock pessimism             -0.896     2.451    
    SLICE_X32Y201        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     2.433    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[18]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.084ns (44.382%)  route 0.105ns (55.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.896ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.451ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.105     2.618    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X32Y201        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.278     3.346    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X32Y201        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[18]/C
                         clock pessimism             -0.896     2.451    
    SLICE_X32Y201        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     2.433    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[21]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.084ns (37.704%)  route 0.139ns (62.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.451ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.652    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X29Y201        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.266     3.335    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X29Y201        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[21]/C
                         clock pessimism             -0.871     2.464    
    SLICE_X29Y201        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     2.446    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[22]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.084ns (37.704%)  route 0.139ns (62.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.451ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.652    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X29Y201        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.266     3.335    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X29Y201        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[22]/C
                         clock pessimism             -0.871     2.464    
    SLICE_X29Y201        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     2.446    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[23]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.084ns (37.704%)  route 0.139ns (62.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.451ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.652    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X29Y201        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.266     3.335    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X29Y201        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[23]/C
                         clock pessimism             -0.871     2.464    
    SLICE_X29Y201        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     2.446    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[24]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.084ns (37.704%)  route 0.139ns (62.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.451ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.139     2.652    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X29Y201        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.266     3.335    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X29Y201        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[24]/C
                         clock pessimism             -0.871     2.464    
    SLICE_X29Y201        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     2.446    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[10]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.084ns (35.031%)  route 0.156ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.451ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.156     2.669    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X29Y202        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.274     3.342    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X29Y202        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[10]/C
                         clock pessimism             -0.871     2.472    
    SLICE_X29Y202        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.454    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[13]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_1 rise@0.000ns - mipi_rx_to_video_vid_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.084ns (35.031%)  route 0.156ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.451ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.513 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          0.156     2.669    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo_n_1
    SLICE_X29Y202        FDCE                                         f  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.274     3.342    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X29Y202        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[13]/C
                         clock pessimism             -0.871     2.472    
    SLICE_X29Y202        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     2.454    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/prev_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_rx_to_video_vid_clk_2
  To Clock:  mipi_rx_to_video_vid_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        6.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.115ns (5.922%)  route 1.827ns (94.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.827     5.776    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.115ns (5.922%)  route 1.827ns (94.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.827     5.776    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.115ns (5.922%)  route 1.827ns (94.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.827     5.776    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.115ns (5.922%)  route 1.827ns (94.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.827     5.776    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.115ns (5.932%)  route 1.824ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.824     5.773    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.115ns (5.932%)  route 1.824ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.824     5.773    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.115ns (5.932%)  route 1.824ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.824     5.773    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.115ns (5.932%)  route 1.824ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.824     5.773    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.115ns (5.932%)  route 1.824ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.824     5.773    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[8]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mipi_rx_to_video_vid_clk_2 rise@8.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.115ns (5.932%)  route 1.824ns (94.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns = ( 11.532 - 8.000 ) 
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.824     5.773    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_rstn
    SLICE_X25Y238        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      8.000     8.000 r  
    D7                                                0.000     8.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     8.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     8.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     8.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     8.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617    11.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[9]/C
                         clock pessimism              0.390    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X25Y238        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    11.794    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr2_reg[9]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  6.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[19]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.084ns (36.767%)  route 0.144ns (63.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.811ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.144     2.232    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X8Y234         FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.635     2.412    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X8Y234         FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[19]/C
                         clock pessimism             -0.349     2.062    
    SLICE_X8Y234         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.044    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[13]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.084ns (29.154%)  route 0.204ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.811ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.204     2.292    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X10Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.627     2.404    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X10Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[13]/C
                         clock pessimism             -0.349     2.055    
    SLICE_X10Y237        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[15]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.084ns (29.154%)  route 0.204ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.811ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.204     2.292    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X10Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.627     2.404    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X10Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[15]/C
                         clock pessimism             -0.349     2.055    
    SLICE_X10Y237        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     2.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[16]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.084ns (29.154%)  route 0.204ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.811ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.204     2.292    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X10Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.627     2.404    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X10Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[16]/C
                         clock pessimism             -0.349     2.055    
    SLICE_X10Y237        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     2.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[17]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.084ns (29.154%)  route 0.204ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.811ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.204     2.292    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X10Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.627     2.404    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X10Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[17]/C
                         clock pessimism             -0.349     2.055    
    SLICE_X10Y237        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     2.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[18]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.084ns (29.154%)  route 0.204ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.811ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.204     2.292    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X10Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.627     2.404    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X10Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[18]/C
                         clock pessimism             -0.349     2.055    
    SLICE_X10Y237        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     2.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[14]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.084ns (21.183%)  route 0.313ns (78.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.811ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.313     2.400    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X11Y237        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.638     2.415    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X11Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[14]/C
                         clock pessimism             -0.349     2.066    
    SLICE_X11Y237        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.048    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.084ns (19.853%)  route 0.339ns (80.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.811ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.339     2.427    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X11Y235        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.643     2.420    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X11Y235        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[1]/C
                         clock pessimism             -0.349     2.071    
    SLICE_X11Y235        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.053    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.084ns (19.853%)  route 0.339ns (80.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.811ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.339     2.427    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X11Y235        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.643     2.420    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X11Y235        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[2]/C
                         clock pessimism             -0.349     2.071    
    SLICE_X11Y235        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.053    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_rx_to_video_vid_clk_2 rise@0.000ns - mipi_rx_to_video_vid_clk_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.084ns (19.853%)  route 0.339ns (80.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.481ns (routing 0.744ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.811ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.481     2.004    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.088 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          0.339     2.427    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo_n_23
    SLICE_X11Y235        FDCE                                         f  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.643     2.420    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/vid_clk
    SLICE_X11Y235        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[3]/C
                         clock pessimism             -0.349     2.071    
    SLICE_X11Y235        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.053    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/prev_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.374    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.779ns  (logic 0.080ns (2.879%)  route 2.699ns (97.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.456ns (routing 0.231ns, distribution 1.225ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           2.378     2.378    design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y136        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     2.458 r  design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.321     2.779    design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.456     4.735    design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.037ns (3.119%)  route 1.149ns (96.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 0.954ns (routing 0.133ns, distribution 0.821ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           1.055     1.055    design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y136        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     1.092 r  design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.094     1.186    design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.954     2.553    design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ctrl_design_1_clk_wiz_0_0
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.713ns  (logic 0.157ns (5.787%)  route 2.556ns (94.213%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.246ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.231ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.629     4.334    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.447 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.799     5.246    design_1_i/rst_clk_wiz_ctrl/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.290 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1789, routed)        1.757     7.047    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y113         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.592     4.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y113         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.713ns  (logic 0.157ns (5.787%)  route 2.556ns (94.213%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.246ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.231ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.629     4.334    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.447 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.799     5.246    design_1_i/rst_clk_wiz_ctrl/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.290 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1789, routed)        1.757     7.047    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y113         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.592     4.871    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y113         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.157ns (5.821%)  route 2.540ns (94.179%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.246ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.231ns, distribution 1.351ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.629     4.334    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.447 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.799     5.246    design_1_i/rst_clk_wiz_ctrl/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.290 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1789, routed)        1.741     7.031    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y95          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.582     4.861    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y95          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.157ns (5.821%)  route 2.540ns (94.179%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.246ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.231ns, distribution 1.351ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.629     4.334    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.447 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.799     5.246    design_1_i/rst_clk_wiz_ctrl/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.290 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1789, routed)        1.741     7.031    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y95          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.582     4.861    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y95          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.157ns (5.871%)  route 2.517ns (94.129%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.246ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.629     4.334    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.447 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.799     5.246    design_1_i/rst_clk_wiz_ctrl/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.290 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1789, routed)        1.718     7.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y93          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.574     4.853    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y93          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.157ns (5.871%)  route 2.517ns (94.129%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.246ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.231ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.629     4.334    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.447 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.799     5.246    design_1_i/rst_clk_wiz_ctrl/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.290 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1789, routed)        1.718     7.008    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y93          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.574     4.853    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y93          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.298ns  (logic 1.299ns (56.526%)  route 0.999ns (43.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.246ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.231ns, distribution 1.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.737     4.442    design_1_i/vcu/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLPINTREQ)
                                                      1.299     5.741 r  design_1_i/vcu/inst/VCU_i/VCUPLPINTREQ
                         net (fo=2, routed)           0.999     6.740    design_1_i/axi_intc/U0/INTC_CORE_I/intr[1]
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.583     4.862    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.152ns  (logic 0.488ns (22.677%)  route 1.664ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.246ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.231ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.578     4.283    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y61         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.397 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_done_reg/Q
                         net (fo=3, routed)           0.246     4.643    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_66_in[1]
    SLICE_X26Y61         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187     4.830 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/irq_INST_0_i_1/O
                         net (fo=1, routed)           0.270     5.100    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/irq_INST_0_i_1_n_0
    SLICE_X23Y61         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.187     5.287 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/irq_INST_0/O
                         net (fo=1, routed)           1.148     6.435    design_1_i/axi_intc/U0/INTC_CORE_I/intr[3]
    SLICE_X14Y91         FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.537     4.816    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X14Y91         FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/softip_regs/vcu_reset_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.114ns (6.732%)  route 1.579ns (93.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.246ns, distribution 1.542ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.231ns, distribution 1.204ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.788     4.493    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X6Y72          FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/vcu/inst/softip_regs/vcu_reset_capture_reg/Q
                         net (fo=4, routed)           1.579     6.186    design_1_i/vcu/inst/softip_regs/vcu_reset_capture
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.435     4.714    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_frame_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[10].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.340ns (22.799%)  route 1.151ns (77.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.246ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.231ns, distribution 1.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.782     4.487    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y112         FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_frame_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.603 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_frame_done_reg/Q
                         net (fo=3, routed)           0.584     5.187    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_2_in[1]
    SLICE_X11Y113        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.411 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/irq_INST_0/O
                         net (fo=1, routed)           0.567     5.978    design_1_i/axi_intc/U0/INTC_CORE_I/intr[10]
    SLICE_X10Y110        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[10].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.590     4.869    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X10Y110        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[10].ASYNC_GEN.intr_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vcu/inst/softip_regs/vcu_reset_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.083ns (45.446%)  route 0.100ns (54.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.126ns, distribution 0.723ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.133ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.849     2.942    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.025 r  design_1_i/vcu/inst/softip_regs/vcu_reset_f2_reg/Q
                         net (fo=2, routed)           0.100     3.125    design_1_i/vcu/inst/softip_regs/vcu_reset_f2
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.925     2.524    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu/inst/softip_regs/vcu_reset_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.085ns (38.462%)  route 0.136ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.126ns, distribution 0.723ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.133ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.849     2.942    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     3.027 r  design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/Q
                         net (fo=1, routed)           0.136     3.163    design_1_i/vcu/inst/softip_regs/vcu_reset_f1
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.925     2.524    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_f2_reg/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_mask_frame_start_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[8].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.106ns (43.412%)  route 0.138ns (56.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.133ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y107        FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_mask_frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.111 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_mask_frame_start_reg/Q
                         net (fo=2, routed)           0.056     3.167    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in_13[0]
    SLICE_X16Y107        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.021     3.188 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/irq_INST_0/O
                         net (fo=1, routed)           0.082     3.270    design_1_i/axi_intc/U0/INTC_CORE_I/intr[8]
    SLICE_X16Y106        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[8].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.015     2.614    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X16Y106        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[8].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[4].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.120ns (31.946%)  route 0.256ns (68.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.126ns, distribution 0.797ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.133ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.923     3.016    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y109        FDSE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.099 f  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_done_reg/Q
                         net (fo=2, routed)           0.075     3.174    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/p_1_in[1]
    SLICE_X20Y109        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     3.211 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/irq_INST_0/O
                         net (fo=1, routed)           0.181     3.392    design_1_i/axi_intc/U0/INTC_CORE_I/intr[4]
    SLICE_X19Y103        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[4].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.996     2.595    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X19Y103        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[4].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_mask_frame_done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[10].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.151ns (38.918%)  route 0.237ns (61.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.940ns (routing 0.126ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.133ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.940     3.033    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y113        FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_mask_frame_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.117 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_mask_frame_done_reg/Q
                         net (fo=2, routed)           0.025     3.142    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in_11[1]
    SLICE_X11Y113        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.067     3.209 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/irq_INST_0/O
                         net (fo=1, routed)           0.212     3.421    design_1_i/axi_intc/U0/INTC_CORE_I/intr[10]
    SLICE_X10Y110        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[10].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.038     2.637    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X10Y110        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[10].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.212ns (37.856%)  route 0.348ns (62.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.918ns (routing 0.126ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.133ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.918     3.011    design_1_i/vcu/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLPINTREQ)
                                                      0.212     3.223 r  design_1_i/vcu/inst/VCU_i/VCUPLPINTREQ
                         net (fo=2, routed)           0.348     3.571    design_1_i/axi_intc/U0/INTC_CORE_I/intr[1]
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.031     2.630    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/int_frame_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[6].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.120ns (21.641%)  route 0.434ns (78.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.126ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.133ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.928     3.021    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y115        FDRE                                         r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/int_frame_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.104 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/int_frame_done_reg/Q
                         net (fo=3, routed)           0.062     3.166    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/p_2_in[1]
    SLICE_X17Y115        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.203 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/irq_INST_0/O
                         net (fo=1, routed)           0.372     3.575    design_1_i/axi_intc/U0/INTC_CORE_I/intr[6]
    SLICE_X12Y111        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[6].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.025     2.624    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X12Y111        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[6].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.187ns (27.354%)  route 0.497ns (72.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.133ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.843     2.936    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y61         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.020 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_reg/Q
                         net (fo=3, routed)           0.038     3.057    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_66_in[0]
    SLICE_X23Y61         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.103     3.160 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/irq_INST_0/O
                         net (fo=1, routed)           0.459     3.619    design_1_i/axi_intc/U0/INTC_CORE_I/intr[3]
    SLICE_X14Y91         FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.996     2.595    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X14Y91         FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/softip_regs/vcu_reset_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.084ns (11.590%)  route 0.641ns (88.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.126ns, distribution 0.830ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.133ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.956     3.049    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X6Y72          FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.133 r  design_1_i/vcu/inst/softip_regs/vcu_reset_capture_reg/Q
                         net (fo=4, routed)           0.641     3.774    design_1_i/vcu/inst/softip_regs/vcu_reset_capture
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.925     2.524    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_f1_reg/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.105ns (7.505%)  route 1.294ns (92.495%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.874ns (routing 0.126ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.133ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.874     2.967    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.049 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.379     3.428    design_1_i/rst_clk_wiz_ctrl/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y61         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     3.451 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1789, routed)        0.915     4.366    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y93          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.024     2.623    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y93          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Max Delay           542 Endpoints
Min Delay           542 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.010ns  (logic 2.019ns (33.597%)  route 3.991ns (66.403%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    4.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.246ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.231ns, distribution 1.365ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.582     4.290    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.370 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     4.840    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[3])
                                                      1.202     6.042 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTBDOUT[3]
                         net (fo=2, routed)           0.728     6.770    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[19]
    SLICE_X28Y48         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.956 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_3/O
                         net (fo=1, routed)           0.213     7.169    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_3_n_0
    SLICE_X28Y45         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.304 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.539     7.843    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[13]
    SLICE_X24Y47         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     7.995 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           1.179     9.174    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[147]
    SLICE_X12Y83         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     9.230 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_3/O
                         net (fo=1, routed)           0.581     9.811    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.138     9.949 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           0.681    10.631    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[22]
    SLICE_X9Y110         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150    10.781 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.069    10.850    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.596     4.875    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.796ns  (logic 2.063ns (35.593%)  route 3.733ns (64.407%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.576ns (routing 0.246ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.231ns, distribution 1.365ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.576     4.284    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X29Y45         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.364 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.567     4.931    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y18         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[9])
                                                      1.206     6.137 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTBDOUT[9]
                         net (fo=2, routed)           0.568     6.704    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[25]
    SLICE_X26Y48         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     6.786 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.310     7.096    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[25]_0
    SLICE_X23Y50         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.150     7.246 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.509     7.755    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[19]
    SLICE_X25Y61         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           1.361     9.172    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[153]
    SLICE_X19Y107        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     9.360 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_4/O
                         net (fo=1, routed)           0.103     9.463    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_4_n_0
    SLICE_X19Y109        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.520 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_2/O
                         net (fo=1, routed)           0.275     9.795    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_2_n_0
    SLICE_X16Y109        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187     9.982 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1/O
                         net (fo=2, routed)           0.541    10.523    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[28]
    SLICE_X9Y110         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    10.660 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.067    10.727    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.596     4.875    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.871ns  (logic 1.869ns (31.837%)  route 4.002ns (68.163%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    4.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.246ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.231ns, distribution 1.368ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.582     4.290    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.370 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     4.840    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[3])
                                                      1.202     6.042 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTBDOUT[3]
                         net (fo=2, routed)           0.728     6.770    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[19]
    SLICE_X28Y48         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.956 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_3/O
                         net (fo=1, routed)           0.213     7.169    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_3_n_0
    SLICE_X28Y45         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     7.304 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.539     7.843    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[13]
    SLICE_X24Y47         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     7.995 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           1.179     9.174    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[147]
    SLICE_X12Y83         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     9.230 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_3/O
                         net (fo=1, routed)           0.581     9.811    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_3_n_0
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.138     9.949 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           0.761    10.711    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[22]
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.599     4.878    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.774ns  (logic 1.926ns (33.356%)  route 3.848ns (66.644%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.576ns (routing 0.246ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.231ns, distribution 1.368ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.576     4.284    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X29Y45         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.364 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.567     4.931    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y18         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[9])
                                                      1.206     6.137 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTBDOUT[9]
                         net (fo=2, routed)           0.568     6.704    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[25]
    SLICE_X26Y48         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     6.786 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.310     7.096    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[25]_0
    SLICE_X23Y50         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.150     7.246 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.509     7.755    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[19]
    SLICE_X25Y61         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056     7.811 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           1.361     9.172    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[153]
    SLICE_X19Y107        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     9.360 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_4/O
                         net (fo=1, routed)           0.103     9.463    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_4_n_0
    SLICE_X19Y109        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     9.520 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_2/O
                         net (fo=1, routed)           0.275     9.795    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_2_n_0
    SLICE_X16Y109        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187     9.982 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1/O
                         net (fo=2, routed)           0.723    10.705    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[28]
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.599     4.878    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.563ns  (logic 2.139ns (38.454%)  route 3.424ns (61.546%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.667ns (routing 0.246ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.231ns, distribution 1.365ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.667     4.375    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y55         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     4.562 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.467     5.028    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.201     6.229 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOUTADOUT[15]
                         net (fo=2, routed)           0.477     6.706    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pong_rdata[15]
    SLICE_X28Y50         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     6.934 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.097     7.031    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]
    SLICE_X28Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.113 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.499     7.612    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[9]
    SLICE_X23Y49         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     7.749 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           1.129     8.878    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[143]
    SLICE_X21Y107        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     9.098 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_4/O
                         net (fo=1, routed)           0.289     9.387    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_4_n_0
    SLICE_X17Y107        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     9.522 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2/O
                         net (fo=1, routed)           0.259     9.781    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2_n_0
    SLICE_X15Y106        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.136     9.917 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1/O
                         net (fo=2, routed)           0.674    10.591    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[18]
    SLICE_X9Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.596     4.875    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 2.073ns (36.262%)  route 3.644ns (63.738%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    4.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.246ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.231ns, distribution 1.354ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.582     4.290    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.370 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     4.840    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[3])
                                                      1.205     6.045 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[3]
                         net (fo=2, routed)           0.730     6.775    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[3]
    SLICE_X26Y49         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.962 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.047     7.009    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[3]_INST_0_i_3_n_0
    SLICE_X26Y49         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     7.067 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.515     7.582    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/stat_awb_hist_data[3]
    SLICE_X25Y61         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.720 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/gamma_table/s00_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           1.108     8.828    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[131]
    SLICE_X20Y93         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.135     8.963 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_4/O
                         net (fo=1, routed)           0.391     9.354    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_4_n_0
    SLICE_X12Y92         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     9.436 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_2/O
                         net (fo=1, routed)           0.405     9.841    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_2_n_0
    SLICE_X12Y103        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.080     9.921 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_1/O
                         net (fo=2, routed)           0.381    10.302    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[6]
    SLICE_X9Y103         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188    10.490 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.067    10.557    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X9Y103         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.585     4.864    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y103         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 2.274ns (41.334%)  route 3.228ns (58.666%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.667ns (routing 0.246ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.667     4.375    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y55         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     4.562 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.467     5.028    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.201     6.229 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOUTADOUT[15]
                         net (fo=2, routed)           0.477     6.706    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pong_rdata[15]
    SLICE_X28Y50         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     6.934 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.097     7.031    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]
    SLICE_X28Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.113 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.499     7.612    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[9]
    SLICE_X23Y49         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     7.749 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           1.129     8.878    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[143]
    SLICE_X21Y107        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     9.098 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_4/O
                         net (fo=1, routed)           0.289     9.387    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_4_n_0
    SLICE_X17Y107        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     9.522 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2/O
                         net (fo=1, routed)           0.259     9.781    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_2_n_0
    SLICE_X15Y106        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.136     9.917 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1/O
                         net (fo=2, routed)           0.453    10.370    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[18]
    SLICE_X9Y105         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135    10.505 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.025    10.530    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X9Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.593     4.872    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.484ns  (logic 2.158ns (39.354%)  route 3.326ns (60.646%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.667ns (routing 0.246ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.231ns, distribution 1.357ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.667     4.375    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y55         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     4.562 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.467     5.028    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X0Y22         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[9])
                                                      1.238     6.266 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOUTADOUT[9]
                         net (fo=2, routed)           0.342     6.608    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pong_rdata[9]
    SLICE_X26Y52         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.150     6.758 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.214     6.972    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[9]
    SLICE_X25Y48         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187     7.159 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.213     7.372    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[3]
    SLICE_X24Y48         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     7.456 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[9]_INST_0/O
                         net (fo=1, routed)           1.130     8.586    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[137]
    SLICE_X22Y89         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     8.810 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_4/O
                         net (fo=1, routed)           0.531     9.341    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_4_n_0
    SLICE_X12Y93         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     9.478 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_2/O
                         net (fo=1, routed)           0.458     9.936    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_2_n_0
    SLICE_X10Y105        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.138    10.074 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_1/O
                         net (fo=2, routed)           0.438    10.512    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[12]
    SLICE_X9Y103         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.588     4.867    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y103         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.655ns  (logic 2.235ns (39.522%)  route 3.420ns (60.478%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    4.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.582ns (routing 0.246ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.231ns, distribution 1.365ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.582     4.290    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     4.370 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     4.840    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[8])
                                                      1.189     6.029 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTBDOUT[8]
                         net (fo=2, routed)           0.626     6.655    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_rdata[24]
    SLICE_X28Y50         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     6.881 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.389     7.270    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[24]_INST_0_i_3_n_0
    SLICE_X25Y45         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149     7.419 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.118     7.537    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[18]
    SLICE_X25Y43         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     7.723 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[24]_INST_0/O
                         net (fo=1, routed)           1.378     9.101    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[152]
    SLICE_X13Y82         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     9.238 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_3/O
                         net (fo=1, routed)           0.458     9.696    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_3_n_0
    SLICE_X12Y111        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.152     9.848 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1/O
                         net (fo=2, routed)           0.422    10.270    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[27]
    SLICE_X9Y110         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196    10.466 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.029    10.495    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.596     4.875    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.529ns  (logic 2.390ns (43.223%)  route 3.139ns (56.777%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.576ns (routing 0.246ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.231ns, distribution 1.371ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.576     4.284    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X29Y45         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.364 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.567     4.931    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X0Y18         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTBDOUT[11])
                                                      1.215     6.146 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DOUTBDOUT[11]
                         net (fo=2, routed)           0.526     6.672    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_rdata[27]
    SLICE_X26Y48         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     6.822 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.175     6.997    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]_0
    SLICE_X26Y53         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.186     7.183 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.412     7.595    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[21]
    SLICE_X23Y54         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.223     7.818 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[27]_INST_0/O
                         net (fo=1, routed)           1.083     8.901    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[155]
    SLICE_X20Y109        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     9.039 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_4/O
                         net (fo=1, routed)           0.052     9.091    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_4_n_0
    SLICE_X20Y109        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.138     9.229 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2/O
                         net (fo=1, routed)           0.295     9.524    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_2_n_0
    SLICE_X16Y109        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     9.712 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]_i_1/O
                         net (fo=2, routed)           0.523    10.235    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[30]
    SLICE_X8Y105         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.152    10.387 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.073    10.460    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X8Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.602     4.881    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y105         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.105ns (60.345%)  route 0.069ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.828ns (routing 0.126ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.133ns, distribution 0.763ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.828     2.922    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X23Y57         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.006 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[27]/Q
                         net (fo=1, routed)           0.051     3.057    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[27]_2[8]
    SLICE_X23Y57         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.021     3.078 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.018     3.096    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_190
    SLICE_X23Y57         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.896     2.495    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y57         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.105ns (54.404%)  route 0.088ns (45.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.841ns (routing 0.126ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.133ns, distribution 0.787ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.841     2.935    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X24Y62         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.019 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[18]/Q
                         net (fo=1, routed)           0.070     3.089    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[18]
    SLICE_X23Y60         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.021     3.110 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.018     3.128    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_199
    SLICE_X23Y60         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.920     2.519    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y60         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.105ns (52.764%)  route 0.094ns (47.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.852ns (routing 0.126ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.133ns, distribution 0.775ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.852     2.946    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X26Y62         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.030 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[23]/Q
                         net (fo=1, routed)           0.070     3.100    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[27]_2[4]
    SLICE_X25Y58         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.021     3.121 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.024     3.145    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_194
    SLICE_X25Y58         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.908     2.507    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y58         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.105ns (50.239%)  route 0.104ns (49.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.849ns (routing 0.126ns, distribution 0.723ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.133ns, distribution 0.799ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.849     2.943    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X25Y61         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.027 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[24]/Q
                         net (fo=1, routed)           0.077     3.104    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[27]_2[5]
    SLICE_X25Y61         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.021     3.125 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.027     3.152    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_193
    SLICE_X25Y61         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.932     2.531    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y61         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.120ns (54.299%)  route 0.101ns (45.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.841ns (routing 0.126ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.133ns, distribution 0.796ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.841     2.935    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X24Y62         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.018 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/done_reg/Q
                         net (fo=1, routed)           0.072     3.090    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_done
    SLICE_X24Y61         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     3.127 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/int_ae_done_i_1/O
                         net (fo=1, routed)           0.029     3.156    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_184
    SLICE_X24Y61         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.929     2.528    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y61         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_ae_done_reg/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.120ns (53.333%)  route 0.105ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.841ns (routing 0.126ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.133ns, distribution 0.791ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.841     2.935    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X24Y62         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.018 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[17]/Q
                         net (fo=1, routed)           0.076     3.094    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[17]
    SLICE_X24Y62         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     3.131 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.029     3.160    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_200
    SLICE_X24Y62         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.924     2.523    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y62         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.106ns (46.087%)  route 0.124ns (53.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.839ns (routing 0.126ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.133ns, distribution 0.774ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.839     2.933    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X26Y59         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.017 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[21]/Q
                         net (fo=1, routed)           0.107     3.124    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[27]_2[2]
    SLICE_X26Y59         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.022     3.146 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.017     3.163    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_196
    SLICE_X26Y59         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.907     2.506    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y59         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.122ns (49.796%)  route 0.123ns (50.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.839ns (routing 0.126ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.133ns, distribution 0.775ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.839     2.933    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X26Y59         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.018 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[22]/Q
                         net (fo=1, routed)           0.096     3.114    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[27]_2[3]
    SLICE_X25Y58         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.151 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.027     3.178    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_195
    SLICE_X25Y58         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.908     2.507    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y58         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.151ns (63.713%)  route 0.086ns (36.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.849ns (routing 0.126ns, distribution 0.723ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.133ns, distribution 0.775ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.849     2.943    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X25Y61         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.027 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[26]/Q
                         net (fo=1, routed)           0.066     3.093    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata_reg[27]_2[7]
    SLICE_X25Y58         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.067     3.160 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.020     3.180    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_191
    SLICE_X25Y58         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.908     2.507    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y58         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.153ns (63.485%)  route 0.088ns (36.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.852ns (routing 0.126ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.133ns, distribution 0.788ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.852     2.946    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pclk
    SLICE_X26Y62         FDCE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.031 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/pix_cnt_reg[30]/Q
                         net (fo=1, routed)           0.071     3.102    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/stat_ae_pix_cnt[30]
    SLICE_X26Y60         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.068     3.170 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.017     3.187    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0_n_187
    SLICE_X26Y60         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     2.520    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y60         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mm_design_1_clk_wiz_0_0
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[9].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.153ns  (logic 0.116ns (10.061%)  route 1.037ns (89.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.814ns (routing 0.246ns, distribution 1.568ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.231ns, distribution 1.389ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.814     4.524    design_1_i/camif_ias1/v_frm_wr/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y153         FDRE                                         r  design_1_i/camif_ias1/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.640 r  design_1_i/camif_ias1/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           1.037     5.676    design_1_i/axi_intc/U0/INTC_CORE_I/intr[9]
    SLICE_X10Y123        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[9].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.620     4.899    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X10Y123        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[9].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.977ns  (logic 0.116ns (11.877%)  route 0.861ns (88.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.789ns (routing 0.246ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.231ns, distribution 1.370ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.789     4.499    design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y137        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.615 r  design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.861     5.476    design_1_i/axi_intc/U0/INTC_CORE_I/intr[2]
    SLICE_X11Y128        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.601     4.880    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X11Y128        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[11].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.930ns  (logic 0.114ns (12.259%)  route 0.816ns (87.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.821ns (routing 0.246ns, distribution 1.575ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.231ns, distribution 1.365ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.821     4.531    design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/ap_clk
    SLICE_X5Y158         FDRE                                         r  design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.645 r  design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.816     5.460    design_1_i/axi_intc/U0/INTC_CORE_I/intr[11]
    SLICE_X7Y115         FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[11].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.596     4.875    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X7Y115         FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[11].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_wr_2/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.845ns  (logic 0.114ns (13.492%)  route 0.731ns (86.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.765ns (routing 0.246ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.231ns, distribution 1.372ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.765     4.475    design_1_i/isp_pipe/v_frm_wr_2/inst/CTRL_s_axi_U/ap_clk
    SLICE_X11Y148        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_2/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.589 r  design_1_i/isp_pipe/v_frm_wr_2/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.731     5.320    design_1_i/axi_intc/U0/INTC_CORE_I/intr[7]
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.603     4.882    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[5].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.534ns  (logic 0.112ns (20.977%)  route 0.422ns (79.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.766ns (routing 0.246ns, distribution 1.520ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.231ns, distribution 1.372ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.766     4.476    design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y146        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y146        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     4.588 r  design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.422     5.010    design_1_i/axi_intc/U0/INTC_CORE_I/intr[5]
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[5].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.603     4.882    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[5].ASYNC_GEN.intr_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[5].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.082ns (36.667%)  route 0.142ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.126ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.133ns, distribution 0.913ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.944     3.039    design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y146        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y146        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.121 r  design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.142     3.262    design_1_i/axi_intc/U0/INTC_CORE_I/intr[5]
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[5].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.046     2.645    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[5].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_wr_2/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.084ns (24.953%)  route 0.253ns (75.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.947ns (routing 0.126ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.133ns, distribution 0.913ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.947     3.042    design_1_i/isp_pipe/v_frm_wr_2/inst/CTRL_s_axi_U/ap_clk
    SLICE_X11Y148        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_2/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.126 r  design_1_i/isp_pipe/v_frm_wr_2/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.253     3.378    design_1_i/axi_intc/U0/INTC_CORE_I/intr[7]
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.046     2.645    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X12Y134        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[7].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[11].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.083ns (21.863%)  route 0.297ns (78.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.970ns (routing 0.126ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.133ns, distribution 0.909ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.970     3.065    design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/ap_clk
    SLICE_X5Y158         FDRE                                         r  design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.148 r  design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.297     3.444    design_1_i/axi_intc/U0/INTC_CORE_I/intr[11]
    SLICE_X7Y115         FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[11].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.042     2.641    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X7Y115         FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[11].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.083ns (19.190%)  route 0.350ns (80.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.958ns (routing 0.126ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.133ns, distribution 0.911ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.958     3.053    design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y137        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.136 r  design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.350     3.485    design_1_i/axi_intc/U0/INTC_CORE_I/intr[2]
    SLICE_X11Y128        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.044     2.643    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X11Y128        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[9].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.083ns (16.350%)  route 0.425ns (83.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.966ns (routing 0.126ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.133ns, distribution 0.925ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.966     3.061    design_1_i/camif_ias1/v_frm_wr/inst/CTRL_s_axi_U/ap_clk
    SLICE_X8Y153         FDRE                                         r  design_1_i/camif_ias1/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.144 r  design_1_i/camif_ias1/v_frm_wr/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.425     3.568    design_1_i/axi_intc/U0/INTC_CORE_I/intr[9]
    SLICE_X10Y123        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[9].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.058     2.657    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X10Y123        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[9].ASYNC_GEN.intr_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_vid_clk_1
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.491ns  (logic 0.115ns (4.616%)  route 2.376ns (95.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.156ns (routing 0.764ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.231ns, distribution 1.329ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.156     5.127    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y201        FDPE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y201        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.242 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/Q
                         net (fo=18, routed)          2.376     7.618    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/reg_vsync_reg
    SLICE_X17Y107        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.560     4.839    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y107        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.251ns  (logic 0.261ns (11.596%)  route 1.990ns (88.405%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.160ns (routing 0.764ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.231ns, distribution 1.331ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.160     5.131    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X33Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y203        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     5.244 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=83, routed)          1.861     7.105    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0
    SLICE_X16Y107        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     7.162 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.104     7.266    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_2_n_0
    SLICE_X15Y107        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     7.357 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.025     7.382    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst_n_29
    SLICE_X15Y107        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.562     4.841    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y107        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.211ns  (logic 0.248ns (20.471%)  route 0.963ns (79.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.268ns (routing 0.764ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.231ns, distribution 1.339ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.268     5.239    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y108        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.352 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[29]/Q
                         net (fo=2, routed)           0.868     6.220    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[29]
    SLICE_X13Y111        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.135     6.355 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.095     6.450    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[29]_i_1_n_0
    SLICE_X13Y111        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.570     4.849    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y111        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.961ns  (logic 0.396ns (41.207%)  route 0.565ns (58.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.263ns (routing 0.764ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.231ns, distribution 1.323ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.263     5.234    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X16Y105        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.350 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/Q
                         net (fo=1, routed)           0.230     5.580    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[7]
    SLICE_X16Y105        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.804 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.266     6.070    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X16Y105        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.056     6.126 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.069     6.195    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1_n_0
    SLICE_X16Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.554     4.833    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.902ns  (logic 0.530ns (58.758%)  route 0.372ns (41.242%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.278ns (routing 0.764ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.231ns, distribution 1.317ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.278     5.249    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X15Y104        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.365 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[3]/Q
                         net (fo=1, routed)           0.248     5.613    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[3]
    SLICE_X15Y104        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     5.839 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.057     5.896    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X15Y104        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     6.084 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.067     6.151    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1_n_0
    SLICE_X15Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.548     4.827    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.440ns (47.878%)  route 0.479ns (52.122%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.250ns (routing 0.764ns, distribution 1.486ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.231ns, distribution 1.331ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.250     5.221    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X16Y107        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.337 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/Q
                         net (fo=1, routed)           0.164     5.501    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[1]
    SLICE_X16Y107        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     5.689 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.248     5.937    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X16Y107        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     6.073 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.067     6.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_1_n_0
    SLICE_X16Y107        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.562     4.841    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y107        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.347ns (40.776%)  route 0.504ns (59.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.263ns (routing 0.764ns, distribution 1.499ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.231ns, distribution 1.323ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.263     5.234    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X16Y105        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.349 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/Q
                         net (fo=1, routed)           0.338     5.687    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[6]
    SLICE_X16Y105        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     5.838 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.099     5.937    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X16Y105        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     6.018 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.067     6.085    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1_n_0
    SLICE_X16Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.554     4.833    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.528ns (63.427%)  route 0.304ns (36.573%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.275ns (routing 0.764ns, distribution 1.511ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.231ns, distribution 1.317ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.275     5.246    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y105        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.360 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]/Q
                         net (fo=2, routed)           0.178     5.538    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[2]
    SLICE_X15Y104        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     5.765 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.057     5.822    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X15Y104        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     6.009 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.069     6.078    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[2]_i_1_n_0
    SLICE_X15Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.548     4.827    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.381ns (50.000%)  route 0.381ns (50.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.266ns (routing 0.764ns, distribution 1.502ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.231ns, distribution 1.326ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.266     5.237    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y104        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.351 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[4]/Q
                         net (fo=1, routed)           0.060     5.411    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[4]
    SLICE_X14Y104        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.186     5.597 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.254     5.851    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X14Y104        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     5.932 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.067     5.999    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.557     4.836    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.739ns  (logic 0.335ns (45.362%)  route 0.404ns (54.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.268ns (routing 0.764ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.231ns, distribution 1.331ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.268     5.239    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y108        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.353 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[30]/Q
                         net (fo=2, routed)           0.337     5.690    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[30]
    SLICE_X15Y107        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.221     5.911 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.067     5.978    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[30]_i_1_n_0
    SLICE_X15Y107        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.562     4.841    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y107        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.105ns (60.000%)  route 0.070ns (40.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.244ns (routing 0.417ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.133ns, distribution 0.877ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.244     2.504    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X16Y104        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.588 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[15]/Q
                         net (fo=1, routed)           0.051     2.639    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[15]
    SLICE_X15Y105        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.021     2.660 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.019     2.679    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[15]_i_1_n_0
    SLICE_X15Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.010     2.609    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.103ns (55.978%)  route 0.081ns (44.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.241ns (routing 0.417ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.133ns, distribution 0.887ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.241     2.501    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X13Y104        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.583 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/Q
                         net (fo=1, routed)           0.054     2.637    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[10]
    SLICE_X13Y104        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.021     2.658 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.027     2.685    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[10]_i_1_n_0
    SLICE_X13Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.020     2.619    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.105ns (57.692%)  route 0.077ns (42.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.245ns (routing 0.417ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.133ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.245     2.505    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X13Y105        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     2.589 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[14]/Q
                         net (fo=1, routed)           0.050     2.639    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[14]
    SLICE_X13Y106        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.021     2.660 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.027     2.687    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[14]_i_1_n_0
    SLICE_X13Y106        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.016     2.615    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y106        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.122ns (65.241%)  route 0.065ns (34.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.244ns (routing 0.417ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.133ns, distribution 0.871ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.244     2.504    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X15Y104        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.588 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/Q
                         net (fo=1, routed)           0.048     2.636    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[3]
    SLICE_X15Y104        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038     2.674 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.017     2.691    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1_n_0
    SLICE_X15Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.004     2.603    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y104        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.103ns (55.376%)  route 0.083ns (44.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.245ns (routing 0.417ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.133ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.245     2.505    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X13Y105        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.587 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[9]/Q
                         net (fo=1, routed)           0.054     2.641    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[9]
    SLICE_X13Y105        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.021     2.662 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.029     2.691    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[9]_i_1_n_0
    SLICE_X13Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.016     2.615    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.121ns (63.758%)  route 0.069ns (36.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.245ns (routing 0.417ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.133ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.245     2.505    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y106        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.589 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[8]/Q
                         net (fo=2, routed)           0.045     2.634    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[8]
    SLICE_X13Y106        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     2.671 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.024     2.695    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[8]_i_1_n_0
    SLICE_X13Y106        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.016     2.615    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y106        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.105ns (51.436%)  route 0.099ns (48.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.243ns (routing 0.417ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.133ns, distribution 0.889ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.243     2.503    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y107        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.587 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[23]/Q
                         net (fo=2, routed)           0.070     2.657    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[23]
    SLICE_X13Y108        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.021     2.678 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.029     2.707    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[23]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.022     2.621    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y108        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.121ns (58.134%)  route 0.087ns (41.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.241ns (routing 0.417ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.133ns, distribution 0.883ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.241     2.501    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y107        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.585 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[16]/Q
                         net (fo=2, routed)           0.069     2.654    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[16]
    SLICE_X15Y109        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.037     2.691 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.018     2.709    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[16]_i_1_n_0
    SLICE_X15Y109        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.016     2.615    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y109        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.122ns (56.744%)  route 0.093ns (43.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.240ns (routing 0.417ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.133ns, distribution 0.877ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.240     2.500    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X15Y105        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.585 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[12]/Q
                         net (fo=1, routed)           0.075     2.660    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[12]
    SLICE_X15Y105        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.037     2.697 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.018     2.715    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X15Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.010     2.609    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y105        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.122ns (56.708%)  route 0.093ns (43.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.242ns (routing 0.417ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.133ns, distribution 0.889ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.242     2.502    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y108        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.586 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[25]/Q
                         net (fo=2, routed)           0.074     2.660    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[25]
    SLICE_X14Y109        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.038     2.698 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.019     2.717    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[25]_i_1_n_0
    SLICE_X14Y109        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.022     2.621    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y109        FDRE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_vid_clk_2
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.607ns  (logic 0.116ns (4.450%)  route 2.491ns (95.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.737ns (routing 1.338ns, distribution 1.399ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.231ns, distribution 1.359ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.737     3.877    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X8Y232         FDPE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y232         FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.993 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg/Q
                         net (fo=18, routed)          2.491     6.483    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/reg_vsync_reg
    SLICE_X7Y114         FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.590     4.869    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y114         FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/aclk_vsync_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.492ns  (logic 0.422ns (16.932%)  route 2.070ns (83.068%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.694ns (routing 1.338ns, distribution 1.356ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.231ns, distribution 1.338ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.694     3.834    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X6Y232         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.949 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg/Q
                         net (fo=62, routed)          1.821     5.770    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0
    SLICE_X11Y113        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     5.923 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.222     6.145    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_3_n_0
    SLICE_X11Y113        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.154     6.299 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.027     6.326    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X11Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.569     4.848    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.494ns  (logic 0.362ns (24.230%)  route 1.132ns (75.770%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.690ns (routing 1.338ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.231ns, distribution 1.341ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.690     3.830    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X8Y112         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.948 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[1]/Q
                         net (fo=1, routed)           0.500     4.448    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[1]
    SLICE_X10Y112        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     4.505 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.327     4.832    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_2_n_0
    SLICE_X11Y113        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.187     5.019 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.305     5.324    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[1]
    SLICE_X11Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.572     4.851    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.328ns  (logic 0.194ns (14.605%)  route 1.134ns (85.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.690ns (routing 1.338ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.231ns, distribution 1.354ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.690     3.830    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y112         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.944 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[14]/Q
                         net (fo=2, routed)           1.039     4.983    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[14]
    SLICE_X10Y112        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.080     5.063 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.095     5.158    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[14]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.585     4.864    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y112        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.156ns  (logic 0.248ns (21.445%)  route 0.908ns (78.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.685ns (routing 1.338ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.231ns, distribution 1.361ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.685     3.825    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y113         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.939 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]/Q
                         net (fo=2, routed)           0.812     4.751    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[18]
    SLICE_X10Y114        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.885 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.096     4.981    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[18]
    SLICE_X10Y114        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.592     4.871    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y114        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.567ns (51.198%)  route 0.540ns (48.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.675ns (routing 1.338ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.231ns, distribution 1.354ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.675     3.815    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y111         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.929 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[4]/Q
                         net (fo=2, routed)           0.386     4.315    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[4]
    SLICE_X10Y113        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.543 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.073     4.616    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X10Y113        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     4.841 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.081     4.922    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[4]
    SLICE_X10Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.585     4.864    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.299ns (29.044%)  route 0.730ns (70.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.691ns (routing 1.338ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.231ns, distribution 1.355ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.691     3.831    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y113         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.944 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[23]/Q
                         net (fo=2, routed)           0.635     4.579    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[23]
    SLICE_X10Y115        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.186     4.765 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.095     4.860    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X10Y115        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.586     4.865    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.447ns (45.197%)  route 0.542ns (54.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.690ns (routing 1.338ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.231ns, distribution 1.356ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.690     3.830    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X8Y112         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.942 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[7]/Q
                         net (fo=1, routed)           0.108     4.050    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[7]
    SLICE_X8Y111         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     4.199 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.339     4.538    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X8Y111         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.186     4.724 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.095     4.819    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X8Y111         FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.587     4.866    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y111         FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.987ns  (logic 0.299ns (30.280%)  route 0.688ns (69.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.690ns (routing 1.338ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.231ns, distribution 1.354ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.690     3.830    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y112         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.944 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[12]/Q
                         net (fo=2, routed)           0.592     4.536    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[12]
    SLICE_X10Y111        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.185     4.721 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.096     4.817    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.585     4.864    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y111        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.018ns  (logic 0.360ns (35.363%)  route 0.658ns (64.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.652ns (routing 1.338ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.231ns, distribution 1.354ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.652     3.792    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X10Y113        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.906 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[6]/Q
                         net (fo=1, routed)           0.526     4.432    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[6]
    SLICE_X10Y113        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     4.489 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.059     4.548    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X10Y113        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.189     4.737 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.073     4.810    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[6]
    SLICE_X10Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.585     4.864    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.103ns (57.865%)  route 0.075ns (42.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.467ns (routing 0.744ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.133ns, distribution 0.900ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.467     1.990    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X10Y112        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.072 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[10]/Q
                         net (fo=1, routed)           0.055     2.127    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[10]
    SLICE_X10Y112        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.021     2.148 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.020     2.168    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[10]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.033     2.632    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y112        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.106ns (57.609%)  route 0.078ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.474ns (routing 0.744ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.133ns, distribution 0.900ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.474     1.997    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y111         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.082 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[15]/Q
                         net (fo=1, routed)           0.051     2.133    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[15]
    SLICE_X10Y111        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.021     2.154 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.027     2.181    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[15]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.033     2.632    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y111        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.105ns (57.022%)  route 0.079ns (42.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.480ns (routing 0.744ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.133ns, distribution 0.906ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.480     2.003    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y113         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.087 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[20]/Q
                         net (fo=2, routed)           0.055     2.142    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[20]
    SLICE_X10Y114        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.021     2.163 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.024     2.187    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[20]
    SLICE_X10Y114        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.039     2.638    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y114        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.120ns (59.406%)  route 0.082ns (40.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.479ns (routing 0.744ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.133ns, distribution 0.900ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.479     2.002    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X8Y113         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.085 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[11]/Q
                         net (fo=1, routed)           0.053     2.138    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height[11]
    SLICE_X10Y113        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     2.175 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.029     2.204    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[11]_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.033     2.632    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.151ns (67.070%)  route 0.074ns (32.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.471ns (routing 0.744ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.133ns, distribution 0.905ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.471     1.994    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y114         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.078 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[31]/Q
                         net (fo=2, routed)           0.053     2.131    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[31]
    SLICE_X10Y114        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.067     2.198 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.021     2.219    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X10Y114        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.038     2.637    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y114        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.173ns (74.892%)  route 0.058ns (25.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.467ns (routing 0.744ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.133ns, distribution 0.900ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.467     1.990    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X10Y112        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.073 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width_reg[14]/Q
                         net (fo=1, routed)           0.031     2.104    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_width[14]
    SLICE_X10Y112        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.090     2.194 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.027     2.221    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[14]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.033     2.632    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y112        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.105ns (46.330%)  route 0.122ns (53.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.478ns (routing 0.744ns, distribution 0.734ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.133ns, distribution 0.900ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.478     2.001    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y112         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.085 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[8]/Q
                         net (fo=2, routed)           0.098     2.182    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[8]
    SLICE_X10Y112        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.021     2.203 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.024     2.227    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[8]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.033     2.632    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y112        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.122ns (50.413%)  route 0.120ns (49.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.471ns (routing 0.744ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.133ns, distribution 0.900ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.471     1.994    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.079 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/Q
                         net (fo=1, routed)           0.093     2.172    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di[3]
    SLICE_X10Y113        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     2.209 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.027     2.236    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[3]
    SLICE_X10Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.033     2.632    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y113        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.160ns (65.942%)  route 0.083ns (34.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.471ns (routing 0.744ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.133ns, distribution 0.905ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.471     1.994    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y114         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.078 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[30]/Q
                         net (fo=2, routed)           0.055     2.132    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[30]
    SLICE_X10Y114        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.076     2.208 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.028     2.236    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[30]
    SLICE_X10Y114        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.038     2.637    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y114        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.121ns (51.790%)  route 0.113ns (48.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.480ns (routing 0.744ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.133ns, distribution 0.901ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.480     2.003    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y113         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.087 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[22]/Q
                         net (fo=2, routed)           0.084     2.170    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_frame_cnt_reg[22]
    SLICE_X10Y115        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     2.207 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.029     2.236    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/p_1_in[22]
    SLICE_X10Y115        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.034     2.633    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y115        FDRE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.987ns  (logic 0.091ns (3.046%)  route 2.896ns (96.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.435ns (routing 0.231ns, distribution 1.204ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           2.378     2.378    design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y136        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     2.469 r  design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.518     2.987    design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y136        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.435     4.716    design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y136        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.027ns (2.127%)  route 1.242ns (97.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           1.055     1.055    design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y136        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     1.082 r  design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.187     1.269    design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X23Y136        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.940     2.540    design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y136        FDRE                                         r  design_1_i/rst_clk_wiz_isp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ctrl_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Max Delay          1580 Endpoints
Min Delay          1580 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.476ns  (logic 2.029ns (45.329%)  route 2.447ns (54.671%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.986 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.016    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     8.187 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/O[7]
                         net (fo=3, routed)           0.831     9.018    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_3[7]
    SLICE_X31Y50         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     9.154 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_42__0/O
                         net (fo=1, routed)           0.378     9.532    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_42__0_n_0
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X31Y50         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.086     4.787 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.257     5.044    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 2.134ns (48.386%)  route 2.276ns (51.614%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.986 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.016    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.081 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     8.111    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.268 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[6]
                         net (fo=3, routed)           0.498     8.767    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/O[6]
    SLICE_X30Y53         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     8.957 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_35__0/O
                         net (fo=1, routed)           0.510     9.467    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_35__0_n_0
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X31Y50         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.086     4.787 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.257     5.044    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.349ns  (logic 2.116ns (48.657%)  route 2.233ns (51.343%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.986 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.016    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.081 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     8.111    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     8.217 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[1]
                         net (fo=3, routed)           0.536     8.753    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/O[1]
    SLICE_X29Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     8.976 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_40__3/O
                         net (fo=1, routed)           0.429     9.405    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_40__3_n_0
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.752 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.195     4.947    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINADIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.284ns  (logic 2.000ns (46.684%)  route 2.284ns (53.316%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     8.040 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/O[4]
                         net (fo=3, routed)           0.376     8.416    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_4[4]
    SLICE_X30Y50         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     8.640 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_21__3/O
                         net (fo=1, routed)           0.700     9.340    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_21__3_n_0
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.752 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.195     4.947    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 2.186ns (50.058%)  route 2.181ns (49.942%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.564ns (routing 0.246ns, distribution 1.318ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.231ns, distribution 1.180ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.564     4.269    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/s00_axi_aclk
    SLICE_X27Y40         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     4.419 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_1__1/O
                         net (fo=2, routed)           0.550     4.969    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X0Y8          RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.331     6.300 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DOUTBDOUT[1]
                         net (fo=2, routed)           0.295     6.595    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_0[1]
    SLICE_X28Y43         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     6.781 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_9/O
                         net (fo=1, routed)           0.582     7.363    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X26Y38         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     7.641 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.671    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X26Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.736 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.766    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X26Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.831 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.861    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X26Y41         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     7.980 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/O[4]
                         net (fo=3, routed)           0.761     8.741    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_5[4]
    SLICE_X27Y42         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.142     8.883 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_25__0/O
                         net (fo=1, routed)           0.453     9.336    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_25__0_n_0
    RAMB36_X0Y8          RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/DINADIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.411     4.692    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X27Y40         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.051     4.743 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0_i_1__1/O
                         net (fo=2, routed)           0.211     4.954    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X0Y8          RAMB36E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 2.082ns (48.796%)  route 2.185ns (51.204%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.986 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.016    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     8.187 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/O[7]
                         net (fo=3, routed)           0.506     8.693    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_3[7]
    SLICE_X30Y53         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.189     8.882 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_42__3/O
                         net (fo=1, routed)           0.441     9.323    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_42__3_n_0
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.752 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.195     4.947    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 2.038ns (47.779%)  route 2.227ns (52.221%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.986 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.016    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.081 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     8.111    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.225 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[3]
                         net (fo=3, routed)           0.584     8.810    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/O[3]
    SLICE_X27Y53         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.137     8.947 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_38__3/O
                         net (fo=1, routed)           0.375     9.322    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_38__3_n_0
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.752 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.195     4.947    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.259ns  (logic 1.921ns (45.108%)  route 2.338ns (54.892%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.986 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.016    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     8.135 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/O[4]
                         net (fo=3, routed)           0.527     8.662    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_3[4]
    SLICE_X25Y50         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080     8.742 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_45__3/O
                         net (fo=1, routed)           0.573     9.315    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_45__3_n_0
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.752 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.195     4.947    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 2.098ns (49.296%)  route 2.158ns (50.704%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.986 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.016    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.173 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/O[6]
                         net (fo=3, routed)           0.631     8.804    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_3[6]
    SLICE_X26Y51         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.219     9.023 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_43__0/O
                         net (fo=1, routed)           0.289     9.312    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_43__0_n_0
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X31Y50         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.086     4.787 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.257     5.044    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X0Y20         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 2.103ns (49.595%)  route 2.137ns (50.405%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.246ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.231ns, distribution 1.189ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.695     4.400    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_aclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.586 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.470     5.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      1.208     6.264 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOUTADOUT[0]
                         net (fo=4, routed)           0.585     6.849    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOUTADOUT[0]
    SLICE_X25Y49         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     7.075 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.593     7.668    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X27Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.223     7.891 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[7]
                         net (fo=1, routed)           0.030     7.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X27Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.986 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.016    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     8.081 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[7]
                         net (fo=1, routed)           0.030     8.111    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     8.268 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/O[6]
                         net (fo=3, routed)           0.431     8.700    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/O[6]
    SLICE_X30Y53         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     8.859 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_35__3/O
                         net (fo=1, routed)           0.438     9.297    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_35__3_n_0
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.420     4.701    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X29Y58         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.752 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.195     4.947    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X0Y23         RAMB18E2                                     r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[77]/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.084ns (62.622%)  route 0.050ns (37.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.133ns, distribution 0.777ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.829     2.922    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.006 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[77]/Q
                         net (fo=2, routed)           0.050     3.056    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data39[26]
    SLICE_X26Y93         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.910     2.510    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[77]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_crop_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.836ns (routing 0.126ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.133ns, distribution 0.778ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.836     2.929    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y113        FDRE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.013 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_y_reg[1]/Q
                         net (fo=2, routed)           0.058     3.071    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_y[1]
    SLICE_X23Y113        FDRE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_crop_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.911     2.511    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y113        FDRE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_crop_y_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[96]/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.684%)  route 0.059ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.837ns (routing 0.126ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.133ns, distribution 0.780ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.837     2.930    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y95         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.014 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[96]/Q
                         net (fo=2, routed)           0.059     3.073    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data40[25]
    SLICE_X27Y95         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.913     2.513    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[96]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[69]/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.084ns (57.146%)  route 0.063ns (42.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.835ns (routing 0.126ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.133ns, distribution 0.777ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.835     2.928    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.012 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[69]/Q
                         net (fo=2, routed)           0.063     3.075    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data39[12]
    SLICE_X27Y92         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.910     2.510    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[69]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[234]/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.084ns (56.514%)  route 0.065ns (43.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.834ns (routing 0.126ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.133ns, distribution 0.773ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.834     2.927    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y84         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.011 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[234]/Q
                         net (fo=2, routed)           0.065     3.075    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data47[20]
    SLICE_X23Y83         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.906     2.506    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y83         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[234]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[122]/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.839ns (routing 0.126ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.133ns, distribution 0.782ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.839     2.932    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y86         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.015 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[122]/Q
                         net (fo=2, routed)           0.064     3.079    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data42[2]
    SLICE_X25Y86         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.915     2.515    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X25Y86         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[122]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[99]/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.082ns (54.616%)  route 0.068ns (45.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.836ns (routing 0.126ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.133ns, distribution 0.777ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.836     2.929    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y91         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y91         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.011 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[99]/Q
                         net (fo=2, routed)           0.068     3.079    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data40[28]
    SLICE_X25Y91         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.910     2.510    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X25Y91         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[99]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_crop_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.084ns (55.950%)  route 0.066ns (44.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.836ns (routing 0.126ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.133ns, distribution 0.783ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.836     2.929    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y114        FDRE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.013 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[11]/Q
                         net (fo=2, routed)           0.066     3.079    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_x[11]
    SLICE_X23Y115        FDRE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_crop_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.916     2.516    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y115        FDRE                                         r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_crop_x_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[54]/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.084ns (52.292%)  route 0.077ns (47.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.828ns (routing 0.126ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.133ns, distribution 0.770ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.828     2.921    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y96         FDSE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.005 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[54]/Q
                         net (fo=2, routed)           0.077     3.082    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data38[20]
    SLICE_X23Y96         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.903     2.503    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y96         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[54]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.083ns (51.993%)  route 0.077ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.133ns, distribution 0.777ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.829     2.922    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y89         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.005 r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[110]/Q
                         net (fo=2, routed)           0.077     3.082    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/data41[16]
    SLICE_X23Y89         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.910     2.510    design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/pclk
    SLICE_X23Y89         FDRE                                         r  design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/s_nr2d_space_kernel_reg[110]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mm_design_1_clk_wiz_0_0
  To Clock:  clk_isp_design_1_clk_wiz_0_0

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/w2r_wfull1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.210ns  (logic 0.680ns (30.772%)  route 1.530ns (69.228%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.594ns (routing 0.246ns, distribution 1.348ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.231ns, distribution 1.211ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.594     4.304    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.419 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[11]/Q
                         net (fo=1, routed)           0.131     4.550    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/ram/s_axis_tready_INST_0_i_4_0[11]
    SLICE_X23Y134        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     4.777 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/ram/s_axis_tready_INST_0_i_7/O
                         net (fo=1, routed)           0.106     4.883    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/ram/s_axis_tready_INST_0_i_7_n_0
    SLICE_X23Y134        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.185     5.068 f  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/ram/s_axis_tready_INST_0_i_4/O
                         net (fo=1, routed)           0.409     5.477    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/ram/s_axis_tready_INST_0_i_4_n_0
    SLICE_X22Y136        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153     5.630 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/ram/s_axis_tready_INST_0_i_1/O
                         net (fo=10, routed)          0.884     6.514    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/wfull
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/w2r_wfull1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.442     4.723    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/w2r_wfull1_reg/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.299ns  (logic 0.250ns (19.250%)  route 1.049ns (80.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.609ns (routing 0.246ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.231ns, distribution 1.211ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.609     4.319    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.432 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[2]/Q
                         net (fo=5, routed)           0.969     5.401    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[2]
    SLICE_X24Y136        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     5.538 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1[2]_i_1/O
                         net (fo=1, routed)           0.080     5.618    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/wptr[2]
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       1.442     4.723    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.938ns  (logic 0.331ns (35.294%)  route 0.607ns (64.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.749ns
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.781ns (routing 0.246ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.669ns, distribution 1.352ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.781     4.491    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.605 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[9]/Q
                         net (fo=7, routed)           0.583     5.187    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[9]
    SLICE_X47Y180        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     5.404 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.024     5.428    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544     4.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084     4.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780     5.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.021     7.749    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.306ns (33.595%)  route 0.605ns (66.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.749ns
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.781ns (routing 0.246ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.669ns, distribution 1.352ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.781     4.491    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y180        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.605 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[9]/Q
                         net (fo=7, routed)           0.578     5.182    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[9]
    SLICE_X47Y180        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     5.374 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.027     5.401    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/rptr[8]
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544     4.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084     4.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780     5.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.021     7.749    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.301ns (36.215%)  route 0.530ns (63.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.749ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.761ns (routing 0.246ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.669ns, distribution 1.352ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.761     4.471    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.585 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[3]/Q
                         net (fo=7, routed)           0.461     5.047    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[3]
    SLICE_X47Y180        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     5.234 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1[3]_i_1/O
                         net (fo=1, routed)           0.069     5.303    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/rptr[3]
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544     4.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084     4.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780     5.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.021     7.749    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.339ns (35.880%)  route 0.606ns (64.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.636ns (routing 0.246ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.231ns, distribution 1.083ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.636     4.346    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y132        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.459 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=6, routed)           0.533     4.992    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X28Y131        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     5.218 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.073     5.291    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X28Y131        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441     4.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086     4.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603     5.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.314     6.764    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y131        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.338ns (37.355%)  route 0.567ns (62.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.636ns (routing 0.246ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.231ns, distribution 1.083ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.636     4.346    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y132        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.459 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=6, routed)           0.533     4.992    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X28Y131        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.225     5.217 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.034     5.251    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/rptr[8]
    SLICE_X28Y131        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.441     4.722    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.086     4.808 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.603     5.411    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.450 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         1.314     6.764    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y131        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.334ns (52.900%)  route 0.297ns (47.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.693ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.761ns (routing 0.246ns, distribution 1.515ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.669ns, distribution 1.296ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.761     4.471    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.584 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[2]/Q
                         net (fo=6, routed)           0.230     4.815    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[2]
    SLICE_X47Y177        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     5.036 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.067     5.103    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/rptr[1]
    SLICE_X47Y177        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544     4.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084     4.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780     5.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         1.965     7.693    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y177        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.251ns (40.628%)  route 0.367ns (59.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.749ns
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.669ns, distribution 1.352ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.767     4.477    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.591 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[7]/Q
                         net (fo=7, routed)           0.300     4.891    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[7]
    SLICE_X47Y180        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     5.028 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.067     5.095    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544     4.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084     4.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780     5.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.021     7.749    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.273ns (45.668%)  route 0.325ns (54.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.749ns
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.767ns (routing 0.246ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.669ns, distribution 1.352ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.767     4.477    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X46Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.591 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[7]/Q
                         net (fo=7, routed)           0.296     4.887    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/raddr_reg[7]
    SLICE_X47Y180        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     5.046 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.029     5.075    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.242    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.281 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.544     4.825    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.084     4.909 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.780     5.689    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.728 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.021     7.749    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.111ns (57.840%)  route 0.081ns (42.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.862ns (routing 0.126ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.133ns, distribution 0.820ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.862     2.957    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.041 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[1]/Q
                         net (fo=6, routed)           0.071     3.111    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[1]
    SLICE_X24Y132        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.027     3.138 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.010     3.148    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/wptr[1]
    SLICE_X24Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.953     2.553    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.084ns (42.261%)  route 0.115ns (57.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.856ns (routing 0.126ns, distribution 0.730ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.856     2.951    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.035 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[11]/Q
                         net (fo=4, routed)           0.115     3.150    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg__0[11]
    SLICE_X24Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.110ns (57.135%)  route 0.083ns (42.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.864ns (routing 0.126ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.864     2.959    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.043 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[7]/Q
                         net (fo=6, routed)           0.074     3.116    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[7]
    SLICE_X24Y135        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.026     3.142 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.009     3.151    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/wptr[7]
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.512%)  route 0.084ns (39.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.856ns (routing 0.126ns, distribution 0.730ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.856     2.951    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.035 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[11]/Q
                         net (fo=4, routed)           0.075     3.110    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg__0[11]
    SLICE_X24Y135        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.044     3.154 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1[10]_i_1/O
                         net (fo=1, routed)           0.009     3.163    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/wptr[10]
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.841%)  route 0.083ns (39.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.856ns (routing 0.126ns, distribution 0.730ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.856     2.951    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y134        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.035 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[9]/Q
                         net (fo=6, routed)           0.074     3.109    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[9]
    SLICE_X24Y135        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.045     3.154 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.009     3.163    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/wptr[9]
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.109ns (52.922%)  route 0.097ns (47.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.139ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.875ns (routing 0.126ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.133ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.875     2.970    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y132        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.054 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[7]/Q
                         net (fo=7, routed)           0.088     3.141    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[7]
    SLICE_X28Y131        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.025     3.166 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.009     3.175    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X28Y131        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       0.947     2.547    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.118     2.665 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.591     3.256    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.282 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.857     4.139    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y131        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.121ns (54.774%)  route 0.100ns (45.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.862ns (routing 0.126ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.133ns, distribution 0.820ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.862     2.957    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.041 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[1]/Q
                         net (fo=6, routed)           0.071     3.111    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[1]
    SLICE_X24Y132        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.148 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.029     3.177    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/wptr[0]
    SLICE_X24Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.953     2.553    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y132        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.132ns (59.928%)  route 0.088ns (40.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.864ns (routing 0.126ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.864     2.959    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.043 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[5]/Q
                         net (fo=5, routed)           0.078     3.121    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[5]
    SLICE_X24Y135        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.048     3.169 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.010     3.179    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/wptr[5]
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.121ns (54.621%)  route 0.101ns (45.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.864ns (routing 0.126ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.133ns, distribution 0.819ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.864     2.959    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y133        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.043 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[7]/Q
                         net (fo=6, routed)           0.074     3.116    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/waddr_reg[7]
    SLICE_X24Y135        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.153 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1[6]_i_1/O
                         net (fo=1, routed)           0.027     3.180    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/wptr[6]
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.952     2.552    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X24Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.111ns (51.412%)  route 0.105ns (48.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.139ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.877ns (routing 0.126ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.133ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.877     2.972    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y133        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.056 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=6, routed)           0.095     3.151    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/raddr_reg[10]
    SLICE_X28Y131        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     3.178 r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.010     3.188    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X28Y131        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.574    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.600 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       0.947     2.547    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X23Y120        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.118     2.665 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.591     3.256    design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.282 r  design_1_i/isp_pipe/vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=446, routed)         0.857     4.139    design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y131        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.187ns (6.178%)  route 2.840ns (93.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.467ns (routing 0.231ns, distribution 1.236ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           2.392     2.392    design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y136        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     2.579 r  design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.448     3.027    design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X29Y136        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.467     4.749    design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y136        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.089ns (6.860%)  route 1.208ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 0.966ns (routing 0.133ns, distribution 0.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=3, routed)           1.059     1.059    design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y136        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.089     1.148 r  design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.149     1.297    design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X29Y136        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.966     2.567    design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y136        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ctrl_design_1_clk_wiz_0_0
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Max Delay          6145 Endpoints
Min Delay          6145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.465ns  (logic 0.118ns (25.376%)  route 0.347ns (74.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.614ns (routing 0.246ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.231ns, distribution 1.199ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.614     4.319    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.437 r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/Q
                         net (fo=1, routed)           0.347     4.784    design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1
    SLICE_X29Y49         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.430     4.712    design_1_i/vcu/inst/softip_regs/enc_buffer_clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.979ns  (logic 0.347ns (6.969%)  route 4.632ns (93.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.753ns (routing 0.246ns, distribution 1.507ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.231ns, distribution 1.262ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.753     4.458    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.576 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/Q
                         net (fo=65, routed)          3.539     8.115    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/gpio_io_o[4]_bufg_place_replica
    SLICE_X24Y216        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.229     8.344 r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           1.094     9.437    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0_2
    RAMB36_X0Y34         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.493     4.775    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X0Y34         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 0.343ns (6.969%)  route 4.579ns (93.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.753ns (routing 0.246ns, distribution 1.507ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.231ns, distribution 1.262ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.753     4.458    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.576 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/Q
                         net (fo=65, routed)          3.539     8.115    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/gpio_io_o[4]_bufg_place_replica
    SLICE_X24Y216        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.225     8.340 r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mem_reg_0_i_2__0/O
                         net (fo=4, routed)           1.040     9.380    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0_1
    RAMB36_X0Y34         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.493     4.775    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X0Y34         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 0.343ns (7.263%)  route 4.380ns (92.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.753ns (routing 0.246ns, distribution 1.507ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.231ns, distribution 1.269ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.753     4.458    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.576 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/Q
                         net (fo=65, routed)          3.539     8.115    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/gpio_io_o[4]_bufg_place_replica
    SLICE_X24Y216        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.225     8.340 r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mem_reg_0_i_2__0/O
                         net (fo=4, routed)           0.841     9.181    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0_1
    RAMB36_X0Y38         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.500     4.782    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X0Y38         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.716ns  (logic 0.347ns (7.357%)  route 4.369ns (92.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.753ns (routing 0.246ns, distribution 1.507ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.231ns, distribution 1.269ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.753     4.458    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.576 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/Q
                         net (fo=65, routed)          3.539     8.115    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/gpio_io_o[4]_bufg_place_replica
    SLICE_X24Y216        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.229     8.344 r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.831     9.175    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0_2
    RAMB36_X0Y38         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.500     4.782    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X0Y38         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.644ns  (logic 0.304ns (6.545%)  route 4.340ns (93.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.753ns (routing 0.246ns, distribution 1.507ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.231ns, distribution 1.262ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.753     4.458    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.576 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/Q
                         net (fo=65, routed)          3.412     7.988    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/fifo_burst/gpio_io_o[4]_bufg_place_replica
    SLICE_X24Y216        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     8.174 r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/fifo_burst/mem_reg_0_i_1__0/O
                         net (fo=4, routed)           0.929     9.103    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0_0
    RAMB36_X0Y34         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.493     4.775    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X0Y34         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.347ns (7.490%)  route 4.286ns (92.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.753ns (routing 0.246ns, distribution 1.507ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.231ns, distribution 1.260ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.753     4.458    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.576 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/Q
                         net (fo=65, routed)          3.539     8.115    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/gpio_io_o[4]_bufg_place_replica
    SLICE_X24Y216        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.229     8.344 r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.748     9.091    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0_2
    RAMB36_X0Y40         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.491     4.773    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X0Y40         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 0.300ns (6.518%)  route 4.303ns (93.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.769ns (routing 0.246ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.231ns, distribution 1.253ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.769     4.474    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.588 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=1048, routed)        3.638     8.226    design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_141/ap_rst_n
    SLICE_X24Y224        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     8.412 r  design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_141/mem_reg_0_i_1/O
                         net (fo=2, routed)           0.665     9.077    design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg_1_0
    RAMB36_X0Y45         RAMB36E2                                     r  design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.484     4.766    design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/ap_clk
    RAMB36_X0Y45         RAMB36E2                                     r  design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_3/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.347ns (7.553%)  route 4.247ns (92.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.753ns (routing 0.246ns, distribution 1.507ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.231ns, distribution 1.254ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.753     4.458    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.576 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_replica/Q
                         net (fo=65, routed)          3.539     8.115    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/gpio_io_o[4]_bufg_place_replica
    SLICE_X24Y216        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.229     8.344 r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mem_reg_0_i_3__0/O
                         net (fo=4, routed)           0.708     9.052    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0_2
    RAMB36_X0Y46         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_3/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.485     4.767    design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X0Y46         RAMB36E2                                     r  design_1_i/camif_ias1/v_frm_wr/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 0.300ns (6.586%)  route 4.255ns (93.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.769ns (routing 0.246ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.231ns, distribution 1.259ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.769     4.474    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.588 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=1048, routed)        3.638     8.226    design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_141/ap_rst_n
    SLICE_X24Y224        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     8.412 r  design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_141/mem_reg_0_i_1/O
                         net (fo=2, routed)           0.617     9.029    design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg_1_0
    RAMB36_X0Y44         RAMB36E2                                     r  design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.490     4.772    design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/ap_clk
    RAMB36_X0Y44         RAMB36E2                                     r  design_1_i/camif_rpi/v_frm_wr/inst/grp_FrmbufWrHlsDataFlow_fu_184/bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg_1/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.084ns (42.211%)  route 0.115ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.849ns (routing 0.126ns, distribution 0.723ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.133ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.849     2.942    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X29Y48         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.026 r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1_reg/Q
                         net (fo=1, routed)           0.115     3.141    design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f1
    SLICE_X29Y49         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.919     2.520    design_1_i/vcu/inst/softip_regs/enc_buffer_clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/width_c9_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.120ns (25.485%)  route 0.351ns (74.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.126ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.133ns, distribution 0.902ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.936     3.029    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.111 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/Q
                         net (fo=58, routed)          0.334     3.444    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/width_c9_U/gpio_io_o[1]_bufg_place_replica
    SLICE_X19Y140        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038     3.482 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/width_c9_U/internal_empty_n_i_1__0/O
                         net (fo=1, routed)           0.017     3.499    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/width_c9_U/internal_empty_n_i_1__0_n_3
    SLICE_X19Y140        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/width_c9_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.035     2.636    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/width_c9_U/ap_clk
    SLICE_X19Y140        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/width_c9_U/internal_empty_n_reg/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/mm_video_m_axi_U/load_unit/fifo_rreq/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.280%)  route 0.327ns (63.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.126ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.133ns, distribution 0.907ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.936     3.029    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.111 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/Q
                         net (fo=58, routed)          0.308     3.418    design_1_i/isp_pipe/v_frm_rd/inst/mm_video_m_axi_U/load_unit/fifo_rreq/gpio_io_o[1]_bufg_place_replica
    SLICE_X15Y148        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     3.522 r  design_1_i/isp_pipe/v_frm_rd/inst/mm_video_m_axi_U/load_unit/fifo_rreq/full_n_i_1__1/O
                         net (fo=1, routed)           0.019     3.541    design_1_i/isp_pipe/v_frm_rd/inst/mm_video_m_axi_U/load_unit/fifo_rreq/full_n_i_1__1_n_3
    SLICE_X15Y148        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/mm_video_m_axi_U/load_unit/fifo_rreq/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.040     2.641    design_1_i/isp_pipe/v_frm_rd/inst/mm_video_m_axi_U/load_unit/fifo_rreq/ap_clk
    SLICE_X15Y148        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/mm_video_m_axi_U/load_unit/fifo_rreq/full_n_reg/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.159ns (31.002%)  route 0.354ns (68.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.126ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.133ns, distribution 0.902ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.936     3.029    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.111 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/Q
                         net (fo=58, routed)          0.336     3.446    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/gpio_io_o[1]_bufg_place_replica
    SLICE_X19Y140        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.077     3.523 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_empty_n_i_1__5/O
                         net (fo=1, routed)           0.018     3.541    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_empty_n_i_1__5_n_3
    SLICE_X19Y140        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.035     2.636    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/ap_clk
    SLICE_X19Y140        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_empty_n_reg/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.149ns (28.920%)  route 0.366ns (71.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.126ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.133ns, distribution 0.906ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.936     3.029    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.111 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/Q
                         net (fo=58, routed)          0.337     3.448    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/gpio_io_o[1]_bufg_place_replica
    SLICE_X18Y146        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.067     3.515 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_full_n_i_1__4/O
                         net (fo=1, routed)           0.029     3.544    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_full_n_i_1__4_n_3
    SLICE_X18Y146        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.039     2.640    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/ap_clk
    SLICE_X18Y146        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c10_U/internal_full_n_reg/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/j_fu_96_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.119ns (22.909%)  route 0.400ns (77.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.126ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.133ns, distribution 0.904ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.936     3.029    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.111 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/Q
                         net (fo=58, routed)          0.329     3.439    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/flow_control_loop_pipe_sequential_init_U/gpio_io_o[1]_bufg_place_replica
    SLICE_X19Y137        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.037     3.476 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/flow_control_loop_pipe_sequential_init_U/j_fu_96[11]_i_1/O
                         net (fo=12, routed)          0.072     3.548    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/flow_control_loop_pipe_sequential_init_U_n_6
    SLICE_X19Y137        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/j_fu_96_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.037     2.638    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/ap_clk
    SLICE_X19Y137        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/j_fu_96_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_frm_buffer2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.083ns (16.196%)  route 0.429ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.946ns (routing 0.126ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.133ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.946     3.039    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.122 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=1048, routed)        0.429     3.551    design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/SR[0]
    SLICE_X3Y149         FDRE                                         r  design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_frm_buffer2_reg[22]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.054     2.655    design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/ap_clk
    SLICE_X3Y149         FDRE                                         r  design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_frm_buffer2_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_frm_buffer3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.083ns (16.196%)  route 0.429ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.946ns (routing 0.126ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.133ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.946     3.039    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y100        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.122 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=1048, routed)        0.429     3.551    design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/SR[0]
    SLICE_X3Y149         FDRE                                         r  design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_frm_buffer3_reg[22]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.054     2.655    design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/ap_clk
    SLICE_X3Y149         FDRE                                         r  design_1_i/camif_rpi/v_frm_wr/inst/CTRL_s_axi_U/int_frm_buffer3_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.102ns (19.452%)  route 0.422ns (80.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.126ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.133ns, distribution 0.907ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.936     3.029    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.111 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/Q
                         net (fo=58, routed)          0.404     3.515    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c_U/gpio_io_o[1]_bufg_place_replica
    SLICE_X19Y139        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.020     3.535 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c_U/internal_empty_n_i_1__7/O
                         net (fo=1, routed)           0.018     3.553    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c_U/internal_empty_n_i_1__7_n_3
    SLICE_X19Y139        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.040     2.641    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c_U/ap_clk
    SLICE_X19Y139        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/height_c_U/internal_empty_n_reg/C

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/colorFormat_c_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.103ns (19.568%)  route 0.423ns (80.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.126ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.133ns, distribution 0.907ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.936     3.029    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.111 f  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_replica/Q
                         net (fo=58, routed)          0.404     3.515    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/colorFormat_c_U/gpio_io_o[1]_bufg_place_replica
    SLICE_X19Y139        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.021     3.536 r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/colorFormat_c_U/internal_full_n_i_1__1/O
                         net (fo=1, routed)           0.019     3.555    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/colorFormat_c_U/internal_full_n_i_1__1_n_3
    SLICE_X19Y139        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/colorFormat_c_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.040     2.641    design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/colorFormat_c_U/ap_clk
    SLICE_X19Y139        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/grp_FrmbufRdHlsDataFlow_fu_186/colorFormat_c_U/internal_full_n_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_isp_design_1_clk_wiz_0_0
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.527ns  (logic 0.338ns (22.130%)  route 1.189ns (77.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    7.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.200ns (routing 0.724ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.200     7.914    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y178        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y178        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     8.027 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[6]/Q
                         net (fo=7, routed)           1.108     9.135    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[6]
    SLICE_X45Y180        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     9.360 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.081     9.441    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X45Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.591     4.873    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.488ns  (logic 0.342ns (22.979%)  route 1.146ns (77.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    7.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.200ns (routing 0.724ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.200     7.914    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y178        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y178        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     8.027 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[6]/Q
                         net (fo=7, routed)           1.108     9.135    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[6]
    SLICE_X45Y180        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     9.364 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[6]_i_1/O
                         net (fo=1, routed)           0.038     9.402    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[6]
    SLICE_X45Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.591     4.873    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.430ns  (logic 0.335ns (23.419%)  route 1.095ns (76.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    7.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.194ns (routing 0.724ns, distribution 1.470ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.194     7.908    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y178        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y178        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     8.022 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=7, routed)           1.028     9.051    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X48Y180        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     9.272 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.067     9.339    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X48Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.593     4.875    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X48Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.170ns (11.979%)  route 1.249ns (88.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    7.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.194ns (routing 0.724ns, distribution 1.470ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.194     7.908    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y178        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y178        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     8.022 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=7, routed)           1.153     9.175    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X45Y180        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     9.231 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[3]_i_1/O
                         net (fo=1, routed)           0.096     9.327    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[3]
    SLICE_X45Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.591     4.873    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.349ns  (logic 0.341ns (25.282%)  route 1.008ns (74.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    7.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.179ns (routing 0.724ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.231ns, distribution 1.348ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.179     7.893    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y179        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     8.007 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[11]/Q
                         net (fo=4, routed)           0.938     8.945    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg__0[11]
    SLICE_X48Y179        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.172 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[10]_i_1/O
                         net (fo=1, routed)           0.070     9.242    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[10]
    SLICE_X48Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.579     4.861    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X48Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.195ns (15.252%)  route 1.083ns (84.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    7.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.194ns (routing 0.724ns, distribution 1.470ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.194     7.908    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y178        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y178        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     8.022 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=7, routed)           1.014     9.037    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X48Y180        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.118 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.069     9.187    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[1]
    SLICE_X48Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.593     4.875    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X48Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.302ns (24.446%)  route 0.933ns (75.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    7.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.200ns (routing 0.724ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.200     7.914    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y178        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y178        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     8.028 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[7]/Q
                         net (fo=7, routed)           0.866     8.894    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[7]
    SLICE_X48Y180        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     9.082 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.067     9.149    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[7]
    SLICE_X48Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.593     4.875    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X48Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.879ns  (logic 0.114ns (12.973%)  route 0.765ns (87.027%))
  Logic Levels:           0  
  Clock Path Skew:        -3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    7.893ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.179ns (routing 0.724ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.231ns, distribution 1.349ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.179     7.893    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y179        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     8.007 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[11]/Q
                         net (fo=4, routed)           0.765     8.772    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg__0[11]
    SLICE_X45Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.580     4.862    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y179        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.729ns  (logic 0.334ns (45.788%)  route 0.395ns (54.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    7.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.194ns (routing 0.724ns, distribution 1.470ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.231ns, distribution 1.360ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.194     7.908    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y178        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y178        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     8.022 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[4]/Q
                         net (fo=7, routed)           0.300     8.322    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[4]
    SLICE_X45Y180        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     8.542 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[4]_i_1/O
                         net (fo=1, routed)           0.095     8.637    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[4]
    SLICE_X45Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.591     4.873    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X45Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.553ns  (logic 0.339ns (61.260%)  route 0.214ns (38.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    7.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.200ns (routing 0.724ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.231ns, distribution 1.362ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     2.664    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.708 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=15435, routed)       1.735     4.443    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X18Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.577 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           1.093     5.670    design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.714 r  design_1_i/isp_pipe/vip_2/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=446, routed)         2.200     7.914    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X47Y178        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y178        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     8.027 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[8]/Q
                         net (fo=6, routed)           0.185     8.212    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/waddr_reg[8]
    SLICE_X48Y180        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.226     8.438 r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1[8]_i_1/O
                         net (fo=1, routed)           0.029     8.467    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/wptr[8]
    SLICE_X48Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.593     4.875    design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/aclk
    SLICE_X48Y180        FDCE                                         r  design_1_i/isp_pipe/video_to_axis_2/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.083ns (48.623%)  route 0.088ns (51.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.866ns (routing 0.126ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.133ns, distribution 0.811ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.866     2.960    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.043 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[11]/Q
                         net (fo=4, routed)           0.088     3.131    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg__0[11]
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.944     2.545    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.105ns (49.891%)  route 0.105ns (50.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.866ns (routing 0.126ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.866     2.960    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.042 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[9]/Q
                         net (fo=6, routed)           0.098     3.140    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[9]
    SLICE_X23Y135        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.023     3.163 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.007     3.170    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[9]
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.940     2.541    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.106ns (49.398%)  route 0.109ns (50.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.872ns (routing 0.126ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.872     2.966    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y135        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[4]/Q
                         net (fo=6, routed)           0.102     3.150    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[4]
    SLICE_X23Y135        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.023     3.173 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[3]_i_1/O
                         net (fo=1, routed)           0.007     3.180    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[3]
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.940     2.541    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.121ns (55.135%)  route 0.098ns (44.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.871ns (routing 0.126ns, distribution 0.745ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.871     2.965    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y135        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.048 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=6, routed)           0.081     3.129    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[7]
    SLICE_X23Y135        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     3.167 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.017     3.184    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[6]
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.940     2.541    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.120ns (54.680%)  route 0.099ns (45.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.871ns (routing 0.126ns, distribution 0.745ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.871     2.965    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y135        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.048 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=6, routed)           0.081     3.129    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[7]
    SLICE_X23Y135        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.037     3.166 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.018     3.184    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[7]
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.940     2.541    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.135ns (54.776%)  route 0.111ns (45.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.866ns (routing 0.126ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.866     2.960    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.042 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[9]/Q
                         net (fo=6, routed)           0.103     3.145    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[9]
    SLICE_X23Y135        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.053     3.198 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.008     3.206    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[8]
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.940     2.541    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.149ns (56.673%)  route 0.114ns (43.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.866ns (routing 0.126ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.866     2.960    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.042 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[10]/Q
                         net (fo=5, routed)           0.096     3.138    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[10]
    SLICE_X23Y135        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067     3.205 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=1, routed)           0.018     3.223    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[10]
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.940     2.541    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.158ns (60.054%)  route 0.105ns (39.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.872ns (routing 0.126ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.133ns, distribution 0.807ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.872     2.966    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y135        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.048 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[2]/Q
                         net (fo=5, routed)           0.086     3.134    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[2]
    SLICE_X23Y135        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.076     3.210 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[2]_i_1/O
                         net (fo=1, routed)           0.019     3.229    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[2]
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.940     2.541    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X23Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.150ns (36.891%)  route 0.257ns (63.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.872ns (routing 0.126ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.133ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.872     2.966    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y135        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[4]/Q
                         net (fo=6, routed)           0.238     3.286    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[4]
    SLICE_X22Y136        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.067     3.353 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[4]_i_1/O
                         net (fo=1, routed)           0.019     3.372    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[4]
    SLICE_X22Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.029     2.630    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X22Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_isp_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.135ns (31.344%)  route 0.296ns (68.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.871ns (routing 0.126ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.133ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_isp_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.071    design_1_i/clk_wiz/inst/clk_isp_design_1_clk_wiz_0_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.094 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=15435, routed)       0.871     2.965    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X25Y135        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y135        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.047 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=6, routed)           0.289     3.335    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/raddr_reg[6]
    SLICE_X22Y136        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.053     3.388 r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.007     3.395    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/rptr[5]
    SLICE_X22Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.029     2.630    design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/aclk
    SLICE_X22Y136        FDCE                                         r  design_1_i/isp_pipe/axis_to_video/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mm_design_1_clk_wiz_0_0
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Max Delay          1625 Endpoints
Min Delay          1625 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 0.172ns (4.140%)  route 3.982ns (95.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.231ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 f  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         3.547     7.988    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X23Y29         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     8.046 r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.435     8.481    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X23Y21         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.399     4.681    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X23Y21         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 0.114ns (3.657%)  route 3.003ns (96.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.246ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.231ns, distribution 1.205ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.783     4.493    design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y236         FDRE                                         r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=138, routed)         3.003     7.610    design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y169        FDCE                                         f  design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.436     4.718    design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y169        FDCE                                         r  design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 0.114ns (3.657%)  route 3.003ns (96.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.246ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.231ns, distribution 1.205ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.783     4.493    design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y236         FDRE                                         r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=138, routed)         3.003     7.610    design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y169        FDCE                                         f  design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.436     4.718    design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y169        FDCE                                         r  design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 0.114ns (3.657%)  route 3.003ns (96.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.246ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.231ns, distribution 1.205ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.783     4.493    design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y236         FDRE                                         r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=138, routed)         3.003     7.610    design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y169        FDCE                                         f  design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.436     4.718    design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y169        FDCE                                         r  design_1_i/axi_smc_cam/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.177ns  (logic 0.337ns (10.606%)  route 2.840ns (89.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.617ns (routing 0.246ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.231ns, distribution 1.311ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.617     4.327    design_1_i/rst_clk_wiz_mm/U0/slowest_sync_clk
    SLICE_X24Y171        FDRE                                         r  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.441 f  design_1_i/rst_clk_wiz_mm/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=556, routed)         2.595     7.036    design_1_i/axi_smc_vcu_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X20Y76         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     7.259 r  design_1_i/axi_smc_vcu_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.245     7.504    design_1_i/axi_smc_vcu_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X20Y76         FDRE                                         r  design_1_i/axi_smc_vcu_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.542     4.824    design_1_i/axi_smc_vcu_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X20Y76         FDRE                                         r  design_1_i/axi_smc_vcu_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.973ns  (logic 0.114ns (3.835%)  route 2.859ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.246ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.231ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.783     4.493    design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y236         FDRE                                         r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=138, routed)         2.859     7.466    design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y177         FDCE                                         f  design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.618     4.900    design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y177         FDCE                                         r  design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.973ns  (logic 0.114ns (3.835%)  route 2.859ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.246ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.231ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.783     4.493    design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y236         FDRE                                         r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=138, routed)         2.859     7.466    design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y177         FDCE                                         f  design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.618     4.900    design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y177         FDCE                                         r  design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.973ns  (logic 0.114ns (3.835%)  route 2.859ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.246ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.231ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.783     4.493    design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y236         FDRE                                         r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=138, routed)         2.859     7.466    design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y177         FDCE                                         f  design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.618     4.900    design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y177         FDCE                                         r  design_1_i/axi_smc_cam/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.961ns  (logic 0.114ns (3.850%)  route 2.847ns (96.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.246ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.231ns, distribution 1.239ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.783     4.493    design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y236         FDRE                                         r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=138, routed)         2.847     7.454    design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y188        FDCE                                         f  design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.470     4.752    design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y188        FDCE                                         r  design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.961ns  (logic 0.114ns (3.850%)  route 2.847ns (96.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.246ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.231ns, distribution 1.239ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.783     4.493    design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y236         FDRE                                         r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.607 r  design_1_i/axi_smc_cam/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=138, routed)         2.847     7.454    design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y188        FDCE                                         f  design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.470     4.752    design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y188        FDCE                                         r  design_1_i/axi_smc_cam/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.083ns (36.959%)  route 0.142ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.133ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.829     2.924    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y25         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.007 r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.142     3.148    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y20         FDCE                                         f  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.896     2.497    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y20         FDCE                                         r  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.083ns (36.959%)  route 0.142ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.133ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.829     2.924    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y25         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.007 r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.142     3.148    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y20         FDCE                                         f  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.896     2.497    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y20         FDCE                                         r  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.083ns (36.959%)  route 0.142ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.133ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.829     2.924    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y25         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.007 r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.142     3.148    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y20         FDCE                                         f  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.896     2.497    design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y20         FDCE                                         r  design_1_i/axi_smc_vcu_2/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.084ns (35.000%)  route 0.156ns (65.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.133ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.843     2.938    design_1_i/vcu/inst/softip_regs/enc_buffer_clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.022 r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2_reg/Q
                         net (fo=1, routed)           0.156     3.178    design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f2
    SLICE_X29Y49         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.919     2.520    design_1_i/vcu/inst/softip_regs/enc_buffer_clk
    SLICE_X29Y49         FDRE                                         r  design_1_i/vcu/inst/softip_regs/vcu_reset_encClk_f3_reg/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.083ns (30.673%)  route 0.188ns (69.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.133ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.829     2.924    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y25         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.007 r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.188     3.194    design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X25Y16         FDCE                                         f  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.909     2.510    design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y16         FDCE                                         r  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.083ns (30.673%)  route 0.188ns (69.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.133ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.829     2.924    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y25         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.007 r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.188     3.194    design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X25Y16         FDCE                                         f  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.909     2.510    design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y16         FDCE                                         r  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.083ns (30.673%)  route 0.188ns (69.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.133ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.829     2.924    design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y25         FDRE                                         r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.007 r  design_1_i/axi_smc_vcu_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.188     3.194    design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X25Y16         FDCE                                         f  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.909     2.510    design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y16         FDCE                                         r  design_1_i/axi_smc_vcu_2/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_frm_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_wr_1/inst/frm_buffer_read_reg_225_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.086ns (57.613%)  route 0.063ns (42.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.126ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.133ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.960     3.055    design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y142        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_frm_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y142        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     3.141 r  design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_frm_buffer_reg[21]/Q
                         net (fo=3, routed)           0.063     3.204    design_1_i/isp_pipe/v_frm_wr_1/inst/frm_buffer[21]
    SLICE_X15Y142        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/frm_buffer_read_reg_225_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.045     2.646    design_1_i/isp_pipe/v_frm_wr_1/inst/ap_clk
    SLICE_X15Y142        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/frm_buffer_read_reg_225_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_frm_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_rd/inst/frm_buffer_read_reg_319_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.084ns (51.807%)  route 0.078ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.952ns (routing 0.126ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.133ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.952     3.047    design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/ap_clk
    SLICE_X11Y142        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_frm_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.131 r  design_1_i/isp_pipe/v_frm_rd/inst/CTRL_s_axi_U/int_frm_buffer_reg[7]/Q
                         net (fo=3, routed)           0.078     3.209    design_1_i/isp_pipe/v_frm_rd/inst/frm_buffer[7]
    SLICE_X11Y144        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/frm_buffer_read_reg_319_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.039     2.640    design_1_i/isp_pipe/v_frm_rd/inst/ap_clk
    SLICE_X11Y144        FDRE                                         r  design_1_i/isp_pipe/v_frm_rd/inst/frm_buffer_read_reg_319_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_stride_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/isp_pipe/v_frm_wr_1/inst/stride_read_reg_230_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.210%)  route 0.083ns (49.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.949ns (routing 0.126ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.133ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.949     3.044    design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y140        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_stride_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.128 r  design_1_i/isp_pipe/v_frm_wr_1/inst/CTRL_s_axi_U/int_stride_reg[4]/Q
                         net (fo=3, routed)           0.083     3.211    design_1_i/isp_pipe/v_frm_wr_1/inst/stride[4]
    SLICE_X18Y140        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/stride_read_reg_230_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.043     2.644    design_1_i/isp_pipe/v_frm_wr_1/inst/ap_clk
    SLICE_X18Y140        FDRE                                         r  design_1_i/isp_pipe/v_frm_wr_1/inst/stride_read_reg_230_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_vid_clk_1
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.337ns (26.795%)  route 0.921ns (73.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.133ns (routing 0.764ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.231ns, distribution 1.241ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.133     5.104    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.218 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/Q
                         net (fo=9, routed)           0.882     6.100    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]
    SLICE_X31Y189        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     6.323 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[3]_i_1/O
                         net (fo=1, routed)           0.039     6.362    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[3]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.472     4.754    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.108ns  (logic 0.266ns (24.014%)  route 0.842ns (75.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.133ns (routing 0.764ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.231ns, distribution 1.241ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.133     5.104    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.218 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/Q
                         net (fo=9, routed)           0.761     5.979    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]
    SLICE_X31Y189        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.152     6.131 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[4]_i_1/O
                         net (fo=1, routed)           0.081     6.212    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[4]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.472     4.754    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.013ns  (logic 0.299ns (29.526%)  route 0.714ns (70.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.149ns (routing 0.764ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.231ns, distribution 1.241ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.149     5.120    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     5.234 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/Q
                         net (fo=11, routed)          0.618     5.852    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]
    SLICE_X31Y189        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.185     6.037 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.096     6.133    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.472     4.754    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.964ns  (logic 0.343ns (35.566%)  route 0.621ns (64.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.147ns (routing 0.764ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.231ns, distribution 1.241ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.147     5.118    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.232 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/Q
                         net (fo=11, routed)          0.583     5.815    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]
    SLICE_X31Y189        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.229     6.044 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.038     6.082    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.472     4.754    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.923ns  (logic 0.265ns (28.709%)  route 0.658ns (71.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.133ns (routing 0.764ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.231ns, distribution 1.241ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.133     5.104    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.220 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=10, routed)          0.563     5.783    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X31Y189        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     5.932 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[2]_i_1/O
                         net (fo=1, routed)           0.095     6.027    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[2]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.472     4.754    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.207ns (25.494%)  route 0.605ns (74.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.133ns (routing 0.764ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.231ns, distribution 1.241ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.133     5.104    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.220 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=12, routed)          0.564     5.784    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X31Y189        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     5.875 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.041     5.916    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[1]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.472     4.754    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.301ns (46.602%)  route 0.345ns (53.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.133ns (routing 0.764ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.231ns, distribution 1.259ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.133     5.104    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y183        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.219 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=8, routed)           0.250     5.469    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X35Y187        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     5.655 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[8]_i_1/O
                         net (fo=1, routed)           0.095     5.750    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[8]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.490     4.772    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.607ns  (logic 0.265ns (43.673%)  route 0.342ns (56.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.147ns (routing 0.764ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.231ns, distribution 1.259ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.147     5.118    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.232 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/Q
                         net (fo=11, routed)          0.246     5.478    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]
    SLICE_X35Y187        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     5.629 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[6]_i_1/O
                         net (fo=1, routed)           0.096     5.725    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[6]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.490     4.772    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.597ns  (logic 0.308ns (51.601%)  route 0.289ns (48.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.133ns (routing 0.764ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.231ns, distribution 1.259ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.133     5.104    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y183        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.219 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=8, routed)           0.250     5.469    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X35Y187        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     5.662 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.039     5.701    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[9]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.490     4.772    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.549ns  (logic 0.251ns (45.724%)  route 0.298ns (54.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.133ns (routing 0.764ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.231ns, distribution 1.259ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     2.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     2.971 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         2.133     5.104    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y183        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.220 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/Q
                         net (fo=8, routed)           0.257     5.477    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]
    SLICE_X35Y187        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.612 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.041     5.653    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[7]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.490     4.772    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.083ns (42.165%)  route 0.114ns (57.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.168ns (routing 0.417ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.133ns, distribution 0.832ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.168     2.428    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y184        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.511 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.114     2.625    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.965     2.566    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.129ns (64.875%)  route 0.070ns (35.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.168ns (routing 0.417ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.133ns, distribution 0.834ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.168     2.428    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y184        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.511 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.061     2.572    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X35Y187        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.046     2.618 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.009     2.627    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[9]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.967     2.568    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.110ns (49.532%)  route 0.112ns (50.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.168ns (routing 0.417ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.133ns, distribution 0.834ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.168     2.428    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.511 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/Q
                         net (fo=10, routed)          0.102     2.613    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]
    SLICE_X35Y187        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.027     2.640 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.010     2.650    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[7]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.967     2.568    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.120ns (47.794%)  route 0.131ns (52.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.168ns (routing 0.417ns, distribution 0.751ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.133ns, distribution 0.834ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.168     2.428    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.511 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/Q
                         net (fo=10, routed)          0.102     2.613    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]
    SLICE_X35Y187        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.650 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[6]_i_1/O
                         net (fo=1, routed)           0.029     2.679    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[6]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.967     2.568    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.150ns (54.879%)  route 0.123ns (45.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.164ns (routing 0.417ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.133ns, distribution 0.834ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.164     2.424    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y183        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.507 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/Q
                         net (fo=8, routed)           0.096     2.604    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]
    SLICE_X35Y187        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.067     2.671 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[8]_i_1/O
                         net (fo=1, routed)           0.027     2.698    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[8]
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.967     2.568    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y187        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.110ns (34.357%)  route 0.210ns (65.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.165ns (routing 0.417ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.133ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.165     2.425    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.508 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=12, routed)          0.200     2.708    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X31Y189        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.027     2.735 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.010     2.745    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[1]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.951     2.552    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.120ns (34.368%)  route 0.229ns (65.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.165ns (routing 0.417ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.133ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.165     2.425    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.508 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=12, routed)          0.200     2.708    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X31Y189        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.745 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.029     2.774    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.951     2.552    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.108ns (30.899%)  route 0.242ns (69.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.169ns (routing 0.417ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.133ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.169     2.429    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y182        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y182        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.512 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/Q
                         net (fo=7, routed)           0.233     2.744    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]
    SLICE_X31Y189        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.025     2.769 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.009     2.778    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.951     2.552    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.153ns (42.461%)  route 0.207ns (57.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.165ns (routing 0.417ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.133ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.165     2.425    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     2.511 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/Q
                         net (fo=10, routed)          0.180     2.692    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]
    SLICE_X31Y189        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.067     2.759 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[2]_i_1/O
                         net (fo=1, routed)           0.027     2.786    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[2]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.951     2.552    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.129ns (34.437%)  route 0.246ns (65.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.165ns (routing 0.417ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.133ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.165     2.425    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X37Y183        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.508 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=10, routed)          0.237     2.745    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X31Y189        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.046     2.791 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[3]_i_1/O
                         net (fo=1, routed)           0.009     2.800    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/wptr[3]
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.951     2.552    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_vid_clk_2
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.339ns (34.729%)  route 0.637ns (65.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.897ns (routing 1.338ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.897     4.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.152 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           0.570     4.722    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X26Y237        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.946 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[8]_i_1/O
                         net (fo=1, routed)           0.067     5.013    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[8]
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     4.736    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.341ns (36.271%)  route 0.599ns (63.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.897ns (routing 1.338ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.897     4.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.152 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           0.570     4.722    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X26Y237        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.226     4.948 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.029     4.977    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[9]
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     4.736    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.205ns (25.916%)  route 0.586ns (74.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.897ns (routing 1.338ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.897     4.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.151 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]/Q
                         net (fo=7, routed)           0.561     4.712    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[8]
    SLICE_X26Y237        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.091     4.803 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.025     4.828    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[7]
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     4.736    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.701ns  (logic 0.301ns (42.923%)  route 0.400ns (57.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.897ns (routing 1.338ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.231ns, distribution 1.223ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.897     4.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.151 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/Q
                         net (fo=10, routed)          0.331     4.482    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]
    SLICE_X26Y237        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     4.669 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[6]_i_1/O
                         net (fo=1, routed)           0.069     4.738    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[6]
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.454     4.736    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.301ns (45.434%)  route 0.362ns (54.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.877ns (routing 1.338ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.877     4.017    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.132 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/Q
                         net (fo=9, routed)           0.267     4.399    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]
    SLICE_X28Y237        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     4.585 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[2]_i_1/O
                         net (fo=1, routed)           0.095     4.680    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[2]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.469     4.751    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.305ns (49.877%)  route 0.307ns (50.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.877ns (routing 1.338ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.877     4.017    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.132 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]/Q
                         net (fo=9, routed)           0.266     4.398    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[2]
    SLICE_X28Y237        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     4.588 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.041     4.629    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[1]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.469     4.751    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.600ns  (logic 0.207ns (34.474%)  route 0.393ns (65.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.877ns (routing 1.338ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.877     4.017    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.131 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/Q
                         net (fo=8, routed)           0.354     4.485    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]
    SLICE_X28Y237        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     4.578 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[3]_i_1/O
                         net (fo=1, routed)           0.039     4.617    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[3]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.469     4.751    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.566ns  (logic 0.313ns (55.311%)  route 0.253ns (44.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.897ns (routing 1.338ns, distribution 1.559ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.897     4.037    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.151 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]/Q
                         net (fo=10, routed)          0.215     4.366    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[6]
    SLICE_X28Y237        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     4.565 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.038     4.603    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.469     4.751    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.567ns  (logic 0.339ns (59.791%)  route 0.228ns (40.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.877ns (routing 1.338ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.877     4.017    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.131 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]/Q
                         net (fo=8, routed)           0.147     4.278    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[4]
    SLICE_X28Y237        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     4.503 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[4]_i_1/O
                         net (fo=1, routed)           0.081     4.584    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[4]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.469     4.751    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.461ns  (logic 0.196ns (42.528%)  route 0.265ns (57.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.903ns (routing 1.338ns, distribution 1.565ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.231ns, distribution 1.238ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     0.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     1.140 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.903     4.043    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     4.159 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/Q
                         net (fo=10, routed)          0.169     4.328    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]
    SLICE_X28Y237        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     4.408 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.096     4.504    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.469     4.751    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.084ns (52.141%)  route 0.077ns (47.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.585ns (routing 0.744ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.133ns, distribution 0.808ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.585     2.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y238        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.192 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.077     2.269    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.941     2.542    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.121ns (65.370%)  route 0.064ns (34.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.585ns (routing 0.744ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.133ns, distribution 0.804ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.585     2.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X26Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y238        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.192 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[10]/Q
                         net (fo=4, routed)           0.056     2.248    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg__0[10]
    SLICE_X26Y237        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.037     2.285 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[9]_i_1/O
                         net (fo=1, routed)           0.008     2.293    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[9]
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.937     2.538    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.124ns (64.574%)  route 0.068ns (35.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.585ns (routing 0.744ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.133ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.585     2.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.191 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]/Q
                         net (fo=11, routed)          0.058     2.249    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[1]
    SLICE_X28Y237        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.041     2.290 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[1]_i_1/O
                         net (fo=1, routed)           0.010     2.300    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[1]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.949     2.550    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.123ns (55.269%)  route 0.100ns (44.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.593ns (routing 0.744ns, distribution 0.849ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.133ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.593     2.116    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.200 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/Q
                         net (fo=6, routed)           0.091     2.291    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]
    SLICE_X28Y237        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.039     2.330 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[5]_i_1/O
                         net (fo=1, routed)           0.009     2.339    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[5]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.949     2.550    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.129ns (55.715%)  route 0.103ns (44.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.585ns (routing 0.744ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.133ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.585     2.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.191 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=9, routed)           0.094     2.285    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X28Y237        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.046     2.331 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[3]_i_1/O
                         net (fo=1, routed)           0.009     2.340    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[3]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.949     2.550    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.122ns (53.943%)  route 0.104ns (46.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.593ns (routing 0.744ns, distribution 0.849ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.133ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.593     2.116    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.201 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]/Q
                         net (fo=10, routed)          0.075     2.276    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[0]
    SLICE_X28Y237        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     2.313 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[0]_i_1/O
                         net (fo=1, routed)           0.029     2.342    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[0]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.949     2.550    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.129ns (49.456%)  route 0.132ns (50.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.591ns (routing 0.744ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.133ns, distribution 0.804ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.591     2.114    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.200 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/Q
                         net (fo=9, routed)           0.125     2.325    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]
    SLICE_X26Y237        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.043     2.368 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[7]_i_1/O
                         net (fo=1, routed)           0.007     2.375    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[7]
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.937     2.538    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.151ns (56.863%)  route 0.115ns (43.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.593ns (routing 0.744ns, distribution 0.849ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.133ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.593     2.116    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.200 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]/Q
                         net (fo=6, routed)           0.091     2.291    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[5]
    SLICE_X28Y237        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.067     2.358 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[4]_i_1/O
                         net (fo=1, routed)           0.024     2.382    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[4]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.949     2.550    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.159ns (56.880%)  route 0.121ns (43.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.585ns (routing 0.744ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.133ns, distribution 0.816ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.585     2.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y238        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.191 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]/Q
                         net (fo=9, routed)           0.094     2.285    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[3]
    SLICE_X28Y237        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.361 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[2]_i_1/O
                         net (fo=1, routed)           0.027     2.388    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[2]
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.949     2.550    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.162ns (52.969%)  route 0.144ns (47.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.591ns (routing 0.744ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.133ns, distribution 0.804ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.591     2.114    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y238        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.200 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]/Q
                         net (fo=9, routed)           0.125     2.325    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/waddr_reg[7]
    SLICE_X26Y237        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.076     2.401 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1[6]_i_1/O
                         net (fo=1, routed)           0.019     2.420    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/wptr[6]
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.206     1.575    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.601 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.937     2.538    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X26Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/w2r_wptr1_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ctrl_design_1_clk_wiz_0_0
  To Clock:  mipi_rx_to_video_vid_clk_1

Max Delay           780 Endpoints
Min Delay           780 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.553ns  (logic 0.197ns (5.544%)  route 3.356ns (94.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.257     7.980    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y208        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929     4.002    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y208        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][7]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.553ns  (logic 0.197ns (5.544%)  route 3.356ns (94.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.257     7.980    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y208        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929     4.002    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y208        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 0.197ns (5.549%)  route 3.353ns (94.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.254     7.977    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y208        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929     4.002    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y208        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 0.197ns (5.549%)  route 3.353ns (94.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.254     7.977    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y208        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929     4.002    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y208        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 0.197ns (5.549%)  route 3.353ns (94.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.703ns, distribution 1.226ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.254     7.977    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y208        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.929     4.002    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y208        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/align_idx_reg[1][2]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.197ns (5.565%)  route 3.343ns (94.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.703ns, distribution 1.221ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.245     7.967    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y207        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.924     3.996    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y207        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.197ns (5.565%)  route 3.343ns (94.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.703ns, distribution 1.221ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.245     7.967    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y207        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.924     3.996    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y207        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][8]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.197ns (5.565%)  route 3.343ns (94.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.703ns, distribution 1.221ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.245     7.967    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y207        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.924     3.996    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y207        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][9]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 0.197ns (5.565%)  route 3.343ns (94.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.703ns, distribution 1.221ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.245     7.967    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y207        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.924     3.996    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y207        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[6][9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.539ns  (logic 0.197ns (5.566%)  route 3.342ns (94.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.722ns (routing 0.246ns, distribution 1.476ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.703ns, distribution 1.217ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.722     4.427    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.541 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         1.099     5.640    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset
    SLICE_X23Y126        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     5.723 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=680, routed)         2.244     7.966    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg
    SLICE_X38Y213        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.920     3.992    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/clk_hs_byte
    SLICE_X38Y213        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/lane_buf_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.083ns (39.519%)  route 0.127ns (60.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.451ns, distribution 0.889ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.127     3.224    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y103        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.340     3.409    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y103        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.083ns (39.519%)  route 0.127ns (60.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.451ns, distribution 0.885ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.127     3.224    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y103        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.336     3.405    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y103        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[12]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.083ns (39.519%)  route 0.127ns (60.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.451ns, distribution 0.885ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.127     3.224    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y103        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.336     3.405    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y103        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.083ns (39.519%)  route 0.127ns (60.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.451ns, distribution 0.885ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.127     3.224    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y103        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.336     3.405    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y103        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[14]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.083ns (39.519%)  route 0.127ns (60.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.451ns, distribution 0.885ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.127     3.224    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y103        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.336     3.405    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y103        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[15]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.083ns (39.519%)  route 0.127ns (60.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.451ns, distribution 0.885ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.127     3.224    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y103        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.336     3.405    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y103        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[8]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.083ns (39.519%)  route 0.127ns (60.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.451ns, distribution 0.889ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.127     3.224    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y103        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.340     3.409    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y103        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/pix_cnt_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.083ns (36.879%)  route 0.142ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.451ns, distribution 0.889ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.142     3.239    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y104        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.340     3.409    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y104        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[15]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.083ns (36.879%)  route 0.142ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.451ns, distribution 0.889ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.142     3.239    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y104        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.340     3.409    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y104        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.083ns (36.879%)  route 0.142ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.921ns (routing 0.126ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.451ns, distribution 0.889ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.921     3.014    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y99         FDSE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.097 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=103, routed)         0.142     3.239    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X14Y104        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.340     3.409    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_byte
    SLICE_X14Y104        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_height_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mm_design_1_clk_wiz_0_0
  To Clock:  mipi_rx_to_video_vid_clk_1

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.250ns (16.270%)  route 1.287ns (83.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.648     4.358    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.474 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/Q
                         net (fo=10, routed)          1.191     5.664    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]
    SLICE_X35Y185        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     5.798 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[2]_i_1/O
                         net (fo=1, routed)           0.096     5.894    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[2]
    SLICE_X35Y185        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y185        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.483ns  (logic 0.251ns (16.930%)  route 1.232ns (83.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.648     4.358    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.474 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/Q
                         net (fo=10, routed)          1.191     5.664    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]
    SLICE_X35Y185        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.799 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[3]_i_1/O
                         net (fo=1, routed)           0.041     5.840    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[3]
    SLICE_X35Y185        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y185        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.298ns (34.488%)  route 0.566ns (65.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.675ns (routing 0.246ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.675     4.385    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X30Y180        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y180        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.498 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/Q
                         net (fo=12, routed)          0.470     4.968    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]
    SLICE_X35Y184        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     5.153 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[0]_i_1/O
                         net (fo=1, routed)           0.096     5.249    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[0]
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.303ns (37.221%)  route 0.511ns (62.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.675ns (routing 0.246ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.675     4.385    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X30Y180        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y180        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     4.498 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/Q
                         net (fo=12, routed)          0.470     4.968    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]
    SLICE_X35Y184        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     5.158 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.041     5.199    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[1]
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.830ns  (logic 0.267ns (32.159%)  route 0.563ns (67.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.652ns (routing 0.246ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.652     4.362    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y189        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.478 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/Q
                         net (fo=7, routed)           0.467     4.945    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]
    SLICE_X35Y186        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     5.096 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[4]_i_1/O
                         net (fo=1, routed)           0.096     5.192    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[4]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.270ns (34.693%)  route 0.508ns (65.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.652ns (routing 0.246ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.652     4.362    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y189        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     4.478 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/Q
                         net (fo=7, routed)           0.467     4.945    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]
    SLICE_X35Y186        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     5.099 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.041     5.140    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[5]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.600ns  (logic 0.300ns (49.996%)  route 0.300ns (50.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.652ns (routing 0.246ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.652     4.362    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y189        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.476 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/Q
                         net (fo=10, routed)          0.205     4.681    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]
    SLICE_X35Y186        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     4.867 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.095     4.962    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.551ns  (logic 0.307ns (55.712%)  route 0.244ns (44.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.652ns (routing 0.246ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.652     4.362    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y189        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     4.476 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/Q
                         net (fo=10, routed)          0.205     4.681    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]
    SLICE_X35Y186        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.874 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.039     4.913    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.564ns  (logic 0.340ns (60.300%)  route 0.224ns (39.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.637ns (routing 0.246ns, distribution 1.391ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.637     4.347    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y188        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y188        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.462 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[9]/Q
                         net (fo=8, routed)           0.143     4.605    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[9]
    SLICE_X35Y186        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     4.830 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.081     4.911    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[8]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.557ns  (logic 0.116ns (20.835%)  route 0.441ns (79.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.637ns (routing 0.246ns, distribution 1.391ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.703ns, distribution 1.231ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.637     4.347    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y188        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y188        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.463 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.441     4.904    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.934     4.006    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.123ns (63.748%)  route 0.070ns (36.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.871ns (routing 0.126ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.451ns, distribution 0.825ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.871     2.966    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y188        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y188        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=8, routed)           0.061     3.110    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X35Y186        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     3.150 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.009     3.159    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.276     3.345    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.122ns (60.262%)  route 0.080ns (39.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.871ns (routing 0.126ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.451ns, distribution 0.825ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.871     2.966    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y188        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y188        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.071     3.120    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X35Y186        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.039     3.159 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.009     3.168    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.276     3.345    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.120ns (58.839%)  route 0.084ns (41.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.871ns (routing 0.126ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.451ns, distribution 0.825ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.871     2.966    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y188        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y188        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=8, routed)           0.060     3.109    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X35Y186        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.146 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.024     3.170    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[8]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.276     3.345    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.083ns (35.707%)  route 0.149ns (64.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.871ns (routing 0.126ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.451ns, distribution 0.823ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.871     2.966    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y188        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y188        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.049 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.149     3.198    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.274     3.343    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.120ns (47.516%)  route 0.133ns (52.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.876ns (routing 0.126ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.451ns, distribution 0.825ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.876     2.971    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y189        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.054 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=11, routed)          0.106     3.159    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X35Y186        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     3.196 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.027     3.223    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.276     3.345    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.151ns (55.201%)  route 0.123ns (44.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.876ns (routing 0.126ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.451ns, distribution 0.825ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.876     2.971    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X35Y189        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y189        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.054 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=11, routed)          0.113     3.166    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X35Y186        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068     3.234 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.010     3.244    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[5]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.276     3.345    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.113ns (37.576%)  route 0.188ns (62.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.874ns (routing 0.126ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.451ns, distribution 0.825ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.874     2.969    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y186        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.055 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/Q
                         net (fo=9, routed)           0.178     3.232    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]
    SLICE_X35Y185        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     3.259 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[3]_i_1/O
                         net (fo=1, routed)           0.010     3.269    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[3]
    SLICE_X35Y185        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.276     3.345    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y185        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.111ns (37.724%)  route 0.183ns (62.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.882ns (routing 0.126ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.451ns, distribution 0.826ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.882     2.977    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X30Y180        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y180        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.061 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/Q
                         net (fo=10, routed)          0.173     3.234    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]
    SLICE_X35Y184        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     3.261 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.010     3.271    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[1]
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.277     3.346    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.176ns (55.829%)  route 0.139ns (44.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.874ns (routing 0.126ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.451ns, distribution 0.825ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.874     2.969    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y186        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.055 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/Q
                         net (fo=9, routed)           0.110     3.165    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]
    SLICE_X35Y186        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.090     3.255 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[4]_i_1/O
                         net (fo=1, routed)           0.029     3.284    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[4]
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.276     3.345    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.150ns (41.238%)  route 0.214ns (58.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.874ns (routing 0.126ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.451ns, distribution 0.826ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.874     2.969    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X31Y186        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y186        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.052 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[0]/Q
                         net (fo=11, routed)          0.185     3.236    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[0]
    SLICE_X35Y184        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.067     3.303 r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[0]_i_1/O
                         net (fo=1, routed)           0.029     3.332    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/rptr[0]
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.277     3.346    design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X35Y184        FDCE                                         r  design_1_i/camif_ias1/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ctrl_design_1_clk_wiz_0_0
  To Clock:  mipi_rx_to_video_vid_clk_2

Max Delay           526 Endpoints
Min Delay           526 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_byte_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 0.196ns (3.755%)  route 5.023ns (96.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.468ns (routing 1.231ns, distribution 1.237ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.905     9.546    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_byte_2_reg[0]_0
    SLICE_X11Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.468     3.383    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X11Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_byte_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[16]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 0.196ns (3.755%)  route 5.023ns (96.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.468ns (routing 1.231ns, distribution 1.237ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.905     9.546    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_byte_2_reg[0]_0
    SLICE_X11Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.468     3.383    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/clk_hs_byte
    SLICE_X11Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 0.196ns (3.794%)  route 4.970ns (96.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.231ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.852     9.493    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/AR[0]
    SLICE_X11Y235        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.475     3.390    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X11Y235        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 0.196ns (3.794%)  route 4.970ns (96.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.231ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.852     9.493    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/AR[0]
    SLICE_X11Y235        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.475     3.390    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X11Y235        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 0.196ns (3.794%)  route 4.970ns (96.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.231ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.852     9.493    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/AR[0]
    SLICE_X11Y235        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.475     3.390    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X11Y235        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.166ns  (logic 0.196ns (3.794%)  route 4.970ns (96.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.231ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.852     9.493    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/AR[0]
    SLICE_X11Y235        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.475     3.390    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X11Y235        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 0.196ns (3.898%)  route 4.832ns (96.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.231ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.713     9.355    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/AR[0]
    SLICE_X11Y236        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.475     3.390    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X11Y236        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[10]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 0.196ns (3.898%)  route 4.832ns (96.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.231ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.713     9.355    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/AR[0]
    SLICE_X11Y236        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.475     3.390    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X11Y236        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[11]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 0.196ns (3.898%)  route 4.832ns (96.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.231ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.713     9.355    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/AR[0]
    SLICE_X11Y236        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.475     3.390    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X11Y236        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[12]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 0.196ns (3.898%)  route 4.832ns (96.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.622ns (routing 0.246ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.231ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.622     4.327    design_1_i/rst_clk_wiz_ctrl/U0/slowest_sync_clk
    SLICE_X30Y126        FDRE                                         r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     4.441 r  design_1_i/rst_clk_wiz_ctrl/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          1.118     5.559    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.641 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/reg_ce_i_2/O
                         net (fo=424, routed)         3.713     9.355    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/AR[0]
    SLICE_X11Y236        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.475     3.390    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/clk_hs_byte
    SLICE_X11Y236        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_data_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.811ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.597     2.374    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.811ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.597     2.374    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.811ns, distribution 0.782ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.593     2.370    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.811ns, distribution 0.782ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.593     2.370    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.811ns, distribution 0.782ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.593     2.370    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.811ns, distribution 0.782ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.593     2.370    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/line_cnt_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.811ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.597     2.374    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.811ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.597     2.374    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.811ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.597     2.374    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.084ns (24.211%)  route 0.263ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.933ns (routing 0.126ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.811ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.933     3.026    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y98         FDSE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.110 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset_reg/Q
                         net (fo=105, routed)         0.263     3.372    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset
    SLICE_X9Y115         FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.597     2.374    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/clk_hs_byte
    SLICE_X9Y115         FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_di_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mm_design_1_clk_wiz_0_0
  To Clock:  mipi_rx_to_video_vid_clk_2

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.300ns (31.791%)  route 0.644ns (68.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.642ns (routing 0.246ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.642     4.352    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.467 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           0.548     5.014    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]
    SLICE_X25Y238        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     5.199 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.096     5.295    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617     3.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.305ns (34.129%)  route 0.589ns (65.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.642ns (routing 0.246ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.642     4.352    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.467 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]/Q
                         net (fo=9, routed)           0.548     5.014    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[7]
    SLICE_X25Y238        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     5.204 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.041     5.245    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617     3.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.744ns  (logic 0.334ns (44.878%)  route 0.410ns (55.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.642ns (routing 0.246ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.642     4.352    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.466 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=7, routed)           0.315     4.781    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X25Y238        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.220     5.001 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[8]_i_1/O
                         net (fo=1, routed)           0.095     5.096    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[8]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617     3.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.678ns  (logic 0.301ns (44.386%)  route 0.377ns (55.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.627ns (routing 0.246ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.231ns, distribution 1.385ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.627     4.337    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y236        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.453 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/Q
                         net (fo=9, routed)           0.310     4.763    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]
    SLICE_X27Y237        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     4.948 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[2]_i_1/O
                         net (fo=1, routed)           0.067     5.015    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[2]
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.616     3.531    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.269ns (41.366%)  route 0.381ns (58.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.642ns (routing 0.246ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.642     4.352    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.467 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[9]/Q
                         net (fo=7, routed)           0.342     4.809    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[9]
    SLICE_X25Y238        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.154     4.963 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.039     5.002    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617     3.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.303ns (47.556%)  route 0.334ns (52.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.627ns (routing 0.246ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.231ns, distribution 1.385ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.627     4.337    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y236        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.453 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]/Q
                         net (fo=9, routed)           0.310     4.763    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[3]
    SLICE_X27Y237        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     4.950 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[3]_i_1/O
                         net (fo=1, routed)           0.024     4.974    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[3]
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.616     3.531    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.628ns  (logic 0.334ns (53.183%)  route 0.294ns (46.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.627ns (routing 0.246ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.231ns, distribution 1.385ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.627     4.337    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y236        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     4.451 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/Q
                         net (fo=9, routed)           0.253     4.704    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]
    SLICE_X28Y236        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     4.924 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.041     4.965    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[1]
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.616     3.531    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.301ns (50.850%)  route 0.291ns (49.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.648ns (routing 0.246ns, distribution 1.402ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.231ns, distribution 1.385ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.648     4.358    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     4.474 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[0]/Q
                         net (fo=10, routed)          0.195     4.669    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[0]
    SLICE_X28Y236        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.185     4.854 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[0]_i_1/O
                         net (fo=1, routed)           0.096     4.950    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[0]
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.616     3.531    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.607ns  (logic 0.339ns (55.868%)  route 0.268ns (44.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.627ns (routing 0.246ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.231ns, distribution 1.385ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.627     4.337    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y236        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.455 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/Q
                         net (fo=8, routed)           0.199     4.654    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]
    SLICE_X27Y237        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     4.875 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[4]_i_1/O
                         net (fo=1, routed)           0.069     4.944    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[4]
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.616     3.531    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.522ns  (logic 0.114ns (21.851%)  route 0.408ns (78.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.639ns (routing 0.246ns, distribution 1.393ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.231ns, distribution 1.386ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.639     4.349    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y237        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.463 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.408     4.870    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.617     3.532    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.124ns (65.065%)  route 0.067ns (34.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.864ns (routing 0.126ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.811ns, distribution 0.920ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.864     2.959    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y236        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.042 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.057     3.099    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]
    SLICE_X28Y236        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.041     3.140 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[1]_i_1/O
                         net (fo=1, routed)           0.010     3.150    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[1]
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.731     2.508    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.121ns (64.618%)  route 0.066ns (35.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.870ns (routing 0.126ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.811ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.870     2.965    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.049 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/Q
                         net (fo=6, routed)           0.059     3.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]
    SLICE_X27Y237        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     3.145 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[5]_i_1/O
                         net (fo=1, routed)           0.007     3.152    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[5]
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.729     2.506    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.121ns (59.088%)  route 0.084ns (40.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.864ns (routing 0.126ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.811ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.864     2.959    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y236        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.043 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]/Q
                         net (fo=8, routed)           0.077     3.120    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[4]
    SLICE_X27Y237        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     3.157 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[3]_i_1/O
                         net (fo=1, routed)           0.007     3.164    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[3]
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.729     2.506    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.083ns (38.281%)  route 0.134ns (61.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.863ns (routing 0.126ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.811ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.863     2.958    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y237        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.041 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.134     3.175    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.732     2.509    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.109ns (49.140%)  route 0.113ns (50.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.863ns (routing 0.126ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.811ns, distribution 0.923ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.863     2.958    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X25Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y237        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.041 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[10]/Q
                         net (fo=4, routed)           0.104     3.145    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg__0[10]
    SLICE_X25Y238        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.026     3.171 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[9]_i_1/O
                         net (fo=1, routed)           0.009     3.180    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[9]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.734     2.511    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.151ns (65.866%)  route 0.078ns (34.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.870ns (routing 0.126ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.811ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.870     2.965    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.049 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]/Q
                         net (fo=6, routed)           0.059     3.108    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[5]
    SLICE_X27Y237        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.067     3.175 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[4]_i_1/O
                         net (fo=1, routed)           0.019     3.194    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[4]
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.729     2.506    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.150ns (63.673%)  route 0.086ns (36.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.864ns (routing 0.126ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.811ns, distribution 0.920ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.864     2.959    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y236        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.042 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.057     3.099    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[1]
    SLICE_X28Y236        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.067     3.166 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[0]_i_1/O
                         net (fo=1, routed)           0.029     3.195    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[0]
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.731     2.508    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.125ns (51.342%)  route 0.118ns (48.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.868ns (routing 0.126ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.811ns, distribution 0.923ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.868     2.963    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.047 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]/Q
                         net (fo=7, routed)           0.108     3.156    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[8]
    SLICE_X25Y238        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.041     3.197 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[7]_i_1/O
                         net (fo=1, routed)           0.010     3.207    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[7]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.734     2.511    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.160ns (59.359%)  route 0.110ns (40.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.864ns (routing 0.126ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.811ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.864     2.959    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X28Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y236        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.042 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]/Q
                         net (fo=9, routed)           0.092     3.134    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[2]
    SLICE_X27Y237        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.077     3.211 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[2]_i_1/O
                         net (fo=1, routed)           0.018     3.229    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[2]
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.729     2.506    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X27Y237        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.161ns (52.205%)  route 0.147ns (47.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.868ns (routing 0.126ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.811ns, distribution 0.923ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     2.072    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.095 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       0.868     2.963    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/aclk
    SLICE_X27Y236        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y236        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.047 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]/Q
                         net (fo=10, routed)          0.118     3.165    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/raddr_reg[6]
    SLICE_X25Y238        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.077     3.242 r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1[6]_i_1/O
                         net (fo=1, routed)           0.029     3.271    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/rptr[6]
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.734     2.511    design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X25Y238        FDCE                                         r  design_1_i/camif_rpi/video_to_axis/inst/video_to_axis_inst/fifo/r2w_rptr1_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ctrl_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 6.464ns (77.513%)  route 1.875ns (22.487%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.738ns (routing 0.246ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.738     4.443    design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X11Y87         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.557 f  design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          0.433     4.990    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X5Y86          LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.179 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=2, routed)           1.442     6.621    iic_scl_iobuf/T
    G11                  OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      6.161    12.783 r  iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.783    iic_scl_io
    G11                                                               r  iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 6.428ns (79.152%)  route 1.693ns (20.848%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.739ns (routing 0.246ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.739     4.444    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X11Y86         FDSE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.558 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/Q
                         net (fo=1, routed)           0.376     4.934    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg_n_0
    SLICE_X10Y85         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     5.086 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=2, routed)           1.317     6.403    iic_sda_iobuf/T
    F10                  OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      6.162    12.564 r  iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.564    iic_sda_io
    F10                                                               r  iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.055ns  (logic 3.606ns (71.336%)  route 1.449ns (28.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.777ns (routing 0.246ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.777     4.482    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y100        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.595 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.449     6.044    lopt_1
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.493     9.537 r  gpio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.537    gpio[1]
    F11                                                               r  gpio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.973ns  (logic 3.607ns (72.530%)  route 1.366ns (27.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.777ns (routing 0.246ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.777     4.482    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     4.600 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.366     5.966    lopt_2
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.489     9.454 r  gpio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.454    gpio[2]
    J12                                                               r  gpio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.854ns  (logic 3.611ns (74.393%)  route 1.243ns (25.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.777ns (routing 0.246ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     2.661    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.705 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.777     4.482    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     4.598 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.243     5.841    lopt
    K13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.495     9.336 r  gpio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.336    gpio[0]
    K13                                                               r  gpio[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.708ns (74.601%)  route 0.581ns (25.399%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.944ns (routing 0.126ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.944     3.037    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X8Y86          FDSE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.123 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg_reg/Q
                         net (fo=4, routed)           0.074     3.197    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_cout_reg
    SLICE_X10Y85         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.234 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=2, routed)           0.507     3.741    iic_sda_iobuf/T
    F10                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.585     5.326 r  iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.326    iic_sda_io
    F10                                                               r  iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.706ns (72.503%)  route 0.647ns (27.497%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.944ns (routing 0.126ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.944     3.037    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X6Y86          FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.121 r  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/Q
                         net (fo=3, routed)           0.072     3.193    design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/sda_setup
    SLICE_X5Y86          LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.038     3.231 f  design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=2, routed)           0.575     3.806    iic_scl_iobuf/T
    G11                  OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.584     5.390 r  iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.390    iic_scl_io
    G11                                                               r  iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.974ns (80.017%)  route 0.493ns (19.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.940ns (routing 0.126ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.940     3.033    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.117 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.493     3.610    lopt
    K13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.890     5.500 r  gpio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.500    gpio[0]
    K13                                                               r  gpio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.970ns (78.990%)  route 0.524ns (21.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.941ns (routing 0.126ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.941     3.034    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y100        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.116 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.524     3.640    lopt_1
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.888     5.528 r  gpio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.528    gpio[1]
    F11                                                               r  gpio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.968ns (78.717%)  route 0.532ns (21.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      0.940ns (routing 0.126ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     2.070    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.093 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        0.940     3.033    design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y101        FDRE                                         r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.117 r  design_1_i/gpio_slice/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.532     3.649    lopt_2
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.884     5.532 r  gpio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.532    gpio[2]
    J12                                                               r  gpio[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_vcu_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                            (clock source 'clk_vcu_design_1_clk_wiz_0_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.753ns  (logic 0.044ns (1.598%)  route 2.709ns (98.402%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.415ns (routing 1.564ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vcu_design_1_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    BUFG_PS_X0Y73        BUFG_PS                      0.000    15.000 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           2.415    17.415    design_1_i/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.103    17.312 f  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.363    17.675    design_1_i/clk_wiz/inst/clk_vcu_design_1_clk_wiz_0_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    17.719 f  design_1_i/clk_wiz/inst/clkout4_buf/O
                         net (fo=1, routed)           2.346    20.065    design_1_i/vcu/inst/pll_ref_clk
    VCU_X0Y0             VCU                                          f  design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                            (clock source 'clk_vcu_design_1_clk_wiz_0_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.484ns  (logic 0.023ns (1.550%)  route 1.461ns (98.450%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.324ns (routing 0.876ns, distribution 0.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vcu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.324     1.324    design_1_i/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.566     1.890 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.186     2.076    design_1_i/clk_wiz/inst/clk_vcu_design_1_clk_wiz_0_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.099 r  design_1_i/clk_wiz/inst/clkout4_buf/O
                         net (fo=1, routed)           1.275     3.374    design_1_i/vcu/inst/pll_ref_clk
    VCU_X0Y0             VCU                                          r  design_1_i/vcu/inst/VCU_i/PLVCUPLLREFCLKPL
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_vid_clk_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.152ns  (logic 0.000ns (0.000%)  route 2.152ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     6.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.971 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.152     9.123    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.000ns (0.000%)  route 2.113ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     6.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.971 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.113     9.084    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.107ns  (logic 0.000ns (0.000%)  route 2.107ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     6.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.971 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.107     9.078    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.102ns  (logic 0.000ns (0.000%)  route 2.102ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 fall edge)
                                                      4.000     4.000 f  
    C1                                                0.000     4.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.292     6.728    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     6.971 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         2.102     9.073    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.075ns  (logic 0.000ns (0.000%)  route 1.075ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.075     2.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 0.000ns (0.000%)  route 1.078ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.078     2.338    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 0.000ns (0.000%)  route 1.082ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.082     2.342    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.108ns  (logic 0.000ns (0.000%)  route 1.108ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.914     1.140    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.260 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=980, routed)         1.108     2.368    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mipi_rx_to_video_vid_clk_2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_2'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.811ns  (logic 0.000ns (0.000%)  route 2.811ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 fall edge)
                                                      4.000     4.000 f  
    D7                                                0.000     4.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     4.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     5.140 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         2.811     7.951    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_2'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.805ns  (logic 0.000ns (0.000%)  route 2.805ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 fall edge)
                                                      4.000     4.000 f  
    D7                                                0.000     4.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     4.386 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     4.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.436 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.461     4.897    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.243     5.140 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         2.805     7.945    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_2'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.474ns  (logic 0.000ns (0.000%)  route 1.474ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         1.474     1.997    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                            (clock source 'mipi_rx_to_video_vid_clk_2'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.478ns  (logic 0.000ns (0.000%)  route 1.478ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.177     0.403    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.523 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
                         net (fo=630, routed)         1.478     2.001    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_byte
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_ctrl_design_1_clk_wiz_0_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.564ns  (logic 1.257ns (49.017%)  route 1.307ns (50.983%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.578ns (routing 0.231ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  iic_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_iobuf/IO
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.257     1.257 r  iic_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.257    iic_sda_iobuf/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.257 r  iic_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.307     2.564    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X10Y95         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.578     4.857    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X10Y95         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.452ns  (logic 1.256ns (51.230%)  route 1.196ns (48.770%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.586ns (routing 0.231ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  iic_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_scl_iobuf/IO
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.256     1.256 r  iic_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.256    iic_scl_iobuf/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.256 r  iic_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.196     2.452    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X8Y95          FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.586     4.865    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X8Y95          FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/VCU_i/VCUPLPWRSUPPLYSTATUSVCCAUX
                            (internal pin)
  Destination:            design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.442ns  (logic 0.306ns (21.221%)  route 1.136ns (78.779%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.583ns (routing 0.231ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU                          0.000     0.000 r  design_1_i/vcu/inst/VCU_i/VCUPLPWRSUPPLYSTATUSVCCAUX
                         net (fo=1, routed)           0.801     0.801    design_1_i/vcu/inst/softip_regs/vcu_pl_pwr_supply_status_vccaux
    SLICE_X6Y81          LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.224     1.025 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[2]_i_2/O
                         net (fo=1, routed)           0.254     1.279    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[2]_i_2_n_0
    SLICE_X7Y83          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     1.361 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[2]_i_1/O
                         net (fo=1, routed)           0.081     1.442    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[2]
    SLICE_X7Y83          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.583     4.862    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/VCU_i/VCUPLPLLSTATUSPLLLOCK
                            (internal pin)
  Destination:            design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.299ns  (logic 0.270ns (20.785%)  route 1.029ns (79.215%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.576ns (routing 0.231ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU                          0.000     0.000 r  design_1_i/vcu/inst/VCU_i/VCUPLPLLSTATUSPLLLOCK
                         net (fo=1, routed)           0.673     0.673    design_1_i/vcu/inst/softip_regs/vcu_pl_pll_status_pll_lock
    SLICE_X7Y84          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     0.863 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[3]_i_2/O
                         net (fo=1, routed)           0.261     1.124    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[3]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     1.204 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[3]_i_1/O
                         net (fo=1, routed)           0.095     1.299    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[3]
    SLICE_X7Y84          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.576     4.855    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X7Y84          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/VCU_i/VCUPLPWRSUPPLYSTATUSVCUINT
                            (internal pin)
  Destination:            design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.271ns (21.890%)  route 0.967ns (78.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.578ns (routing 0.231ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU                          0.000     0.000 r  design_1_i/vcu/inst/VCU_i/VCUPLPWRSUPPLYSTATUSVCUINT
                         net (fo=1, routed)           0.661     0.661    design_1_i/vcu/inst/softip_regs/vcu_pl_pwr_supply_status_vcuint
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     0.743 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[1]_i_5/O
                         net (fo=1, routed)           0.226     0.969    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[1]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.189     1.158 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[1]_i_1/O
                         net (fo=1, routed)           0.080     1.238    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[1]
    SLICE_X7Y82          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.240    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.279 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.578     4.857    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X7Y82          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vcu/inst/VCU_i/VCUPLPLLSTATUSPLLLOCK
                            (internal pin)
  Destination:            design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.095ns (19.628%)  route 0.389ns (80.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.028ns (routing 0.133ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU                          0.000     0.000 r  design_1_i/vcu/inst/VCU_i/VCUPLPLLSTATUSPLLLOCK
                         net (fo=1, routed)           0.272     0.272    design_1_i/vcu/inst/softip_regs/vcu_pl_pll_status_pll_lock
    SLICE_X7Y84          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.058     0.330 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[3]_i_2/O
                         net (fo=1, routed)           0.090     0.420    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[3]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     0.457 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[3]_i_1/O
                         net (fo=1, routed)           0.027     0.484    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[3]
    SLICE_X7Y84          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.028     2.627    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X7Y84          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/VCU_i/VCUPLPWRSUPPLYSTATUSVCUINT
                            (internal pin)
  Destination:            design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.128ns (24.427%)  route 0.396ns (75.573%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.028ns (routing 0.133ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU                          0.000     0.000 r  design_1_i/vcu/inst/VCU_i/VCUPLPWRSUPPLYSTATUSVCUINT
                         net (fo=1, routed)           0.277     0.277    design_1_i/vcu/inst/softip_regs/vcu_pl_pwr_supply_status_vcuint
    SLICE_X6Y81          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     0.314 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[1]_i_5/O
                         net (fo=1, routed)           0.096     0.410    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[1]_i_5_n_0
    SLICE_X7Y82          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.091     0.501 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[1]_i_1/O
                         net (fo=1, routed)           0.023     0.524    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[1]
    SLICE_X7Y82          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.028     2.627    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X7Y82          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/vcu/inst/VCU_i/VCUPLPWRSUPPLYSTATUSVCCAUX
                            (internal pin)
  Destination:            design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.101ns (18.364%)  route 0.449ns (81.636%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.034ns (routing 0.133ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU                          0.000     0.000 r  design_1_i/vcu/inst/VCU_i/VCUPLPWRSUPPLYSTATUSVCCAUX
                         net (fo=1, routed)           0.313     0.313    design_1_i/vcu/inst/softip_regs/vcu_pl_pwr_supply_status_vccaux
    SLICE_X6Y81          LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.064     0.377 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[2]_i_2/O
                         net (fo=1, routed)           0.112     0.489    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[2]_i_2_n_0
    SLICE_X7Y83          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     0.526 r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[2]_i_1/O
                         net (fo=1, routed)           0.024     0.550    design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r[2]
    SLICE_X7Y83          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.034     2.633    design_1_i/vcu/inst/softip_regs/pl_vcu_axi_lite_clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/vcu/inst/softip_regs/soft_ip_reg_capture_r_reg[2]/C

Slack:                    inf
  Source:                 iic_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 1.063ns (70.826%)  route 0.438ns (29.174%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.035ns (routing 0.133ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  iic_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_scl_iobuf/IO
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.063     1.063 r  iic_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.063    iic_scl_iobuf/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.063 r  iic_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.438     1.501    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X8Y95          FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.035     2.634    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X8Y95          FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_ctrl_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 1.064ns (69.173%)  route 0.474ns (30.827%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.133ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  iic_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_iobuf/IO
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.064     1.064 r  iic_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.064    iic_sda_iobuf/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.064 r  iic_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.474     1.538    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X10Y95         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ctrl_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.448     1.448    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.369 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.573    design_1_i/clk_wiz/inst/clk_ctrl_design_1_clk_wiz_0_0
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.599 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=4026, routed)        1.028     2.627    design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X10Y95         FDRE                                         r  design_1_i/axi_iic/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mm_design_1_clk_wiz_0_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_DBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_DBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.581ns (routing 0.231ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y0         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_DBITERR_A
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_0
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_DBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.581     4.863    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_DBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_DBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.581ns (routing 0.231ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y0         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_DBITERR_B
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_1
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_DBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.581     4.863    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_SBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_SBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.581ns (routing 0.231ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y0         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_SBITERR_B
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_9
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_SBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.581     4.863    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_DBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_DBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.576ns (routing 0.231ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y12        URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_DBITERR_A
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9_n_0
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_DBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.576     4.858    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_DBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_DBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.576ns (routing 0.231ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y12        URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_DBITERR_B
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9_n_1
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_DBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.576     4.858    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_SBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_SBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.576ns (routing 0.231ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y12        URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_SBITERR_B
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9_n_9
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_SBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.576     4.858    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_DBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_DBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.571ns (routing 0.231ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y4         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_DBITERR_A
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_0
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_DBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.571     4.853    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_DBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_DBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.571ns (routing 0.231ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y4         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_DBITERR_B
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_1
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_DBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.571     4.853    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_SBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_SBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.571ns (routing 0.231ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y4         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_SBITERR_B
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_9
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_SBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.571     4.853    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6/CAS_OUT_DBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7/CAS_IN_DBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.001ns  (logic 0.000ns (0.000%)  route 0.001ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.564ns (routing 0.231ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y8         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6/CAS_OUT_DBITERR_A
                         net (fo=1, routed)           0.001     0.001    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6_n_0
    URAM288_X0Y9         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7/CAS_IN_DBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.193     2.193    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.932 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.243    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.282 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.564     4.846    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y9         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_DBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_DBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.769ns (routing 0.246ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y0         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_DBITERR_A
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_0
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_DBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.769     4.479    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_SBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_SBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.769ns (routing 0.246ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y0         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_SBITERR_A
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_8
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_SBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.769     4.479    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_SBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_SBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.769ns (routing 0.246ns, distribution 1.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y0         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CAS_OUT_SBITERR_B
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0_n_9
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CAS_IN_SBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.769     4.479    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y1         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_DBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_DBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.763ns (routing 0.246ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y12        URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_DBITERR_A
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9_n_0
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_DBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.763     4.473    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_SBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_SBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.763ns (routing 0.246ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y12        URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_SBITERR_A
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9_n_8
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_SBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.763     4.473    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_SBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_SBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.763ns (routing 0.246ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y12        URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9/CAS_OUT_SBITERR_B
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9_n_9
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CAS_IN_SBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.763     4.473    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y13        URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_DBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_DBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.758ns (routing 0.246ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y4         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_DBITERR_A
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_0
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_DBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.758     4.468    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_SBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_SBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.758ns (routing 0.246ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y4         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_SBITERR_A
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_8
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_SBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.758     4.468    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_SBITERR_B
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_SBITERR_B
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.758ns (routing 0.246ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y4         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CAS_OUT_SBITERR_B
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3_n_9
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CAS_IN_SBITERR_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.758     4.468    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y5         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CLK

Slack:                    inf
  Source:                 design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6/CAS_OUT_DBITERR_A
                            (internal pin)
  Destination:            design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7/CAS_IN_DBITERR_A
                            (rising edge-triggered cell URAM288 clocked by clk_mm_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.750ns (routing 0.246ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    URAM288_X0Y8         URAM288                      0.000     0.000 r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6/CAS_OUT_DBITERR_A
                         net (fo=1, routed)           0.000     0.000    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6_n_0
    URAM288_X0Y9         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7/CAS_IN_DBITERR_A
  -------------------------------------------------------------------    -------------------

                         (clock clk_mm_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.415     2.415    design_1_i/clk_wiz/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.312 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     2.666    design_1_i/clk_wiz/inst/clk_mm_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.710 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=56581, routed)       1.750     4.460    design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    URAM288_X0Y9         URAM288                                      r  design_1_i/vcu/inst/mem_uram_8bps/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_ias1_clk_bit

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.651ns  (logic 1.519ns (92.003%)  route 0.132ns (7.996%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 3.669 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.662ns (routing 0.009ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.082     0.518    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_hs_bit_2
    BITSLICE_RX_TX_X0Y175
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.133     1.651 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.651    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.453     2.798    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.007 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.662     3.669    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 3.668 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y171
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.453     2.798    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.007 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.661     3.668    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 3.669 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.662ns (routing 0.009ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 r  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y173
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.453     2.798    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.007 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.662     3.669    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 3.670 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_hs_bit_3
    BITSLICE_RX_TX_X0Y177
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.453     2.798    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.007 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.663     3.670    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 3.303 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.462ns (routing 0.008ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  mipi_rx_ias1_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y79 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y171
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.370     2.705    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.841 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.462     3.303    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y171
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 3.303 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.462ns (routing 0.008ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 r  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y173
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.370     2.705    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.841 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.462     3.303    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y173
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.831ns (92.329%)  route 0.069ns (7.671%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 3.305 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.464ns (routing 0.008ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     0.255    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_hs_bit_3
    BITSLICE_RX_TX_X0Y177
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.900 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.900    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.370     2.705    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.841 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.464     3.305    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y177
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[2]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_ias1_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.832ns (91.424%)  route 0.078ns (8.576%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 3.303 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.462ns (routing 0.008ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  mipi_rx_ias1_data_p[2] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y81 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[2].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.038     0.264    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_hs_bit_2
    BITSLICE_RX_TX_X0Y175
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.646     0.910 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.910    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_ias1_clk_bit fall edge)
                                                      1.000     1.000 f  
    C1                                                0.000     1.000 f  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.370     2.705    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.841 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.462     3.303    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y175
                         ISERDESE3                                    r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rpi_clk_bit

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.622ns  (logic 1.518ns (93.587%)  route 0.104ns (6.413%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 2.575 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.660ns (routing 0.009ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.054     0.490    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y184
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.622 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.622    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     1.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.915 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.660     2.575    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 1.518ns (93.645%)  route 0.103ns (6.355%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 2.576 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.053     0.489    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y186
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      1.132     1.621 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     1.621    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     1.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     1.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.915 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.661     2.576    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.831ns (92.432%)  route 0.068ns (7.568%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 2.238 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.461ns (routing 0.008ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    G6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.028     0.254    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_hs_bit_1
    BITSLICE_RX_TX_X0Y186
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.899 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.899    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     1.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.777 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.461     2.238    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y186
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
                            (falling edge-triggered cell ISERDESE3 clocked by mipi_rpi_clk_bit  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.831ns (92.227%)  route 0.070ns (7.773%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 2.238 - 1.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.461ns (routing 0.008ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     0.256    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_hs_bit_0
    BITSLICE_RX_TX_X0Y184
                         IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.645     0.901 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_IDELAYE3/DATAOUT
                         net (fo=1, routed)           0.000     0.901    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_bit_delayed
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rpi_clk_bit fall edge)
                                                      1.000     1.000 f  
    D7                                                0.000     1.000 f  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     1.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     1.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     1.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.777 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV1/O
    X1Y3 (CLOCK_ROOT)    net (fo=4, routed)           0.461     2.238    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/clk_hs_bit
    BITSLICE_RX_TX_X0Y184
                         ISERDESE3                                    r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3/CLK_B  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rx_to_video_vid_clk_1

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.381ns  (logic 8.665ns (76.134%)  route 2.716ns (23.866%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.904ns (routing 0.703ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          2.026    11.381    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X29Y210        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.904     3.976    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.378ns  (logic 8.665ns (76.154%)  route 2.713ns (23.846%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.904ns (routing 0.703ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          2.023    11.378    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X29Y210        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.904     3.976    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y210        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.282ns  (logic 8.665ns (76.801%)  route 2.617ns (23.199%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 0.703ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.927    11.282    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X29Y211        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.917     3.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.282ns  (logic 8.665ns (76.801%)  route 2.617ns (23.199%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 0.703ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.927    11.282    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X29Y211        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.917     3.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.279ns  (logic 8.665ns (76.821%)  route 2.614ns (23.179%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 0.703ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.924    11.279    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X29Y211        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.917     3.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.279ns  (logic 8.665ns (76.821%)  route 2.614ns (23.179%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 0.703ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.924    11.279    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X29Y211        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.917     3.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.279ns  (logic 8.665ns (76.821%)  route 2.614ns (23.179%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 0.703ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.924    11.279    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X29Y211        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.917     3.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.279ns  (logic 8.665ns (76.821%)  route 2.614ns (23.179%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 0.703ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.924    11.279    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X29Y211        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.917     3.990    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X29Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.264ns  (logic 8.665ns (76.924%)  route 2.599ns (23.076%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.913ns (routing 0.703ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.909    11.264    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X30Y211        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.913     3.986    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X30Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.264ns  (logic 8.665ns (76.924%)  route 2.599ns (23.076%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.916ns (routing 0.703ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B3                                                0.000     0.000 f  mipi_rx_ias1_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y80 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_1
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__0/O
                         net (fo=29, routed)          1.909    11.264    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]
    SLICE_X30Y211        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.518     1.863    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.072 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.916     3.989    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X30Y211        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.763ns  (logic 6.099ns (90.182%)  route 0.664ns (9.818%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.451ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.227     6.763    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.264     3.333    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.763ns  (logic 6.099ns (90.182%)  route 0.664ns (9.818%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.451ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.227     6.763    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.264     3.333    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.763ns  (logic 6.099ns (90.182%)  route 0.664ns (9.818%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.451ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.227     6.763    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.264     3.333    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_offset_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.763ns  (logic 6.099ns (90.182%)  route 0.664ns (9.818%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.451ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.227     6.763    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.264     3.333    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/last_byte_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.763ns  (logic 6.099ns (90.182%)  route 0.664ns (9.818%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.451ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.227     6.763    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.264     3.333    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/last_byte_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.764ns  (logic 6.099ns (90.168%)  route 0.665ns (9.832%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.266ns (routing 0.451ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.228     6.764    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.266     3.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.764ns  (logic 6.099ns (90.168%)  route 0.665ns (9.832%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.266ns (routing 0.451ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.228     6.764    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.266     3.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.764ns  (logic 6.099ns (90.168%)  route 0.665ns (9.832%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.266ns (routing 0.451ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.228     6.764    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y202        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.266     3.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y202        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.779ns  (logic 6.099ns (89.965%)  route 0.680ns (10.035%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.258ns (routing 0.451ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.243     6.779    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y203        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.258     3.326    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C

Slack:                    inf
  Source:                 mipi_rx_ias1_data_p[3]
                            (input port)
  Destination:            design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.779ns  (logic 6.099ns (89.965%)  route 0.680ns (10.035%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.258ns (routing 0.451ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  mipi_rx_ias1_data_p[3] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y82 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[3].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.437     6.432    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/data_lp_p_3
    SLICE_X23Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     6.536 f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_IDELAYE3_i_1__2/O
                         net (fo=29, routed)          0.243     6.779    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_5[0]
    SLICE_X31Y203        FDCE                                         f  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_1 rise edge)
                                                      0.000     0.000 r  
    C1                                                0.000     0.000 r  mipi_rx_ias1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y78 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    C1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.597     1.932    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     2.068 r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X1Y2 (CLOCK_ROOT)    net (fo=980, routed)         1.258     3.326    design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y203        FDCE                                         r  design_1_i/camif_ias1/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mipi_rx_to_video_vid_clk_2

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.314ns  (logic 8.639ns (83.759%)  route 1.675ns (16.241%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.633ns (routing 1.231ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.984    10.314    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X32Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.633     3.548    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X32Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.314ns  (logic 8.639ns (83.759%)  route 1.675ns (16.241%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.633ns (routing 1.231ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.984    10.314    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X32Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.633     3.548    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X32Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.311ns  (logic 8.639ns (83.783%)  route 1.672ns (16.217%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.633ns (routing 1.231ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.981    10.311    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X32Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.633     3.548    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X32Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.296ns  (logic 8.665ns (84.158%)  route 1.631ns (15.842%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.615ns (routing 1.231ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.941    10.296    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X27Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.615     3.530    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.296ns  (logic 8.665ns (84.158%)  route 1.631ns (15.842%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.615ns (routing 1.231ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.941    10.296    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X27Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.615     3.530    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[4]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.296ns  (logic 8.665ns (84.158%)  route 1.631ns (15.842%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.615ns (routing 1.231ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.941    10.296    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X27Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.615     3.530    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[5]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.296ns  (logic 8.639ns (83.905%)  route 1.657ns (16.095%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.632ns (routing 1.231ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 f  mipi_rx_rpi_data_n[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      8.412     8.412 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.691     9.103    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_n_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     9.330 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.966    10.296    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X33Y233        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.632     3.547    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X33Y233        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.274ns  (logic 8.665ns (84.338%)  route 1.609ns (15.662%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.612ns (routing 1.231ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.919    10.274    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X27Y232        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.612     3.527    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y232        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.265ns  (logic 8.665ns (84.416%)  route 1.600ns (15.584%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.615ns (routing 1.231ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.910    10.265    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X27Y231        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.615     3.530    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y231        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
                            (recovery check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.265ns  (logic 8.665ns (84.416%)  route 1.600ns (15.584%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.618ns (routing 1.231ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 f  mipi_rx_rpi_data_p[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.438     8.438 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.690     9.128    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_p_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     9.355 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.910    10.265    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X27Y231        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.361     0.706    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.915 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         2.618     3.533    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y231        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_valid_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.705ns  (logic 6.031ns (89.947%)  route 0.674ns (10.053%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.723ns (routing 0.811ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.246     6.705    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X27Y230        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.723     2.500    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X27Y230        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[0]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.718ns  (logic 6.031ns (89.773%)  route 0.687ns (10.227%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.730ns (routing 0.811ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.259     6.718    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X28Y230        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.730     2.507    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X28Y230        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_offset_reg[1]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_p[1]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.727ns  (logic 6.063ns (90.129%)  route 0.664ns (9.871%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.731ns (routing 0.811ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 f  mipi_rx_rpi_data_p[1] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y86 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      5.995     5.995 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, routed)           0.457     6.452    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/data_lp_p_1
    SLICE_X23Y216        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     6.520 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/u_IDELAYE3_i_1__0/O
                         net (fo=22, routed)          0.207     6.727    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X31Y232        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.731     2.508    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X31Y232        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.743ns  (logic 6.031ns (89.444%)  route 0.712ns (10.556%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.811ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.284     6.743    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X28Y231        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.733     2.510    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X28Y231        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[3]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.743ns  (logic 6.031ns (89.444%)  route 0.712ns (10.556%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.811ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.284     6.743    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X28Y231        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.733     2.510    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X28Y231        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.744ns  (logic 6.031ns (89.431%)  route 0.713ns (10.569%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.735ns (routing 0.811ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.285     6.744    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X28Y231        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.735     2.512    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X28Y231        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[2]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.744ns  (logic 6.031ns (89.431%)  route 0.713ns (10.569%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.735ns (routing 0.811ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.285     6.744    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X28Y231        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.735     2.512    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X28Y231        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[6]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.761ns  (logic 6.031ns (89.206%)  route 0.730ns (10.794%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.811ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.302     6.761    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X28Y232        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.733     2.510    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X28Y232        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[5]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.761ns  (logic 6.031ns (89.206%)  route 0.730ns (10.794%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.733ns (routing 0.811ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.302     6.761    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X28Y232        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.733     2.510    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X28Y232        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/last_byte_reg[7]/C

Slack:                    inf
  Source:                 mipi_rx_rpi_data_n[0]
                            (input port)
  Destination:            design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CLR
                            (removal check against rising-edge clock mipi_rx_to_video_vid_clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.762ns  (logic 6.031ns (89.193%)  route 0.731ns (10.807%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.735ns (routing 0.811ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  mipi_rx_rpi_data_n[0] (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/IB
    HPIOBDIFFINBUF_X0Y85 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_IB_LPRX_O_N)
                                                      6.010     6.010 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IBUFDS_DPHY/DIFFINBUF_INST/LPRX_O_N
                         net (fo=1, routed)           0.428     6.438    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/data_lp_n_0
    SLICE_X23Y214        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.021     6.459 f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/u_IDELAYE3_i_1/O
                         net (fo=21, routed)          0.303     6.762    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/AR[0]
    SLICE_X28Y232        FDCE                                         f  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_rx_to_video_vid_clk_2 rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_rx_rpi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_IBUFDS_DPHY/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.306     0.641    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_bit
    BUFGCE_DIV_X0Y13     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     0.777 r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/u_BUFGCE_DIV4/O
    X0Y2 (CLOCK_ROOT)    net (fo=630, routed)         1.735     2.512    design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/clk_hs_byte
    SLICE_X28Y232        FDCE                                         r  design_1_i/camif_rpi/mipi_rx_to_video/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_aligned_reg[3]/C





