################################################################################
#
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
# This software was developed by Stanford University and the University of Cambridge Computer Laboratory 
# under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements.  See the NOTICE file distributed with this work for
# additional information regarding copyright ownership.  NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License.  You may obtain a copy of the License at:
#
#   http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied.  See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#
GIT VERSION 1.4.0

Before using this code, please check the release notes for 1.4.0rc below

This release contains:


1. Contributed projects
   - reference_nic_nfmac10g	: Implementation of the reference_nic based on the open-source 10GbE MAC
   - delay_mb			: A latency control gadget that provides latency variation and rate control
   - reference_emu		: Includes 3 designs written in C# and translated to Verilog (emu_icmp_echo, emu_memcached_binary, emu_memcached_ascii)

2. Contributed Cores
   - nfmac_10ge_interface_shared_v1_0_0	: Open-source version of the Xilinx ten_gig_eth_mac
   - nfmac_10ge_interface_v1_0_0	: Open-source version of the Xilinx ten_gig_eth_mac
   - delay_v1_0_0			: FIFO-based module that control latency based on timestamps
   - rate_limiter_v1_0_0		: FIFO-based module for pacing of data out of the FIFO
   - emu_output_port_lookup_v1_0_0	: Output Port Lookup module that supports the reference_emu project

3. For known issues please visit the following link:    https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Known-issues
   The open issues can also be seen on:                 https://github.com/NetFPGA/NetFPGA-SUME-live/issues
   The procedure to open new issue tickets:             https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Before-opening-issues
