<stg><name>IDCT2B2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:0 %in_1_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_1_val

]]></Node>
<StgValue><ssdm name="in_1_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:1 %in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val

]]></Node>
<StgValue><ssdm name="in_0_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:2 %diff = sub i26 %in_0_val_read, i26 %in_1_val_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:3 %add_ln19 = add i26 %in_1_val_read, i26 %in_0_val_read

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:4 %even = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %add_ln19, i6 0

]]></Node>
<StgValue><ssdm name="even"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:5 %odd = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %diff, i6 0

]]></Node>
<StgValue><ssdm name="odd"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:6 %mrv = insertvalue i64 <undef>, i32 %even

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:7 %mrv_1 = insertvalue i64 %mrv, i32 %odd

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64">
<![CDATA[
entry:8 %ret_ln24 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
