{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@196:212@HdlStmProcess", "\n   trigger_la_m1 <= trigger_la;\n   trigger_la_m2 <= trigger_la_m1;\n  end\n\n  always @(posedge dac_clk) begin\n   any_edge_trigger <= (trigger_i_m3 ^ trigger_i_m2) & any_edge;\n   rise_edge_trigger <= (~trigger_i_m3 & trigger_i_m2) & rise_edge;\n   fall_edge_trigger <= (trigger_i_m3 & ~trigger_i_m2) & fall_edge;\n   high_level_trigger <= trigger_i_m3 & high_level;\n   low_level_trigger <= ~trigger_i_m3 & low_level;\n  end\n\n  assign hold_last_sample = lsample_hold_config[0];\n  assign sync_stop_channels = lsample_hold_config[1];\n\n  assign underflow = underflow_a | underflow_b;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[202, "   any_edge_trigger <= (trigger_i_m3 ^ trigger_i_m2) & any_edge;\n"], [203, "   rise_edge_trigger <= (~trigger_i_m3 & trigger_i_m2) & rise_edge;\n"], [204, "   fall_edge_trigger <= (trigger_i_m3 & ~trigger_i_m2) & fall_edge;\n"], [205, "   high_level_trigger <= trigger_i_m3 & high_level;\n"], [206, "   low_level_trigger <= ~trigger_i_m3 & low_level;\n"]], "Add": [[206, "    any_edge_trigger <= (trigger_i_m3 ^ trigger_i_m2) & any_edge;\n"], [206, "    rise_edge_trigger <= (~trigger_i_m3 & trigger_i_m2) & rise_edge;\n"], [206, "    fall_edge_trigger <= (trigger_i_m3 & ~trigger_i_m2) & fall_edge;\n"], [206, "    high_level_trigger <= trigger_i_m3 & high_level;\n"], [206, "    low_level_trigger <= ~trigger_i_m3 & low_level;\n"]]}}