============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Mon May 13 16:36:16 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1069)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.429901s wall, 1.343750s user + 0.078125s system = 1.421875s CPU (99.4%)

RUN-1004 : used memory is 250 MB, reserved memory is 224 MB, peak memory is 254 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr(sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (298 clock/control pins, 1 other pins).
SYN-4027 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9367 instances
RUN-0007 : 6262 luts, 2527 seqs, 283 mslices, 153 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 10217 nets
RUN-1001 : 5799 nets have 2 pins
RUN-1001 : 3308 nets have [3 - 5] pins
RUN-1001 : 616 nets have [6 - 10] pins
RUN-1001 : 271 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     310     
RUN-1001 :   No   |  No   |  Yes  |    1064     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     342     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  49   |     77     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 168
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9363 instances, 6262 luts, 2527 seqs, 436 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-0007 : Cell area utilization is 36%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42749, tnet num: 10213, tinst num: 9363, tnode num: 50553, tedge num: 68759.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.041392s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (100.5%)

RUN-1004 : used memory is 351 MB, reserved memory is 327 MB, peak memory is 351 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.360105s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.37454e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9363.
PHY-3001 : Level 1 #clusters 1306.
PHY-3001 : End clustering;  0.073549s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (127.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 741147, overlap = 251.125
PHY-3002 : Step(2): len = 636367, overlap = 258.062
PHY-3002 : Step(3): len = 460894, overlap = 339.031
PHY-3002 : Step(4): len = 404016, overlap = 382.781
PHY-3002 : Step(5): len = 334725, overlap = 434.75
PHY-3002 : Step(6): len = 290559, overlap = 479.125
PHY-3002 : Step(7): len = 250848, overlap = 497.719
PHY-3002 : Step(8): len = 216008, overlap = 527.156
PHY-3002 : Step(9): len = 192493, overlap = 558.25
PHY-3002 : Step(10): len = 174353, overlap = 564.125
PHY-3002 : Step(11): len = 162663, overlap = 582.75
PHY-3002 : Step(12): len = 148160, overlap = 616.688
PHY-3002 : Step(13): len = 136120, overlap = 649.594
PHY-3002 : Step(14): len = 129587, overlap = 649.375
PHY-3002 : Step(15): len = 118995, overlap = 653.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.82679e-06
PHY-3002 : Step(16): len = 125569, overlap = 654.344
PHY-3002 : Step(17): len = 154173, overlap = 636.844
PHY-3002 : Step(18): len = 161070, overlap = 559.906
PHY-3002 : Step(19): len = 168405, overlap = 546.594
PHY-3002 : Step(20): len = 164397, overlap = 543.906
PHY-3002 : Step(21): len = 164126, overlap = 558.312
PHY-3002 : Step(22): len = 159869, overlap = 561.5
PHY-3002 : Step(23): len = 157991, overlap = 558.969
PHY-3002 : Step(24): len = 154954, overlap = 560.656
PHY-3002 : Step(25): len = 154289, overlap = 566.531
PHY-3002 : Step(26): len = 153521, overlap = 573.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.65359e-06
PHY-3002 : Step(27): len = 168266, overlap = 510.938
PHY-3002 : Step(28): len = 180082, overlap = 497.188
PHY-3002 : Step(29): len = 183699, overlap = 479
PHY-3002 : Step(30): len = 184231, overlap = 473.062
PHY-3002 : Step(31): len = 181808, overlap = 476.219
PHY-3002 : Step(32): len = 179737, overlap = 481.906
PHY-3002 : Step(33): len = 178593, overlap = 490.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.30717e-06
PHY-3002 : Step(34): len = 195757, overlap = 466.156
PHY-3002 : Step(35): len = 208353, overlap = 426.062
PHY-3002 : Step(36): len = 214855, overlap = 402.156
PHY-3002 : Step(37): len = 217163, overlap = 392.375
PHY-3002 : Step(38): len = 216297, overlap = 392.156
PHY-3002 : Step(39): len = 214351, overlap = 401.531
PHY-3002 : Step(40): len = 212374, overlap = 402.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.46143e-05
PHY-3002 : Step(41): len = 236706, overlap = 353.281
PHY-3002 : Step(42): len = 254034, overlap = 294.562
PHY-3002 : Step(43): len = 260592, overlap = 279.25
PHY-3002 : Step(44): len = 263068, overlap = 274.688
PHY-3002 : Step(45): len = 260767, overlap = 271.656
PHY-3002 : Step(46): len = 259442, overlap = 271.25
PHY-3002 : Step(47): len = 258239, overlap = 264.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.92287e-05
PHY-3002 : Step(48): len = 284009, overlap = 242.844
PHY-3002 : Step(49): len = 302211, overlap = 213.281
PHY-3002 : Step(50): len = 306636, overlap = 192.656
PHY-3002 : Step(51): len = 307176, overlap = 180.094
PHY-3002 : Step(52): len = 306202, overlap = 188.75
PHY-3002 : Step(53): len = 305174, overlap = 196.156
PHY-3002 : Step(54): len = 303569, overlap = 187.312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.84574e-05
PHY-3002 : Step(55): len = 334149, overlap = 162.75
PHY-3002 : Step(56): len = 348642, overlap = 148
PHY-3002 : Step(57): len = 349935, overlap = 146.188
PHY-3002 : Step(58): len = 351258, overlap = 137.531
PHY-3002 : Step(59): len = 351043, overlap = 126.625
PHY-3002 : Step(60): len = 350568, overlap = 130.125
PHY-3002 : Step(61): len = 347180, overlap = 134.938
PHY-3002 : Step(62): len = 347234, overlap = 131.594
PHY-3002 : Step(63): len = 348179, overlap = 135.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000116915
PHY-3002 : Step(64): len = 370452, overlap = 116.906
PHY-3002 : Step(65): len = 386112, overlap = 99.4062
PHY-3002 : Step(66): len = 392743, overlap = 95.7812
PHY-3002 : Step(67): len = 396194, overlap = 93.0312
PHY-3002 : Step(68): len = 397593, overlap = 84.8125
PHY-3002 : Step(69): len = 398043, overlap = 82.5938
PHY-3002 : Step(70): len = 394832, overlap = 90.0938
PHY-3002 : Step(71): len = 394385, overlap = 87.3125
PHY-3002 : Step(72): len = 394609, overlap = 86.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000233829
PHY-3002 : Step(73): len = 412920, overlap = 78.5938
PHY-3002 : Step(74): len = 426153, overlap = 75.5312
PHY-3002 : Step(75): len = 428905, overlap = 76.2188
PHY-3002 : Step(76): len = 432348, overlap = 74.5938
PHY-3002 : Step(77): len = 435368, overlap = 71.3125
PHY-3002 : Step(78): len = 436536, overlap = 67.1875
PHY-3002 : Step(79): len = 433746, overlap = 69.9062
PHY-3002 : Step(80): len = 433332, overlap = 74.8125
PHY-3002 : Step(81): len = 434353, overlap = 74.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000467659
PHY-3002 : Step(82): len = 446260, overlap = 62.625
PHY-3002 : Step(83): len = 456942, overlap = 55.6562
PHY-3002 : Step(84): len = 461805, overlap = 56.6875
PHY-3002 : Step(85): len = 465813, overlap = 55.0938
PHY-3002 : Step(86): len = 469477, overlap = 52.5312
PHY-3002 : Step(87): len = 471269, overlap = 50.8125
PHY-3002 : Step(88): len = 469759, overlap = 50.4375
PHY-3002 : Step(89): len = 469078, overlap = 48.875
PHY-3002 : Step(90): len = 469444, overlap = 49.0625
PHY-3002 : Step(91): len = 469653, overlap = 48.0625
PHY-3002 : Step(92): len = 467703, overlap = 45.6875
PHY-3002 : Step(93): len = 467781, overlap = 45.5
PHY-3002 : Step(94): len = 468709, overlap = 50.7812
PHY-3002 : Step(95): len = 470308, overlap = 52.1562
PHY-3002 : Step(96): len = 467891, overlap = 52
PHY-3002 : Step(97): len = 467589, overlap = 51.75
PHY-3002 : Step(98): len = 468289, overlap = 50.2812
PHY-3002 : Step(99): len = 468411, overlap = 53.7188
PHY-3002 : Step(100): len = 466777, overlap = 53.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000898069
PHY-3002 : Step(101): len = 474420, overlap = 50.9375
PHY-3002 : Step(102): len = 479868, overlap = 52.9375
PHY-3002 : Step(103): len = 480811, overlap = 55.7812
PHY-3002 : Step(104): len = 481482, overlap = 55.25
PHY-3002 : Step(105): len = 483113, overlap = 54.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00160952
PHY-3002 : Step(106): len = 487645, overlap = 51.75
PHY-3002 : Step(107): len = 492320, overlap = 50.25
PHY-3002 : Step(108): len = 493168, overlap = 54.75
PHY-3002 : Step(109): len = 494108, overlap = 59.4375
PHY-3002 : Step(110): len = 496591, overlap = 56.9375
PHY-3002 : Step(111): len = 499428, overlap = 55.625
PHY-3002 : Step(112): len = 500237, overlap = 54.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10217.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 625136, over cnt = 1228(3%), over = 6210, worst = 32
PHY-1001 : End global iterations;  0.581460s wall, 0.718750s user + 0.203125s system = 0.921875s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 84.38, top5 = 62.79, top10 = 52.85, top15 = 46.24.
PHY-3001 : End congestion estimation;  0.720250s wall, 0.843750s user + 0.218750s system = 1.062500s CPU (147.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.366188s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000308688
PHY-3002 : Step(113): len = 533834, overlap = 18.0625
PHY-3002 : Step(114): len = 532638, overlap = 16.25
PHY-3002 : Step(115): len = 528882, overlap = 15.875
PHY-3002 : Step(116): len = 526958, overlap = 16.25
PHY-3002 : Step(117): len = 527670, overlap = 15.25
PHY-3002 : Step(118): len = 528791, overlap = 15
PHY-3002 : Step(119): len = 528606, overlap = 16.875
PHY-3002 : Step(120): len = 527324, overlap = 16.9688
PHY-3002 : Step(121): len = 525936, overlap = 16.875
PHY-3002 : Step(122): len = 525076, overlap = 18.2812
PHY-3002 : Step(123): len = 523947, overlap = 18.9375
PHY-3002 : Step(124): len = 522133, overlap = 20.125
PHY-3002 : Step(125): len = 519678, overlap = 18.125
PHY-3002 : Step(126): len = 517722, overlap = 17
PHY-3002 : Step(127): len = 515980, overlap = 17.6562
PHY-3002 : Step(128): len = 513816, overlap = 16.8125
PHY-3002 : Step(129): len = 510744, overlap = 16.75
PHY-3002 : Step(130): len = 509059, overlap = 16.5625
PHY-3002 : Step(131): len = 507457, overlap = 16.125
PHY-3002 : Step(132): len = 505653, overlap = 15.9062
PHY-3002 : Step(133): len = 503239, overlap = 16.1562
PHY-3002 : Step(134): len = 501656, overlap = 15.4062
PHY-3002 : Step(135): len = 500573, overlap = 15.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000617375
PHY-3002 : Step(136): len = 504011, overlap = 16.0312
PHY-3002 : Step(137): len = 505815, overlap = 17.625
PHY-3002 : Step(138): len = 511712, overlap = 19.25
PHY-3002 : Step(139): len = 516895, overlap = 18.8438
PHY-3002 : Step(140): len = 518159, overlap = 18.0312
PHY-3002 : Step(141): len = 517827, overlap = 17.75
PHY-3002 : Step(142): len = 516964, overlap = 16.75
PHY-3002 : Step(143): len = 517036, overlap = 12.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011541
PHY-3002 : Step(144): len = 521633, overlap = 11.8125
PHY-3002 : Step(145): len = 522741, overlap = 11.3438
PHY-3002 : Step(146): len = 526367, overlap = 11.5312
PHY-3002 : Step(147): len = 531660, overlap = 12.9375
PHY-3002 : Step(148): len = 534693, overlap = 12.0938
PHY-3002 : Step(149): len = 534967, overlap = 10.2812
PHY-3002 : Step(150): len = 533887, overlap = 10.5312
PHY-3002 : Step(151): len = 532531, overlap = 9.59375
PHY-3002 : Step(152): len = 531753, overlap = 9.28125
PHY-3002 : Step(153): len = 530380, overlap = 9.375
PHY-3002 : Step(154): len = 529998, overlap = 9.28125
PHY-3002 : Step(155): len = 529221, overlap = 9.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0023082
PHY-3002 : Step(156): len = 531421, overlap = 9.0625
PHY-3002 : Step(157): len = 533089, overlap = 9.90625
PHY-3002 : Step(158): len = 534977, overlap = 9.53125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00384206
PHY-3002 : Step(159): len = 536350, overlap = 9.75
PHY-3002 : Step(160): len = 538207, overlap = 10.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 50/10217.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 636408, over cnt = 1655(4%), over = 5952, worst = 28
PHY-1001 : End global iterations;  0.733911s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (168.2%)

PHY-1001 : Congestion index: top1 = 74.07, top5 = 55.34, top10 = 47.92, top15 = 43.42.
PHY-3001 : End congestion estimation;  0.886681s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (156.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.389413s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000418381
PHY-3002 : Step(161): len = 536490, overlap = 49.2188
PHY-3002 : Step(162): len = 533464, overlap = 29.9688
PHY-3002 : Step(163): len = 529263, overlap = 24.8125
PHY-3002 : Step(164): len = 525157, overlap = 25.0938
PHY-3002 : Step(165): len = 519729, overlap = 22.6875
PHY-3002 : Step(166): len = 515827, overlap = 20.5938
PHY-3002 : Step(167): len = 512076, overlap = 19
PHY-3002 : Step(168): len = 507494, overlap = 20.4688
PHY-3002 : Step(169): len = 503228, overlap = 20.2188
PHY-3002 : Step(170): len = 499564, overlap = 21.25
PHY-3002 : Step(171): len = 496003, overlap = 20.25
PHY-3002 : Step(172): len = 492980, overlap = 20.375
PHY-3002 : Step(173): len = 489457, overlap = 21.1562
PHY-3002 : Step(174): len = 487212, overlap = 18.125
PHY-3002 : Step(175): len = 484941, overlap = 17.6875
PHY-3002 : Step(176): len = 482539, overlap = 18.0625
PHY-3002 : Step(177): len = 480899, overlap = 18.5
PHY-3002 : Step(178): len = 479315, overlap = 20.4062
PHY-3002 : Step(179): len = 477708, overlap = 21.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000836761
PHY-3002 : Step(180): len = 480755, overlap = 18.6875
PHY-3002 : Step(181): len = 483091, overlap = 15.75
PHY-3002 : Step(182): len = 487493, overlap = 14.625
PHY-3002 : Step(183): len = 491191, overlap = 13.0938
PHY-3002 : Step(184): len = 493261, overlap = 15.0312
PHY-3002 : Step(185): len = 494393, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00167352
PHY-3002 : Step(186): len = 497446, overlap = 14.9688
PHY-3002 : Step(187): len = 499193, overlap = 13.1875
PHY-3002 : Step(188): len = 502873, overlap = 13.3438
PHY-3002 : Step(189): len = 506848, overlap = 9.28125
PHY-3002 : Step(190): len = 510502, overlap = 13.4375
PHY-3002 : Step(191): len = 512074, overlap = 12.7812
PHY-3002 : Step(192): len = 512736, overlap = 12.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42749, tnet num: 10213, tinst num: 9363, tnode num: 50553, tedge num: 68759.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.143912s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (99.7%)

RUN-1004 : used memory is 393 MB, reserved memory is 373 MB, peak memory is 452 MB
OPT-1001 : Total overflow 155.97 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 226/10217.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 621104, over cnt = 1718(4%), over = 5118, worst = 25
PHY-1001 : End global iterations;  0.761759s wall, 1.359375s user + 0.109375s system = 1.468750s CPU (192.8%)

PHY-1001 : Congestion index: top1 = 63.81, top5 = 51.20, top10 = 45.05, top15 = 41.36.
PHY-1001 : End incremental global routing;  0.916731s wall, 1.515625s user + 0.109375s system = 1.625000s CPU (177.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.391497s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (99.8%)

OPT-1001 : 10 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9230 has valid locations, 53 needs to be replaced
PHY-3001 : design contains 9406 instances, 6265 luts, 2567 seqs, 436 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 518123
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8746/10260.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 623856, over cnt = 1707(4%), over = 5119, worst = 25
PHY-1001 : End global iterations;  0.104821s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.3%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.16, top10 = 45.12, top15 = 41.47.
PHY-3001 : End congestion estimation;  0.258350s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42927, tnet num: 10256, tinst num: 9406, tnode num: 50851, tedge num: 69029.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.155317s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (100.1%)

RUN-1004 : used memory is 428 MB, reserved memory is 416 MB, peak memory is 458 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10256 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.557033s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 517876, overlap = 0
PHY-3002 : Step(194): len = 517801, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8783/10260.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 623744, over cnt = 1715(4%), over = 5143, worst = 25
PHY-1001 : End global iterations;  0.089247s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.0%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.18, top10 = 45.12, top15 = 41.49.
PHY-3001 : End congestion estimation;  0.240553s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10256 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.516298s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00468373
PHY-3002 : Step(195): len = 517810, overlap = 12.625
PHY-3002 : Step(196): len = 517908, overlap = 12.75
PHY-3001 : Final: Len = 517908, Over = 12.75
PHY-3001 : End incremental placement;  2.899567s wall, 3.140625s user + 0.140625s system = 3.281250s CPU (113.2%)

OPT-1001 : Total overflow 156.38 peak overflow 1.81
OPT-1001 : End high-fanout net optimization;  4.456945s wall, 5.359375s user + 0.265625s system = 5.625000s CPU (126.2%)

OPT-1001 : Current memory(MB): used = 456, reserve = 438, peak = 465.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8780/10260.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 623960, over cnt = 1695(4%), over = 5066, worst = 25
PHY-1002 : len = 641504, over cnt = 1090(3%), over = 2730, worst = 25
PHY-1002 : len = 650968, over cnt = 649(1%), over = 1630, worst = 20
PHY-1002 : len = 664392, over cnt = 201(0%), over = 477, worst = 20
PHY-1002 : len = 668224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.813560s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (140.2%)

PHY-1001 : Congestion index: top1 = 52.03, top5 = 45.25, top10 = 41.40, top15 = 38.89.
OPT-1001 : End congestion update;  0.975051s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (133.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10256 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344447s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.8%)

OPT-0007 : Start: WNS 1712 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1812 TNS 0 NUM_FEPS 0 with 16 cells processed and 3150 slack improved
OPT-0007 : Iter 2: improved WNS 1812 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.333632s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (124.2%)

OPT-1001 : Current memory(MB): used = 455, reserve = 438, peak = 465.
OPT-1001 : End physical optimization;  7.132685s wall, 8.296875s user + 0.312500s system = 8.609375s CPU (120.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6265 LUT to BLE ...
SYN-4008 : Packed 6265 LUT and 1308 SEQ to BLE.
SYN-4003 : Packing 1259 remaining SEQ's ...
SYN-4005 : Packed 1137 SEQ with LUT/SLICE
SYN-4006 : 3858 single LUT's are left
SYN-4006 : 122 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6387/7123 primitive instances ...
PHY-3001 : End packing;  0.654058s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4116 instances
RUN-1001 : 1987 mslices, 1987 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 9199 nets
RUN-1001 : 4551 nets have 2 pins
RUN-1001 : 3407 nets have [3 - 5] pins
RUN-1001 : 692 nets have [6 - 10] pins
RUN-1001 : 282 nets have [11 - 20] pins
RUN-1001 : 262 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 4112 instances, 3974 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : After packing: Len = 535200, Over = 67.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4559/9199.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 667544, over cnt = 1062(3%), over = 1581, worst = 9
PHY-1002 : len = 670352, over cnt = 700(1%), over = 950, worst = 9
PHY-1002 : len = 674952, over cnt = 411(1%), over = 524, worst = 4
PHY-1002 : len = 679072, over cnt = 154(0%), over = 180, worst = 4
PHY-1002 : len = 681016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  0.970667s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (136.8%)

PHY-1001 : Congestion index: top1 = 56.68, top5 = 46.39, top10 = 42.09, top15 = 39.37.
PHY-3001 : End congestion estimation;  1.186588s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (129.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40609, tnet num: 9195, tinst num: 4112, tnode num: 47219, tedge num: 68033.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.393603s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (97.5%)

RUN-1004 : used memory is 426 MB, reserved memory is 410 MB, peak memory is 465 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.794227s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107285
PHY-3002 : Step(197): len = 521612, overlap = 68.5
PHY-3002 : Step(198): len = 515560, overlap = 69.75
PHY-3002 : Step(199): len = 512614, overlap = 75.25
PHY-3002 : Step(200): len = 509964, overlap = 77.25
PHY-3002 : Step(201): len = 507938, overlap = 81.75
PHY-3002 : Step(202): len = 505931, overlap = 81
PHY-3002 : Step(203): len = 503752, overlap = 85.25
PHY-3002 : Step(204): len = 502183, overlap = 89
PHY-3002 : Step(205): len = 500823, overlap = 87.5
PHY-3002 : Step(206): len = 499058, overlap = 85.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00021457
PHY-3002 : Step(207): len = 509014, overlap = 73
PHY-3002 : Step(208): len = 510762, overlap = 72.25
PHY-3002 : Step(209): len = 513470, overlap = 68.5
PHY-3002 : Step(210): len = 517874, overlap = 64.5
PHY-3002 : Step(211): len = 522191, overlap = 62
PHY-3002 : Step(212): len = 524305, overlap = 59.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00042914
PHY-3002 : Step(213): len = 534401, overlap = 53
PHY-3002 : Step(214): len = 538564, overlap = 49.75
PHY-3002 : Step(215): len = 541068, overlap = 48.5
PHY-3002 : Step(216): len = 545066, overlap = 45
PHY-3002 : Step(217): len = 549331, overlap = 43.75
PHY-3002 : Step(218): len = 552856, overlap = 39
PHY-3002 : Step(219): len = 554905, overlap = 39.5
PHY-3002 : Step(220): len = 555948, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00085828
PHY-3002 : Step(221): len = 563158, overlap = 35
PHY-3002 : Step(222): len = 566723, overlap = 33.25
PHY-3002 : Step(223): len = 570297, overlap = 27.25
PHY-3002 : Step(224): len = 573757, overlap = 28.5
PHY-3002 : Step(225): len = 575762, overlap = 27.5
PHY-3002 : Step(226): len = 577053, overlap = 25.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00167319
PHY-3002 : Step(227): len = 580516, overlap = 24
PHY-3002 : Step(228): len = 582836, overlap = 24.5
PHY-3002 : Step(229): len = 585123, overlap = 24
PHY-3002 : Step(230): len = 588092, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.497353s wall, 1.765625s user + 2.421875s system = 4.187500s CPU (279.7%)

PHY-3001 : Trial Legalized: Len = 607223
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 247/9199.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 724680, over cnt = 1229(3%), over = 1953, worst = 8
PHY-1002 : len = 731224, over cnt = 705(2%), over = 992, worst = 7
PHY-1002 : len = 737880, over cnt = 230(0%), over = 302, worst = 5
PHY-1002 : len = 739664, over cnt = 100(0%), over = 129, worst = 4
PHY-1002 : len = 741008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.385318s wall, 2.234375s user + 0.093750s system = 2.328125s CPU (168.1%)

PHY-1001 : Congestion index: top1 = 53.56, top5 = 46.70, top10 = 42.65, top15 = 40.12.
PHY-3001 : End congestion estimation;  1.615712s wall, 2.468750s user + 0.093750s system = 2.562500s CPU (158.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.396360s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000290963
PHY-3002 : Step(231): len = 586154, overlap = 12.25
PHY-3002 : Step(232): len = 575044, overlap = 17.25
PHY-3002 : Step(233): len = 565105, overlap = 22.5
PHY-3002 : Step(234): len = 559219, overlap = 27.75
PHY-3002 : Step(235): len = 554522, overlap = 31.5
PHY-3002 : Step(236): len = 552749, overlap = 36.5
PHY-3002 : Step(237): len = 551425, overlap = 41
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017172s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (182.0%)

PHY-3001 : Legalized: Len = 562131, Over = 0
PHY-3001 : Spreading special nets. 54 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029320s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.6%)

PHY-3001 : 68 instances has been re-located, deltaX = 10, deltaY = 48, maxDist = 1.
PHY-3001 : Final: Len = 563294, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40609, tnet num: 9195, tinst num: 4113, tnode num: 47219, tedge num: 68033.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.488846s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.7%)

RUN-1004 : used memory is 437 MB, reserved memory is 430 MB, peak memory is 479 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1440/9199.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 678224, over cnt = 1249(3%), over = 2047, worst = 8
PHY-1002 : len = 686096, over cnt = 645(1%), over = 936, worst = 6
PHY-1002 : len = 692448, over cnt = 315(0%), over = 440, worst = 6
PHY-1002 : len = 694744, over cnt = 154(0%), over = 208, worst = 6
PHY-1002 : len = 697272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.369256s wall, 1.968750s user + 0.078125s system = 2.046875s CPU (149.5%)

PHY-1001 : Congestion index: top1 = 53.51, top5 = 47.73, top10 = 43.97, top15 = 41.10.
PHY-1001 : End incremental global routing;  1.567099s wall, 2.156250s user + 0.078125s system = 2.234375s CPU (142.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.459929s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.271924s wall, 2.859375s user + 0.078125s system = 2.937500s CPU (129.3%)

OPT-1001 : Current memory(MB): used = 467, reserve = 453, peak = 479.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8551/9199.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 697272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.077681s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.6%)

PHY-1001 : Congestion index: top1 = 53.51, top5 = 47.73, top10 = 43.97, top15 = 41.10.
OPT-1001 : End congestion update;  0.266160s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.317290s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.4%)

OPT-0007 : Start: WNS 2137 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3989 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4113 instances, 3974 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Initial: Len = 564520, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024209s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.1%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 564500, Over = 0
PHY-3001 : End incremental legalization;  0.206422s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.4%)

OPT-0007 : Iter 1: improved WNS 2524 TNS 0 NUM_FEPS 0 with 16 cells processed and 2747 slack improved
OPT-0007 : Iter 2: improved WNS 2524 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.848203s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 482, reserve = 468, peak = 483.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.314551s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8502/9199.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 698696, over cnt = 6(0%), over = 12, worst = 4
PHY-1002 : len = 698816, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 698848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.248283s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 53.51, top5 = 47.73, top10 = 43.97, top15 = 41.10.
PHY-1001 : End incremental global routing;  0.437816s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (103.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383060s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8555/9199.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 698848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.073294s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.6%)

PHY-1001 : Congestion index: top1 = 53.51, top5 = 47.73, top10 = 43.97, top15 = 41.10.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.317199s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2524 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.034483
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2524ps with logic level 1 
OPT-1001 : End physical optimization;  6.434727s wall, 7.187500s user + 0.078125s system = 7.265625s CPU (112.9%)

RUN-1003 : finish command "place" in  32.626384s wall, 53.750000s user + 9.968750s system = 63.718750s CPU (195.3%)

RUN-1004 : used memory is 418 MB, reserved memory is 405 MB, peak memory is 483 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.169549s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (168.3%)

RUN-1004 : used memory is 418 MB, reserved memory is 407 MB, peak memory is 483 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4117 instances
RUN-1001 : 1987 mslices, 1987 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 9199 nets
RUN-1001 : 4551 nets have 2 pins
RUN-1001 : 3407 nets have [3 - 5] pins
RUN-1001 : 692 nets have [6 - 10] pins
RUN-1001 : 282 nets have [11 - 20] pins
RUN-1001 : 262 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40609, tnet num: 9195, tinst num: 4113, tnode num: 47219, tedge num: 68033.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.373650s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.1%)

RUN-1004 : used memory is 422 MB, reserved memory is 405 MB, peak memory is 483 MB
PHY-1001 : 1987 mslices, 1987 lslices, 113 pads, 12 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 670176, over cnt = 1264(3%), over = 2098, worst = 8
PHY-1002 : len = 678528, over cnt = 680(1%), over = 1004, worst = 8
PHY-1002 : len = 687576, over cnt = 199(0%), over = 287, worst = 5
PHY-1002 : len = 690912, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 690960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.327577s wall, 2.171875s user + 0.078125s system = 2.250000s CPU (169.5%)

PHY-1001 : Congestion index: top1 = 54.01, top5 = 47.63, top10 = 43.65, top15 = 40.79.
PHY-1001 : End global routing;  1.539565s wall, 2.390625s user + 0.078125s system = 2.468750s CPU (160.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 482, reserve = 471, peak = 483.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 742, reserve = 732, peak = 742.
PHY-1001 : End build detailed router design. 4.320808s wall, 4.203125s user + 0.109375s system = 4.312500s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 113944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.739706s wall, 2.703125s user + 0.000000s system = 2.703125s CPU (98.7%)

PHY-1001 : Current memory(MB): used = 776, reserve = 767, peak = 776.
PHY-1001 : End phase 1; 2.745847s wall, 2.703125s user + 0.000000s system = 2.703125s CPU (98.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 4856 net; 13.129635s wall, 13.093750s user + 0.015625s system = 13.109375s CPU (99.8%)

PHY-1022 : len = 1.48985e+06, over cnt = 911(0%), over = 915, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 783, reserve = 772, peak = 783.
PHY-1001 : End initial routed; 37.673279s wall, 50.031250s user + 0.156250s system = 50.187500s CPU (133.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8780(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.296   |   0.000   |   0   
RUN-1001 :   Hold   |   0.136   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.150744s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 791, reserve = 782, peak = 791.
PHY-1001 : End phase 2; 39.824119s wall, 52.187500s user + 0.156250s system = 52.343750s CPU (131.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.48985e+06, over cnt = 911(0%), over = 915, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.092702s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.47081e+06, over cnt = 322(0%), over = 322, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.335133s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (138.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.46785e+06, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.539952s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (104.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.46838e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.151457s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.46852e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.104725s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8780(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.296   |   0.000   |   0   
RUN-1001 :   Hold   |   0.136   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.149659s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 283 feed throughs used by 197 nets
PHY-1001 : End commit to database; 1.724583s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 854, reserve = 847, peak = 854.
PHY-1001 : End phase 3; 6.395584s wall, 6.859375s user + 0.062500s system = 6.921875s CPU (108.2%)

PHY-1003 : Routed, final wirelength = 1.46852e+06
PHY-1001 : Current memory(MB): used = 857, reserve = 850, peak = 857.
PHY-1001 : End export database. 0.035197s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.8%)

PHY-1001 : End detail routing;  53.633229s wall, 66.281250s user + 0.343750s system = 66.625000s CPU (124.2%)

RUN-1003 : finish command "route" in  57.060941s wall, 70.546875s user + 0.437500s system = 70.984375s CPU (124.4%)

RUN-1004 : used memory is 808 MB, reserved memory is 804 MB, peak memory is 857 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        54
  #input                   18
  #output                  35
  #inout                    1

Utilization Statistics
#lut                     7478   out of  19600   38.15%
#reg                     2617   out of  19600   13.35%
#le                      7599
  #lut only              4982   out of   7599   65.56%
  #reg only               121   out of   7599    1.59%
  #lut&reg               2496   out of   7599   32.85%
#dsp                        3   out of     29   10.34%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       58   out of    188   30.85%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                   GCLK               pll                PLL_inst/pll_inst.clkc1                   1471
#2        SDRAM_PLL_inst/clk0_buf                                        GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             197
#3        sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             88
#4        SWCLK_dup_1                                                    GCLK               io                 SWCLK_syn_2.di                            76
#5        SD_CLK_dup_1                                                   GCLK               pll                PLL_inst/pll_inst.clkc2                   57
#6        u3_hdmi_tx/PXLCLK_5X_I                                         GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             42
#7        LED_Interface/light_clk                                        GCLK               lslice             LED_Interface/reg4_syn_174.q0             17
#8        System_clk_dup_1                                               GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                              GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_132.q0    1
#10       PIXEL_PLL_inst/clk0_buf                                        GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                              GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                    GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                         |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                              |CortexM0_SoC                                       |7599   |7042    |436     |2621    |12      |3       |
|  AHBlite_SD_inst                |AHBlite_SD                                         |630    |521     |86      |322     |0       |0       |
|    SD_top_inst                  |SD_top                                             |607    |498     |86      |306     |0       |0       |
|      sd_init_inst               |sd_init                                            |146    |105     |25      |73      |0       |0       |
|      sd_rd_ctrl_inst            |sd_rd_ctrl                                         |193    |169     |19      |101     |0       |0       |
|      sd_read_inst               |sd_read                                            |268    |224     |42      |132     |0       |0       |
|  Interconncet                   |AHBlite_Interconnect                               |20     |20      |0       |17      |0       |0       |
|    Decoder                      |AHBlite_Decoder                                    |6      |6       |0       |3       |0       |0       |
|    SlaveMUX                     |AHBlite_SlaveMUX                                   |14     |14      |0       |14      |0       |0       |
|  LED_Interface                  |AHBlite_LED                                        |90     |73      |9       |58      |0       |0       |
|  Matrix_Key_Interface           |AHBlite_Matrix_Key                                 |9      |9       |0       |6       |0       |0       |
|  PIXEL_PLL_inst                 |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                       |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface              |AHBlite_Block_RAM                                  |14     |14      |0       |11      |0       |0       |
|  RAMDATA_Interface              |AHBlite_Block_RAM                                  |40     |40      |0       |21      |0       |0       |
|  RAM_CODE                       |Block_RAM                                          |6      |6       |0       |2       |4       |0       |
|  RAM_DATA                       |Block_RAM                                          |6      |6       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                 |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                  |AHBlite_SEG                                        |50     |41      |5       |32      |0       |0       |
|    smg_inst                     |smg                                                |39     |33      |5       |21      |0       |0       |
|  Timer_Interface                |AHBlite_Timer                                      |82     |64      |18      |44      |0       |0       |
|  kb                             |Keyboard                                           |287    |239     |48      |141     |0       |0       |
|  sdram_rw_top_inst              |sdram_rw_top                                       |687    |483     |127     |373     |4       |0       |
|    SDRAM_inst                   |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                  |sdram_top                                          |687    |483     |127     |373     |4       |0       |
|      u_sdram_controller         |sdram_controller                                   |287    |227     |46      |110     |0       |0       |
|        u_sdram_cmd              |sdram_cmd                                          |55     |55      |0       |20      |0       |0       |
|        u_sdram_ctrl             |sdram_ctrl                                         |189    |136     |46      |47      |0       |0       |
|        u_sdram_data             |sdram_data                                         |43     |36      |0       |43      |0       |0       |
|      u_sdram_fifo_ctrl          |sdram_fifo_ctrl                                    |400    |256     |81      |263     |4       |0       |
|        rdfifo                   |SDRAM_READ_FIFO                                    |134    |69      |27      |101     |2       |0       |
|          ram_inst               |ram_infer_SDRAM_READ_FIFO                          |3      |1       |0       |3       |2       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |33     |20      |0       |33      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |38     |18      |0       |38      |0       |0       |
|        wrfifo                   |SDRAM_WRITE_FIFO                                   |151    |98      |28      |121     |2       |0       |
|          ram_inst               |ram_infer_SDRAM_WRITE_FIFO                         |21     |18      |0       |21      |2       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |20      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |28      |0       |35      |0       |0       |
|  u3_hdmi_tx                     |hdmi_tx                                            |144    |124     |18      |89      |0       |0       |
|    Inst_DVITransmitter          |DVITransmitter                                     |144    |124     |18      |89      |0       |0       |
|      Inst_TMDSEncoder_blue      |TMDSEncoder                                        |10     |10      |0       |8       |0       |0       |
|      Inst_TMDSEncoder_red       |TMDSEncoder                                        |94     |76      |18      |44      |0       |0       |
|      Inst_blue_serializer_10_1  |Serial_N_1_lvds_dat                                |14     |14      |0       |13      |0       |0       |
|      Inst_clk_serializer_10_1   |Serial_N_1_lvds                                    |6      |4       |0       |4       |0       |0       |
|      Inst_green_serializer_10_1 |Serial_N_1_lvds_dat                                |6      |6       |0       |6       |0       |0       |
|      Inst_red_serializer_10_1   |Serial_N_1_lvds_dat                                |14     |14      |0       |14      |0       |0       |
|  u_logic                        |cortexm0ds_logic                                   |5331   |5275    |51      |1457    |0       |3       |
|  video_driver_inst              |video_driver                                       |171    |97      |74      |33      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4493  
    #2          2       2173  
    #3          3       637   
    #4          4       564   
    #5        5-10      755   
    #6        11-50     465   
    #7       51-100      11   
    #8       101-500     1    
  Average     3.22            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.472307s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (164.5%)

RUN-1004 : used memory is 809 MB, reserved memory is 804 MB, peak memory is 863 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 40609, tnet num: 9195, tinst num: 4113, tnode num: 47219, tedge num: 68033.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.373138s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.1%)

RUN-1004 : used memory is 811 MB, reserved memory is 806 MB, peak memory is 863 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9195 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4113
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 9199, pip num: 104055
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 283
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3105 valid insts, and 285495 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001100110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  9.500481s wall, 97.406250s user + 0.187500s system = 97.593750s CPU (1027.3%)

RUN-1004 : used memory is 910 MB, reserved memory is 899 MB, peak memory is 1024 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_163616.log"
