(* RISC-V 32I instruction set *)

From mathcomp Require Import ssreflect ssrfun ssrbool seq eqtype ssralg.
From mathcomp Require Import word_ssrZ.

Require Import
  sem_type
  shift_kind
  strings
  utils
  word.
Require xseq.
Require Import
  sopn
  arch_decl
  arch_utils.
Require Import riscv_decl.

Set Implicit Arguments.
Unset Strict Implicit.
Unset Printing Implicit Defensive.


Module E.
  Definition no_semantics : error := ErrType.
End E.

(* -------------------------------------------------------------------- *)
(* Printing. *)

Definition pp_name name args :=
  {|
    pp_aop_name := name;
    pp_aop_ext := PP_name;
    pp_aop_args := map (fun a => (reg_size, a)) args;
  |}.

(* RISC-V declares encodings :
  - R type: reg reg -> reg (e.g.: ADD)
  - I type: reg imm -> reg (e.g.: ADDI)
  - S type: reg addr (reg + imm) (e.g.: STORE)
  - B type: reg reg imm (e.g.: BEQ), where imm captures the branch offset), equivalent to S type with imm * 2 (imm[12:1] instead of imm[11:0])
  - U type: imm -> reg (e.g.: LUI)
  - J type: imm -> reg (e.g.: JAL, update PC)
  *)

Definition RTypeInstruction ws semi jazz_name asm_name: instr_desc_t :=
  let tin := [:: sreg; sword ws ] in
  {|
      id_valid := true;
      id_msb_flag := MSB_MERGE;
      id_tin := tin;
      id_in := [:: Ea 1; Ea 2 ];
      id_tout := [:: sreg];
      id_out := [:: Ea 0 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 3;
      id_args_kinds := ak_reg_reg_reg;
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_s jazz_name; (* how to print it in Jasmin *)
      id_safe := [::];
      id_pp_asm := pp_name asm_name; (* how to print it in asm *)
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
  |}.

Definition ITypeInstruction chk_imm ws semi jazz_name asm_name : instr_desc_t :=
  let tin := [:: sreg; sword ws ] in
  {|
      id_valid := true;
      id_msb_flag := MSB_MERGE;
      (* imm are coded on 12 bits, not 32 *)
      id_tin := tin;
      id_in := [:: Ea 1; Ea 2 ];
      id_tout := [:: sreg];
      id_out := [:: Ea 0 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 3;
      id_args_kinds :=  [:: [:: [:: CAreg]; [:: CAreg]; [:: CAimm chk_imm reg_size]]];
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_s jazz_name; (* how to print it in Jasmin *)
      id_safe := [::];
      id_pp_asm := pp_name asm_name; (* how to print it in asm *)
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
    |}.

Definition ITypeInstruction_12s := ITypeInstruction CAimmC_riscv_12bits_signed.
Definition ITypeInstruction_5u  := ITypeInstruction CAimmC_riscv_5bits_unsigned.

(* -------------------------------------------------------------------- *)
(* RISC-V 32I Base Integer instructions (operators). *)

Variant riscv_op : Type :=
(* Arithmetic *)
| ADD                            (* Add register without carry *)
| ADDI                           (* Add immediate without carry *)
| SUB                            (* Sub without carry *)

(* Set less *)
| SLT                            (* Set less than *)
| SLTI                           (* Set less than immediate *)
| SLTU                           (* Set less than unsigned *)
| SLTIU                          (* Set less than immediate unsigned *)

(* Logical *)
| AND                            (* Bitwise AND with register *)
| ANDI                           (* Bitwise AND with immedate *)
| OR                             (* Bitwise OR with register *)
| ORI                            (* Bitwise OR with immediate *)
| XOR                            (* Bitwise XOR with register *)
| XORI                           (* Bitwise XOR with immediate *)

(* Shift *)
| SLL                            (* Shift Left Logical (by the 5 least significant bits of the second operand) *)
| SLLI                           (* Shift Left Logical with immediate (of 5 bits) *)
| SRL                            (* Shift Right Logical (by the 5 least significant bits of the second operand) *)
| SRLI                           (* Shift Right Logical with immediate (of 5 bits) *)
| SRA                            (* Shift Right Arithmetic (by the 5 least significant bits of the second operand) *)
| SRAI                           (* Shift Right Arithmetic with immediate (of 5 bits) *)

(* Pseudo instruction : Other data processing instructions *)
| MV                             (* Copy operand to destination *)
| LA                             (* Load address *)
| LI                             (* Load immediate up to 32 bits *)

(* Pseudo instruction : Negations *)
| NOT                            (* 1's complement *)
| NEG                            (* 2's complement *)

(* Loads *)
| LOAD of signedness & wsize     (* Load 8 / 16 or 32-bit & signed / unsigned *)

(* Stores *)
| STORE of wsize                 (* Store 8 / 16 or 32-bit values from the low bits of register to memory *)

(* RISC-V 32M Multiply instructions (operators). *)
| MUL                            (* Multiply two registers and write the least significant 32 bits of the result *)
| MULH                           (* Multiply two signed registers and write the most significant 32 bits of the result *)
| MULHU                          (* Multiply two unsigned registers and write the most significant 32 bits of the result *)
| MULHSU                         (* Multiply a signed and an unsigned registers and write the most significant 32 bits of the result *)

(* RISC-V 32M div and rem instructions *)
| DIV                            (* Divides two signed registers *)
| DIVU                           (* Divides two unsigned registers *)
| REM                            (* Remainder for two signed registers *)
| REMU                           (* Remainder for two unsigned registers *)
.

Scheme Equality for riscv_op.

Lemma riscv_op_eq_axiom : Equality.axiom riscv_op_beq.
Proof.
  exact:
    (eq_axiom_of_scheme
       internal_riscv_op_dec_bl
       internal_riscv_op_dec_lb).
Qed.

#[ export ]
Instance eqTC_riscv_op : eqTypeC riscv_op :=
  { ceqP := riscv_op_eq_axiom }.

Canonical riscv_op_eqType := @ceqT_eqType _ eqTC_riscv_op.


(* -------------------------------------------------------------------- *)
(* Common semantic types. *)

Notation ty_r := (sem_tuple [:: sreg ]) (only parsing).
Notation ty_rr := (sem_tuple [:: sreg; sreg ]) (only parsing).

(* -------------------------------------------------------------------- *)
(* Instruction semantics and description. *)

(* TODO: is this comment true? *)
(* All descriptions have [id_msb_flag] as [MSB_MERGE], but since all
   instructions have a 32-bit output, this is irrelevant. *)

(* Arithmetic *)
Definition riscv_add_semi (wn wm : ty_r) : ty_r := (wn + wm)%R.

Definition riscv_ADD_instr : instr_desc_t := RTypeInstruction riscv_add_semi "ADD" "add".
Definition prim_ADD := ("ADD"%string, primM ADD).

Definition riscv_ADDI_instr : instr_desc_t := ITypeInstruction_12s riscv_add_semi "ADDI" "addi".
Definition prim_ADDI := ("ADDI"%string, primM ADDI).


Definition riscv_sub_semi (wn wm : ty_r) : ty_r := (wn - wm)%R.

Definition riscv_SUB_instr : instr_desc_t := RTypeInstruction riscv_sub_semi "SUB" "sub".
Definition prim_SUB := ("SUB"%string, primM SUB).


(* Set less *)
Definition riscv_slt_semi (wn wm : ty_r) : ty_r := if (wlt Signed wn wm) then 1%R else 0%R.

Definition riscv_SLT_instr : instr_desc_t := RTypeInstruction riscv_slt_semi "SLT" "slt".
Definition prim_SLT := ("SLT"%string, primM SLT).

Definition riscv_SLTI_instr : instr_desc_t := ITypeInstruction_12s riscv_slt_semi "SLTI" "slti".
Definition prim_SLTI := ("SLTI"%string, primM SLTI).


Definition riscv_sltu_semi (wn wm : ty_r) : ty_r := if (wlt Unsigned wn wm) then 1%R else 0%R.

Definition riscv_SLTU_instr : instr_desc_t := RTypeInstruction riscv_sltu_semi "SLTU" "sltu".
Definition prim_SLTU := ("SLTU"%string, primM SLTU).

Definition riscv_SLTIU_instr : instr_desc_t := ITypeInstruction_12s riscv_sltu_semi "SLTIU" "sltiu".
Definition prim_SLTIU := ("SLTIU"%string, primM SLTIU).


(* Logical *)
Definition riscv_and_semi (wn wm : ty_r) : ty_r := wand wn wm.

Definition riscv_AND_instr : instr_desc_t := RTypeInstruction riscv_and_semi "AND" "and".
Definition prim_AND := ("AND"%string, primM AND).

Definition riscv_ANDI_instr : instr_desc_t := ITypeInstruction_12s riscv_and_semi "ANDI" "andi".
Definition prim_ANDI := ("ANDI"%string, primM ANDI).


Definition riscv_or_semi (wn wm : ty_r) : ty_r := wor wn wm.

Definition riscv_OR_instr : instr_desc_t := RTypeInstruction riscv_or_semi "OR" "or".
Definition prim_OR := ("OR"%string, primM OR).

Definition riscv_ORI_instr : instr_desc_t := ITypeInstruction_12s riscv_or_semi "ORI" "ori".
Definition prim_ORI := ("ORI"%string, primM ORI).


Definition riscv_xor_semi (wn wm : ty_r): ty_r := wxor wn wm.

Definition riscv_XOR_instr : instr_desc_t := RTypeInstruction riscv_xor_semi "XOR" "xor".
Definition prim_XOR := ("XOR"%string, primM XOR).

Definition riscv_XORI_instr : instr_desc_t := ITypeInstruction_12s riscv_xor_semi "XORI" "xori".
Definition prim_XORI := ("XORI"%string, primM XORI).


(* Shift *)
Definition riscv_sll_semi (wn : ty_r) (wm : word U8) : ty_r := wshl wn (wunsigned (wand wm (wrepr U8 31))).

Definition riscv_SLL_instr : instr_desc_t := RTypeInstruction riscv_sll_semi "SLL" "sll".
Definition prim_SLL := ("SLL"%string, primM SLL).

Definition riscv_SLLI_instr : instr_desc_t := ITypeInstruction_5u riscv_sll_semi "SLLI" "slli".
Definition prim_SLLI := ("SLLI"%string, primM SLLI).


Definition riscv_srl_semi (wn : ty_r) (wm : word U8) : ty_r := wshr wn (wunsigned (wand wm (wrepr U8 31))).

Definition riscv_SRL_instr : instr_desc_t := RTypeInstruction riscv_srl_semi "SRL" "srl".
Definition prim_SRL := ("SRL"%string, primM SRL).

Definition riscv_SRLI_instr : instr_desc_t := ITypeInstruction_5u riscv_srl_semi "SRLI" "srli".
Definition prim_SRLI := ("SRLI"%string, primM SRLI).

Definition riscv_sra_semi (wn : ty_r) (wm : word U8) : ty_r := wsar wn (wunsigned (wand wm (wrepr U8 31))).

Definition riscv_SRA_instr : instr_desc_t := RTypeInstruction riscv_sra_semi "SRA" "sra".
Definition prim_SRA := ("SRA"%string, primM SRA).

Definition riscv_SRAI_instr : instr_desc_t := ITypeInstruction_5u riscv_sra_semi "SRAI" "srai".
Definition prim_SRAI := ("SRAI"%string, primM SRAI).


(* Pseudo instruction : Other data processing instructions *)
Definition riscv_MV_semi (wn : ty_r) : ty_r :=
  wn.

Definition riscv_MV_instr : instr_desc_t :=
  let tin := [:: sreg ] in
  let semi := riscv_MV_semi in
    {|
      id_valid := true;
      id_msb_flag := MSB_MERGE;
      id_tin := tin;
      id_in := [:: Ea 1 ];
      id_tout := [:: sreg ];
      id_out := [:: Ea 0 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 2;
      id_args_kinds := ak_reg_reg;
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_s "MV";
      id_safe := [::];
      id_pp_asm := pp_name "mv";
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
    |}.

Definition prim_MV := ("MV"%string, primM MV).


Definition riscv_LA_semi (wn : ty_r) : ty_r :=
  wn.

Definition riscv_LA_instr : instr_desc_t :=
  let tin := [:: sreg ] in
  let semi := riscv_LA_semi in
    {|
      id_valid := true;
      id_msb_flag := MSB_MERGE;
      id_tin := [:: sreg ];
      id_in := [:: Ec 1 ];
      id_tout := [:: sreg ];
      id_out := [:: Ea 0 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 2;
      id_args_kinds := ak_reg_addr;
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_s "LA";
      id_safe := [::];
      id_pp_asm := pp_name "la";
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
    |}.

Definition prim_LA := ("LA"%string, primM LA).


Definition riscv_LI_semi (wn : ty_r) : ty_r :=
  wn.

Definition riscv_LI_instr : instr_desc_t :=
  let tin := [:: sreg ] in
  let semi := riscv_LI_semi in
    {|
      id_valid := true;
      id_msb_flag := MSB_MERGE;
      id_tin := tin;
      id_in := [:: Ea 1 ];
      id_tout := [:: sreg ];
      id_out := [:: Ea 0 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 2;
      id_args_kinds := ak_reg_imm; (* this instruction accepts 32 bits immediate word *)
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_s "LI";
      id_safe := [::];
      id_pp_asm := pp_name "li";
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
    |}.

Definition prim_LI := ("LI"%string, primM LI).


(* Pseudo instruction : Negations *)
Definition riscv_NOT_semi (wn : ty_r) : ty_r :=
  wnot wn.

Definition riscv_NOT_instr : instr_desc_t :=
  let tin := [:: sreg ] in
  let semi := riscv_NOT_semi in
    {|
      id_valid := true;
      id_msb_flag := MSB_MERGE;
      id_tin := tin;
      id_in := [:: Ea 1 ];
      id_tout := [:: sreg ];
      id_out := [:: Ea 0 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 2;
      id_args_kinds := ak_reg_reg;
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_s "NOT";
      id_safe := [::];
      id_pp_asm := pp_name "not";
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
    |}.

Definition prim_NOT := ("NOT"%string, primM NOT).


Definition riscv_NEG_semi (wn : ty_r) : ty_r :=
  (- wn)%R.

Definition riscv_NEG_instr : instr_desc_t :=
  let tin := [:: sreg ] in
  let semi := riscv_NEG_semi in
    {|
      id_valid := true;
      id_msb_flag := MSB_MERGE;
      id_tin := tin;
      id_in := [:: Ea 1 ];
      id_tout := [:: sreg ];
      id_out := [:: Ea 0 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 2;
      id_args_kinds := ak_reg_reg;
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_s "NEG";
      id_safe := [::];
      id_pp_asm := pp_name "neg";
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
    |}.

Definition prim_NEG := ("NEG"%string, primM NOT).


(* Loads *)
Definition string_of_sign s : string :=
  match s with
  | Signed => ""
  | Unsigned => "u"
  end.

Definition string_of_size ws : string :=
  match ws with
  | U8 => "b"
  | U16 => "h"
  | U32 => "w"
  | _ => "" (* does not apply *)
  end.

Definition pp_sign_sz (s: string) (sign:signedness) (sz : wsize) (_: unit) : string :=
  s ++ "_" ++ (if sign is Signed then "s" else "u")%string ++ string_of_wsize sz.

Definition riscv_extend_semi s ws' ws (w : word ws) : word ws' :=
  let extend := if s is Signed then sign_extend else zero_extend in
  extend ws' ws w.

(* TODO: unaligned access are ok but very discouraged on RISC-V, should we allow them? *)
Definition riscv_LOAD_instr s ws : instr_desc_t :=
  let tin := [:: sword ws ] in
  let semi := @riscv_extend_semi s reg_size ws in
    {|
      id_valid := if s is Signed then (ws <= U32)%CMP else (ws <= U16)%CMP ;
      id_msb_flag := MSB_MERGE;
      id_tin := tin;
      id_in := [:: Eu 1 ];
      id_tout := [:: sreg ];
      id_out := [:: Ea 0 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 2;
      id_args_kinds := ak_reg_addr; (* TODO: are globs allowed? *)
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_sign_sz "LOAD" s ws;
      id_safe := [::];
      id_pp_asm := pp_name ("l" ++ string_of_size ws ++ string_of_sign s);
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
    |}.

Definition primS (f: signedness -> wsize -> riscv_op) :=
  PrimX86
    ([seq PVs Signed ws | ws <- [:: U8; U16; U32]] ++
      [seq PVs Unsigned ws | ws <- [:: U8; U16]])
    (fun s => if s is PVs sg ws then (Some (f sg ws)) else None).

Definition prim_LOAD := ("LOAD"%string, primS LOAD).


(* Stores *)
Definition riscv_STORE_instr ws : instr_desc_t :=
  let tin := [:: sword ws ] in
  let semi := @riscv_extend_semi Unsigned ws ws in
    {|
      id_valid := (ws <= U32)%CMP;
      id_msb_flag := MSB_MERGE; (* ? *)
      id_tin := [:: sword ws ];
      id_in := [:: Ea 0 ];
      id_tout := [:: sword ws ];
      id_out := [:: Eu 1 ];
      id_semi := sem_prod_ok tin semi;
      id_nargs := 2;
      id_args_kinds := ak_reg_addr; (* TODO: are globs allowed? *)
      id_eq_size := refl_equal;
      id_tin_narr := refl_equal;
      id_tout_narr := refl_equal;
      id_check_dest := refl_equal;
      id_str_jas := pp_sz "STORE" ws;
      id_safe := [::];
      id_pp_asm := pp_name ("s" ++ string_of_size ws);
      id_safe_wf := refl_equal;
      id_semi_errty := fun _ => (@sem_prod_ok_error _ tin semi ErrType);
      id_semi_safe := fun _ => (@values.sem_prod_ok_safe _ tin semi);
    |}.

Definition prim_STORE := ("STORE"%string, primP STORE).


(* RISC-V 32M Multiply instructions (operators). *)
Definition riscv_mul_semi (wn wm: ty_r) : ty_r := (wn * wm)%R.
Definition riscv_MUL_instr : instr_desc_t := RTypeInstruction riscv_mul_semi "MUL" "mul".
Definition prim_MUL := ("MUL"%string, primM MUL).

Definition riscv_mulh_semi (wn wm: ty_r) : ty_r := wmulhs wn wm.
Definition riscv_MULH_instr : instr_desc_t := RTypeInstruction riscv_mulh_semi "MULH" "mulh".
Definition prim_MULH := ("MULH"%string, primM MULH).

Definition riscv_mulhu_semi (wn wm: ty_r) : ty_r := wmulhu wn wm.
Definition riscv_MULHU_instr : instr_desc_t := RTypeInstruction riscv_mulhu_semi "MULHU" "mulhu".
Definition prim_MULHU := ("MULHU"%string, primM MULHU).

Definition riscv_mulhsu_semi (wn wm: ty_r) : ty_r := wmulhsu wn wm.
Definition riscv_MULHSU_instr : instr_desc_t := RTypeInstruction riscv_mulhsu_semi "MULHSU" "mulhsu".
Definition prim_MULHSU := ("MULHSU"%string, primM MULHSU).


(* RISC-V 32M div and rem instructions *)

(* Division by zero is specified, it must return all bits set *)
Definition riscv_div_semi (wn wm: ty_r) : ty_r :=
  if wm == 0%R then (-1)%R else wdivi wn wm.
Definition riscv_DIV_instr : instr_desc_t := RTypeInstruction riscv_div_semi "DIV" "div".
Definition prim_DIV := ("DIV"%string, primM DIV).

(* Division by zero is specified, it must return all bits set *)
Definition riscv_divu_semi (wn wm: ty_r) : ty_r :=
  if wm == 0%R then (-1)%R else wdiv wn wm.
Definition riscv_DIVU_instr : instr_desc_t := RTypeInstruction riscv_divu_semi "DIVU" "divu".
Definition prim_DIVU := ("DIVU"%string, primM DIVU).

Definition riscv_rem_semi (wn wm: ty_r) : ty_r := wmodi wn wm.
Definition riscv_REM_instr : instr_desc_t := RTypeInstruction riscv_rem_semi "REM" "rem".
Definition prim_REM := ("REM"%string, primM REM).

Definition riscv_remu_semi (wn wm: ty_r) : ty_r := wmod wn wm.
Definition riscv_REMU_instr : instr_desc_t := RTypeInstruction riscv_remu_semi "REMU" "remu".
Definition prim_REMU := ("REMU"%string, primM REMU).


(* -------------------------------------------------------------------- *)
(* Description of instructions. *)

Definition riscv_instr_desc (mn : riscv_op) : instr_desc_t :=
  match mn with
  | ADD => riscv_ADD_instr
  | ADDI => riscv_ADDI_instr
  | SUB => riscv_SUB_instr
  | SLT => riscv_SLT_instr
  | SLTI => riscv_SLTI_instr
  | SLTU => riscv_SLTU_instr
  | SLTIU => riscv_SLTIU_instr
  | AND => riscv_AND_instr
  | ANDI => riscv_ANDI_instr
  | OR => riscv_OR_instr
  | ORI => riscv_ORI_instr
  | XOR => riscv_XOR_instr
  | XORI => riscv_XORI_instr
  | SLL => riscv_SLL_instr
  | SLLI => riscv_SLLI_instr
  | SRL => riscv_SRL_instr
  | SRLI => riscv_SRLI_instr
  | SRA => riscv_SRA_instr
  | SRAI => riscv_SRAI_instr
  | MV => riscv_MV_instr
  | LA => riscv_LA_instr
  | LI => riscv_LI_instr
  | NOT => riscv_NOT_instr
  | NEG => riscv_NEG_instr
  | LOAD s ws => riscv_LOAD_instr s ws
  | STORE ws => riscv_STORE_instr ws
  | MUL => riscv_MUL_instr
  | MULH => riscv_MULH_instr
  | MULHU => riscv_MULHU_instr
  | MULHSU => riscv_MULHSU_instr
  | DIV => riscv_DIV_instr
  | DIVU => riscv_DIVU_instr
  | REM => riscv_REM_instr
  | REMU => riscv_REMU_instr
  end.

Definition riscv_prim_string : seq (string * prim_constructor riscv_op) := [::
  prim_ADD;
  prim_ADDI;
  prim_SUB;
  prim_SLT;
  prim_SLTI;
  prim_SLTU;
  prim_SLTIU;
  prim_AND;
  prim_ANDI;
  prim_OR;
  prim_ORI;
  prim_XOR;
  prim_XORI;
  prim_SLL;
  prim_SLLI;
  prim_SRL;
  prim_SRLI;
  prim_SRA;
  prim_SRAI;
  prim_MV;
  prim_LA;
  prim_LI;
  prim_NOT;
  prim_NEG;
  prim_LOAD;
  prim_STORE;
  prim_MUL;
  prim_MULH;
  prim_MULHU;
  prim_MULHSU;
  prim_DIV;
  prim_DIVU;
  prim_REM;
  prim_REMU
].

#[ export ]
Instance riscv_op_decl : asm_op_decl riscv_op :=
  {|
    instr_desc_op := riscv_instr_desc;
    prim_string := riscv_prim_string;
  |}.

Definition riscv_prog := @asm_prog _ _ _ _ _ _ _ riscv_op_decl.
