verilog xil_defaultlib --include "../../../../zynq_interrupts.srcs/sources_1/bd/zynq_interrupts_system/ipshared/ec67/hdl" --include "../../../../zynq_interrupts.srcs/sources_1/bd/zynq_interrupts_system/ipshared/5bb9/hdl/verilog" --include "../../../../zynq_interrupts.srcs/sources_1/bd/zynq_interrupts_system/ipshared/70fd/hdl" \
"../../../bd/zynq_interrupts_system/ip/zynq_interrupts_system_processing_system7_0_0/sim/zynq_interrupts_system_processing_system7_0_0.v" \
"../../../bd/zynq_interrupts_system/ip/zynq_interrupts_system_xbar_0/sim/zynq_interrupts_system_xbar_0.v" \
"../../../bd/zynq_interrupts_system/ip/zynq_interrupts_system_auto_pc_0/sim/zynq_interrupts_system_auto_pc_0.v" \
"../../../bd/zynq_interrupts_system/sim/zynq_interrupts_system.v" \

verilog xil_defaultlib "glbl.v"

nosort
