Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z0 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0/solution1/sim/verilog/AESL_automem_in_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0/solution1/sim/verilog/AESL_automem_in_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0/solution1/sim/verilog/AESL_automem_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0/solution1/sim/verilog/lab2_z0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0/solution1/sim/verilog/lab2_z0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z0
Compiling module xil_defaultlib.AESL_automem_in_a
Compiling module xil_defaultlib.AESL_automem_in_b
Compiling module xil_defaultlib.AESL_automem_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z0_top
Compiling module work.glbl
Built simulation snapshot lab2_z0
