;redcode
;assert 1
	SPL 0, <480
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	SUB @100, @0
	SUB @100, @0
	SUB @100, @0
	MOV -1, <-20
	MOV -1, <-20
	SUB -1, <-20
	SUB #2, -710
	SUB @100, @0
	SUB @121, 106
	MOV -1, <-20
	SUB @100, @0
	SUB 210, -60
	MOV -1, <-20
	SPL 2, -710
	SPL 2, -710
	DAT #0, <-322
	DAT #0, <-322
	DAT #0, <-322
	SLT 70, -100
	MOV -7, <-20
	MOV -7, <-20
	SUB #2, -710
	SUB @3, 0
	SUB @121, 106
	SUB 927, 106
	SUB 0, @2
	SUB @0, @-2
	SUB 100, -100
	JMP @12, #202
	ADD 210, 60
	MOV -1, <-20
	JMZ 510, 10
	ADD #0, @-2
	JMZ 510, 10
	ADD #0, @-2
	SLT 70, -100
	JMP @12, #200
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	JMZ 270, 0
	MOV -1, <-20
	SUB 210, -60
	JMP @12, #200
	JMP @12, #200
