// Seed: 532753452
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4
);
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  always id_7 <= 1;
  always id_13 <= 1;
  wire id_16;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    output wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    input uwire id_6
    , id_18,
    input wire id_7,
    output wor id_8,
    output wire id_9,
    output tri0 id_10,
    input wire id_11,
    output tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    input uwire id_16
);
  id_19 :
  assert property (@(posedge 1 ? 1 - id_7 : 1) id_11);
  initial
    if (id_15);
    else @(id_4) id_10 = 1 === id_11;
  module_0(
      id_0, id_19, id_6, id_5, id_1
  );
endmodule
