
007_stdp_dac_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009f4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b7c  08000b84  00010b84  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000b7c  08000b7c  00010b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000b80  08000b80  00010b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010b84  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010b84  2**0
                  CONTENTS
  7 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000020  20000020  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010b84  2**0
                  CONTENTS, READONLY
 10 .debug_info   000032e9  00000000  00000000  00010bb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000a7e  00000000  00000000  00013e9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000004f0  00000000  00000000  00014920  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000478  00000000  00000000  00014e10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001961  00000000  00000000  00015288  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001637  00000000  00000000  00016be9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00018220  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001464  00000000  00000000  0001829c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00019700  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000b64 	.word	0x08000b64

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000b64 	.word	0x08000b64

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ea:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001f6:	4313      	orrs	r3, r2
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	4313      	orrs	r3, r2
 80001fc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800020a:	68fa      	ldr	r2, [r7, #12]
 800020c:	4b18      	ldr	r3, [pc, #96]	; (8000270 <ADC_Init+0xa8>)
 800020e:	4013      	ands	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800021a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000220:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	795b      	ldrb	r3, [r3, #5]
 8000226:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000228:	4313      	orrs	r3, r2
 800022a:	68fa      	ldr	r2, [r7, #12]
 800022c:	4313      	orrs	r3, r2
 800022e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800023a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000242:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	7d1b      	ldrb	r3, [r3, #20]
 8000248:	3b01      	subs	r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7afb      	ldrb	r3, [r7, #11]
 800024e:	4313      	orrs	r3, r2
 8000250:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000252:	7afb      	ldrb	r3, [r7, #11]
 8000254:	051b      	lsls	r3, r3, #20
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	c0fff7fd 	.word	0xc0fff7fd

08000274 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <ADC_CommonInit+0x48>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000286:	68fa      	ldr	r2, [r7, #12]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <ADC_CommonInit+0x4c>)
 800028a:	4013      	ands	r3, r2
 800028c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000296:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800029c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002a2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002a4:	68fa      	ldr	r2, [r7, #12]
 80002a6:	4313      	orrs	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002aa:	4a04      	ldr	r2, [pc, #16]	; (80002bc <ADC_CommonInit+0x48>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	6053      	str	r3, [r2, #4]
}
 80002b0:	bf00      	nop
 80002b2:	3714      	adds	r7, #20
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40012300 	.word	0x40012300
 80002c0:	fffc30e0 	.word	0xfffc30e0

080002c4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002d0:	78fb      	ldrb	r3, [r7, #3]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d006      	beq.n	80002e4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	f043 0201 	orr.w	r2, r3, #1
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80002e2:	e005      	b.n	80002f0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f023 0201 	bic.w	r2, r3, #1
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	609a      	str	r2, [r3, #8]
}
 80002f0:	bf00      	nop
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	4608      	mov	r0, r1
 8000306:	4611      	mov	r1, r2
 8000308:	461a      	mov	r2, r3
 800030a:	4603      	mov	r3, r0
 800030c:	70fb      	strb	r3, [r7, #3]
 800030e:	460b      	mov	r3, r1
 8000310:	70bb      	strb	r3, [r7, #2]
 8000312:	4613      	mov	r3, r2
 8000314:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	2300      	movs	r3, #0
 800031c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800031e:	78fb      	ldrb	r3, [r7, #3]
 8000320:	2b09      	cmp	r3, #9
 8000322:	d923      	bls.n	800036c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800032a:	78fb      	ldrb	r3, [r7, #3]
 800032c:	f1a3 020a 	sub.w	r2, r3, #10
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	2207      	movs	r2, #7
 8000338:	fa02 f303 	lsl.w	r3, r2, r3
 800033c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	43db      	mvns	r3, r3
 8000342:	68fa      	ldr	r2, [r7, #12]
 8000344:	4013      	ands	r3, r2
 8000346:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000348:	7879      	ldrb	r1, [r7, #1]
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f1a3 020a 	sub.w	r2, r3, #10
 8000350:	4613      	mov	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	4413      	add	r3, r2
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800035c:	68fa      	ldr	r2, [r7, #12]
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	4313      	orrs	r3, r2
 8000362:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	e01e      	b.n	80003aa <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000372:	78fa      	ldrb	r2, [r7, #3]
 8000374:	4613      	mov	r3, r2
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	4413      	add	r3, r2
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	43db      	mvns	r3, r3
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800038c:	7879      	ldrb	r1, [r7, #1]
 800038e:	78fa      	ldrb	r2, [r7, #3]
 8000390:	4613      	mov	r3, r2
 8000392:	005b      	lsls	r3, r3, #1
 8000394:	4413      	add	r3, r2
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800039c:	68fa      	ldr	r2, [r7, #12]
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80003aa:	78bb      	ldrb	r3, [r7, #2]
 80003ac:	2b06      	cmp	r3, #6
 80003ae:	d821      	bhi.n	80003f4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003b4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80003b6:	78bb      	ldrb	r3, [r7, #2]
 80003b8:	1e5a      	subs	r2, r3, #1
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	221f      	movs	r2, #31
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	43db      	mvns	r3, r3
 80003cc:	68fa      	ldr	r2, [r7, #12]
 80003ce:	4013      	ands	r3, r2
 80003d0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80003d2:	78f9      	ldrb	r1, [r7, #3]
 80003d4:	78bb      	ldrb	r3, [r7, #2]
 80003d6:	1e5a      	subs	r2, r3, #1
 80003d8:	4613      	mov	r3, r2
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	4413      	add	r3, r2
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80003f2:	e047      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80003f4:	78bb      	ldrb	r3, [r7, #2]
 80003f6:	2b0c      	cmp	r3, #12
 80003f8:	d821      	bhi.n	800043e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000400:	78bb      	ldrb	r3, [r7, #2]
 8000402:	1fda      	subs	r2, r3, #7
 8000404:	4613      	mov	r3, r2
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	4413      	add	r3, r2
 800040a:	221f      	movs	r2, #31
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	43db      	mvns	r3, r3
 8000416:	68fa      	ldr	r2, [r7, #12]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800041c:	78f9      	ldrb	r1, [r7, #3]
 800041e:	78bb      	ldrb	r3, [r7, #2]
 8000420:	1fda      	subs	r2, r3, #7
 8000422:	4613      	mov	r3, r2
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800043c:	e022      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000442:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000444:	78bb      	ldrb	r3, [r7, #2]
 8000446:	f1a3 020d 	sub.w	r2, r3, #13
 800044a:	4613      	mov	r3, r2
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	221f      	movs	r2, #31
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	43db      	mvns	r3, r3
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	4013      	ands	r3, r2
 8000460:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000462:	78f9      	ldrb	r1, [r7, #3]
 8000464:	78bb      	ldrb	r3, [r7, #2]
 8000466:	f1a3 020d 	sub.w	r2, r3, #13
 800046a:	4613      	mov	r3, r2
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	4413      	add	r3, r2
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000476:	68fa      	ldr	r2, [r7, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	4313      	orrs	r3, r2
 800047c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68fa      	ldr	r2, [r7, #12]
 8000482:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000484:	bf00      	nop
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004bc:	b29b      	uxth	r3, r3
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr

080004ca <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80004ca:	b480      	push	{r7}
 80004cc:	b085      	sub	sp, #20
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	6078      	str	r0, [r7, #4]
 80004d2:	460b      	mov	r3, r1
 80004d4:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80004d6:	2300      	movs	r3, #0
 80004d8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	78fb      	ldrb	r3, [r7, #3]
 80004e0:	4013      	ands	r3, r2
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d002      	beq.n	80004ec <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80004e6:	2301      	movs	r3, #1
 80004e8:	73fb      	strb	r3, [r7, #15]
 80004ea:	e001      	b.n	80004f0 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80004ec:	2300      	movs	r3, #0
 80004ee:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80004f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80004f2:	4618      	mov	r0, r3
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
	...

08000500 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
 800050e:	2300      	movs	r3, #0
 8000510:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8000512:	4b14      	ldr	r3, [pc, #80]	; (8000564 <DAC_Init+0x64>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8000518:	f640 72fe 	movw	r2, #4094	; 0xffe
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	fa02 f303 	lsl.w	r3, r2, r3
 8000522:	43db      	mvns	r3, r3
 8000524:	68fa      	ldr	r2, [r7, #12]
 8000526:	4013      	ands	r3, r2
 8000528:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800052a:	683b      	ldr	r3, [r7, #0]
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	685b      	ldr	r3, [r3, #4]
 8000532:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	689b      	ldr	r3, [r3, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000538:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_OutputBuffer);
 800053a:	683b      	ldr	r3, [r7, #0]
 800053c:	68db      	ldr	r3, [r3, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800053e:	4313      	orrs	r3, r2
 8000540:	60bb      	str	r3, [r7, #8]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8000542:	68ba      	ldr	r2, [r7, #8]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	fa02 f303 	lsl.w	r3, r2, r3
 800054a:	68fa      	ldr	r2, [r7, #12]
 800054c:	4313      	orrs	r3, r2
 800054e:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8000550:	4a04      	ldr	r2, [pc, #16]	; (8000564 <DAC_Init+0x64>)
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	6013      	str	r3, [r2, #0]
}
 8000556:	bf00      	nop
 8000558:	3714      	adds	r7, #20
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	40007400 	.word	0x40007400

08000568 <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	460b      	mov	r3, r1
 8000572:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000574:	78fb      	ldrb	r3, [r7, #3]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d009      	beq.n	800058e <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 800057a:	490d      	ldr	r1, [pc, #52]	; (80005b0 <DAC_Cmd+0x48>)
 800057c:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <DAC_Cmd+0x48>)
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	2001      	movs	r0, #1
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	fa00 f303 	lsl.w	r3, r0, r3
 8000588:	4313      	orrs	r3, r2
 800058a:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 800058c:	e009      	b.n	80005a2 <DAC_Cmd+0x3a>
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 800058e:	4908      	ldr	r1, [pc, #32]	; (80005b0 <DAC_Cmd+0x48>)
 8000590:	4b07      	ldr	r3, [pc, #28]	; (80005b0 <DAC_Cmd+0x48>)
 8000592:	681a      	ldr	r2, [r3, #0]
 8000594:	2001      	movs	r0, #1
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	fa00 f303 	lsl.w	r3, r0, r3
 800059c:	43db      	mvns	r3, r3
 800059e:	4013      	ands	r3, r2
 80005a0:	600b      	str	r3, [r1, #0]
}
 80005a2:	bf00      	nop
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	40007400 	.word	0x40007400

080005b4 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	460b      	mov	r3, r1
 80005be:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80005c0:	2300      	movs	r3, #0
 80005c2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80005c4:	4b08      	ldr	r3, [pc, #32]	; (80005e8 <DAC_SetChannel1Data+0x34>)
 80005c6:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80005c8:	68fa      	ldr	r2, [r7, #12]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4413      	add	r3, r2
 80005ce:	3308      	adds	r3, #8
 80005d0:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	461a      	mov	r2, r3
 80005d6:	887b      	ldrh	r3, [r7, #2]
 80005d8:	6013      	str	r3, [r2, #0]
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	40007400 	.word	0x40007400

080005ec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b087      	sub	sp, #28
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
 80005fa:	2300      	movs	r3, #0
 80005fc:	613b      	str	r3, [r7, #16]
 80005fe:	2300      	movs	r3, #0
 8000600:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000602:	2300      	movs	r3, #0
 8000604:	617b      	str	r3, [r7, #20]
 8000606:	e076      	b.n	80006f6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000608:	2201      	movs	r2, #1
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	fa02 f303 	lsl.w	r3, r2, r3
 8000610:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	693b      	ldr	r3, [r7, #16]
 8000618:	4013      	ands	r3, r2
 800061a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800061c:	68fa      	ldr	r2, [r7, #12]
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	429a      	cmp	r2, r3
 8000622:	d165      	bne.n	80006f0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681a      	ldr	r2, [r3, #0]
 8000628:	697b      	ldr	r3, [r7, #20]
 800062a:	005b      	lsls	r3, r3, #1
 800062c:	2103      	movs	r1, #3
 800062e:	fa01 f303 	lsl.w	r3, r1, r3
 8000632:	43db      	mvns	r3, r3
 8000634:	401a      	ands	r2, r3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681a      	ldr	r2, [r3, #0]
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	791b      	ldrb	r3, [r3, #4]
 8000642:	4619      	mov	r1, r3
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	fa01 f303 	lsl.w	r3, r1, r3
 800064c:	431a      	orrs	r2, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	791b      	ldrb	r3, [r3, #4]
 8000656:	2b01      	cmp	r3, #1
 8000658:	d003      	beq.n	8000662 <GPIO_Init+0x76>
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	791b      	ldrb	r3, [r3, #4]
 800065e:	2b02      	cmp	r3, #2
 8000660:	d12e      	bne.n	80006c0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	689a      	ldr	r2, [r3, #8]
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	005b      	lsls	r3, r3, #1
 800066a:	2103      	movs	r1, #3
 800066c:	fa01 f303 	lsl.w	r3, r1, r3
 8000670:	43db      	mvns	r3, r3
 8000672:	401a      	ands	r2, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	689a      	ldr	r2, [r3, #8]
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	795b      	ldrb	r3, [r3, #5]
 8000680:	4619      	mov	r1, r3
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	005b      	lsls	r3, r3, #1
 8000686:	fa01 f303 	lsl.w	r3, r1, r3
 800068a:	431a      	orrs	r2, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	685a      	ldr	r2, [r3, #4]
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	b29b      	uxth	r3, r3
 8000698:	4619      	mov	r1, r3
 800069a:	2301      	movs	r3, #1
 800069c:	408b      	lsls	r3, r1
 800069e:	43db      	mvns	r3, r3
 80006a0:	401a      	ands	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	683a      	ldr	r2, [r7, #0]
 80006ac:	7992      	ldrb	r2, [r2, #6]
 80006ae:	4611      	mov	r1, r2
 80006b0:	697a      	ldr	r2, [r7, #20]
 80006b2:	b292      	uxth	r2, r2
 80006b4:	fa01 f202 	lsl.w	r2, r1, r2
 80006b8:	b292      	uxth	r2, r2
 80006ba:	431a      	orrs	r2, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	68da      	ldr	r2, [r3, #12]
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	2103      	movs	r1, #3
 80006cc:	fa01 f303 	lsl.w	r3, r1, r3
 80006d0:	43db      	mvns	r3, r3
 80006d2:	401a      	ands	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	68da      	ldr	r2, [r3, #12]
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	79db      	ldrb	r3, [r3, #7]
 80006e0:	4619      	mov	r1, r3
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ea:	431a      	orrs	r2, r3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	3301      	adds	r3, #1
 80006f4:	617b      	str	r3, [r7, #20]
 80006f6:	697b      	ldr	r3, [r7, #20]
 80006f8:	2b0f      	cmp	r3, #15
 80006fa:	d985      	bls.n	8000608 <GPIO_Init+0x1c>
    }
  }
}
 80006fc:	bf00      	nop
 80006fe:	371c      	adds	r7, #28
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	460b      	mov	r3, r1
 8000712:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000714:	78fb      	ldrb	r3, [r7, #3]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d006      	beq.n	8000728 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800071a:	490a      	ldr	r1, [pc, #40]	; (8000744 <RCC_AHB1PeriphClockCmd+0x3c>)
 800071c:	4b09      	ldr	r3, [pc, #36]	; (8000744 <RCC_AHB1PeriphClockCmd+0x3c>)
 800071e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4313      	orrs	r3, r2
 8000724:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000726:	e006      	b.n	8000736 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000728:	4906      	ldr	r1, [pc, #24]	; (8000744 <RCC_AHB1PeriphClockCmd+0x3c>)
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <RCC_AHB1PeriphClockCmd+0x3c>)
 800072c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	43db      	mvns	r3, r3
 8000732:	4013      	ands	r3, r2
 8000734:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	40023800 	.word	0x40023800

08000748 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000754:	78fb      	ldrb	r3, [r7, #3]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d006      	beq.n	8000768 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800075a:	490a      	ldr	r1, [pc, #40]	; (8000784 <RCC_APB1PeriphClockCmd+0x3c>)
 800075c:	4b09      	ldr	r3, [pc, #36]	; (8000784 <RCC_APB1PeriphClockCmd+0x3c>)
 800075e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	4313      	orrs	r3, r2
 8000764:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000766:	e006      	b.n	8000776 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000768:	4906      	ldr	r1, [pc, #24]	; (8000784 <RCC_APB1PeriphClockCmd+0x3c>)
 800076a:	4b06      	ldr	r3, [pc, #24]	; (8000784 <RCC_APB1PeriphClockCmd+0x3c>)
 800076c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	43db      	mvns	r3, r3
 8000772:	4013      	ands	r3, r2
 8000774:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800

08000788 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	460b      	mov	r3, r1
 8000792:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000794:	78fb      	ldrb	r3, [r7, #3]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d006      	beq.n	80007a8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800079a:	490a      	ldr	r1, [pc, #40]	; (80007c4 <RCC_APB2PeriphClockCmd+0x3c>)
 800079c:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <RCC_APB2PeriphClockCmd+0x3c>)
 800079e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4313      	orrs	r3, r2
 80007a4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80007a6:	e006      	b.n	80007b6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80007a8:	4906      	ldr	r1, [pc, #24]	; (80007c4 <RCC_APB2PeriphClockCmd+0x3c>)
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <RCC_APB2PeriphClockCmd+0x3c>)
 80007ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	43db      	mvns	r3, r3
 80007b2:	4013      	ands	r3, r2
 80007b4:	644b      	str	r3, [r1, #68]	; 0x44
}
 80007b6:	bf00      	nop
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800

080007c8 <gpio_conf>:

#include "stm32f4xx.h"

uint32_t adc_value=0,i=0;

void gpio_conf(){
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef init;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80007ce:	2101      	movs	r1, #1
 80007d0:	2001      	movs	r0, #1
 80007d2:	f7ff ff99 	bl	8000708 <RCC_AHB1PeriphClockCmd>

	//dac
	init.GPIO_Mode=GPIO_Mode_OUT;
 80007d6:	2301      	movs	r3, #1
 80007d8:	713b      	strb	r3, [r7, #4]
	init.GPIO_OType=GPIO_OType_PP;
 80007da:	2300      	movs	r3, #0
 80007dc:	71bb      	strb	r3, [r7, #6]
	init.GPIO_Pin=GPIO_Pin_4; // 2 tane var kartta, PA4,PA5
 80007de:	2310      	movs	r3, #16
 80007e0:	603b      	str	r3, [r7, #0]
	init.GPIO_PuPd=GPIO_PuPd_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	71fb      	strb	r3, [r7, #7]
	init.GPIO_Speed=GPIO_Speed_50MHz;
 80007e6:	2302      	movs	r3, #2
 80007e8:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA,&init);
 80007ea:	463b      	mov	r3, r7
 80007ec:	4619      	mov	r1, r3
 80007ee:	480b      	ldr	r0, [pc, #44]	; (800081c <gpio_conf+0x54>)
 80007f0:	f7ff fefc 	bl	80005ec <GPIO_Init>

	//adc
	init.GPIO_Mode=GPIO_Mode_AN;
 80007f4:	2303      	movs	r3, #3
 80007f6:	713b      	strb	r3, [r7, #4]
	init.GPIO_OType=GPIO_OType_PP;
 80007f8:	2300      	movs	r3, #0
 80007fa:	71bb      	strb	r3, [r7, #6]
	init.GPIO_Pin=GPIO_Pin_0; //ADC123_IN3 ,IN3 = channel 3 demek
 80007fc:	2301      	movs	r3, #1
 80007fe:	603b      	str	r3, [r7, #0]
	init.GPIO_PuPd=GPIO_PuPd_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	71fb      	strb	r3, [r7, #7]
	init.GPIO_Speed=GPIO_Speed_50MHz;
 8000804:	2302      	movs	r3, #2
 8000806:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA,&init);
 8000808:	463b      	mov	r3, r7
 800080a:	4619      	mov	r1, r3
 800080c:	4803      	ldr	r0, [pc, #12]	; (800081c <gpio_conf+0x54>)
 800080e:	f7ff feed 	bl	80005ec <GPIO_Init>

}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40020000 	.word	0x40020000

08000820 <adc_conf>:

void adc_conf(){
 8000820:	b580      	push	{r7, lr}
 8000822:	b08a      	sub	sp, #40	; 0x28
 8000824:	af00      	add	r7, sp, #0

	ADC_InitTypeDef init1;
	ADC_CommonInitTypeDef init2;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1,ENABLE);
 8000826:	2101      	movs	r1, #1
 8000828:	f44f 7080 	mov.w	r0, #256	; 0x100
 800082c:	f7ff ffac 	bl	8000788 <RCC_APB2PeriphClockCmd>

	init2.ADC_Mode=ADC_Mode_Independent;
 8000830:	2300      	movs	r3, #0
 8000832:	603b      	str	r3, [r7, #0]
	init2.ADC_Prescaler=ADC_Prescaler_Div4;
 8000834:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000838:	607b      	str	r3, [r7, #4]
	ADC_CommonInit(&init2);
 800083a:	463b      	mov	r3, r7
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fd19 	bl	8000274 <ADC_CommonInit>

	//init1.ADC_ContinuousConvMode=ENABLE;
	//init1.ADC_DataAlign=ADC_DataAlign_Right;
	//init1.ADC_NbrOfConversion=1;
	init1.ADC_Resolution=ADC_Resolution_12b;
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
	//init1.ADC_ScanConvMode=DISABLE;
	ADC_Init(ADC1,&init1);
 8000846:	f107 0310 	add.w	r3, r7, #16
 800084a:	4619      	mov	r1, r3
 800084c:	4805      	ldr	r0, [pc, #20]	; (8000864 <adc_conf+0x44>)
 800084e:	f7ff fcbb 	bl	80001c8 <ADC_Init>
	ADC_Cmd(ADC1,ENABLE);
 8000852:	2101      	movs	r1, #1
 8000854:	4803      	ldr	r0, [pc, #12]	; (8000864 <adc_conf+0x44>)
 8000856:	f7ff fd35 	bl	80002c4 <ADC_Cmd>

}
 800085a:	bf00      	nop
 800085c:	3728      	adds	r7, #40	; 0x28
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40012000 	.word	0x40012000

08000868 <dac_conf>:

void dac_conf(){
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0

	DAC_InitTypeDef init;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC,ENABLE);
 800086e:	2101      	movs	r1, #1
 8000870:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000874:	f7ff ff68 	bl	8000748 <RCC_APB1PeriphClockCmd>

	init.DAC_OutputBuffer=DAC_OutputBuffer_Enable;
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
	init.DAC_Trigger=DAC_Trigger_None;
 800087c:	2300      	movs	r3, #0
 800087e:	603b      	str	r3, [r7, #0]
	init.DAC_WaveGeneration=DAC_WaveGeneration_None;
 8000880:	2300      	movs	r3, #0
 8000882:	607b      	str	r3, [r7, #4]

	DAC_Init(DAC_Channel_1,&init);
 8000884:	463b      	mov	r3, r7
 8000886:	4619      	mov	r1, r3
 8000888:	2000      	movs	r0, #0
 800088a:	f7ff fe39 	bl	8000500 <DAC_Init>
	DAC_Cmd(DAC_Channel_1,ENABLE);
 800088e:	2101      	movs	r1, #1
 8000890:	2000      	movs	r0, #0
 8000892:	f7ff fe69 	bl	8000568 <DAC_Cmd>
}
 8000896:	bf00      	nop
 8000898:	3710      	adds	r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
	...

080008a0 <adc_function>:

void delay(uint32_t tt){
	while(tt--);
}

uint32_t adc_function(){
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1,ADC_Channel_0,1,ADC_SampleTime_56Cycles);
 80008a4:	2303      	movs	r3, #3
 80008a6:	2201      	movs	r2, #1
 80008a8:	2100      	movs	r1, #0
 80008aa:	480a      	ldr	r0, [pc, #40]	; (80008d4 <adc_function+0x34>)
 80008ac:	f7ff fd26 	bl	80002fc <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv(ADC1);
 80008b0:	4808      	ldr	r0, [pc, #32]	; (80008d4 <adc_function+0x34>)
 80008b2:	f7ff fded 	bl	8000490 <ADC_SoftwareStartConv>
	while((ADC_GetFlagStatus(ADC1,ADC_FLAG_EOC))==RESET);
 80008b6:	bf00      	nop
 80008b8:	2102      	movs	r1, #2
 80008ba:	4806      	ldr	r0, [pc, #24]	; (80008d4 <adc_function+0x34>)
 80008bc:	f7ff fe05 	bl	80004ca <ADC_GetFlagStatus>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d0f8      	beq.n	80008b8 <adc_function+0x18>
	return ADC_GetConversionValue(ADC1);
 80008c6:	4803      	ldr	r0, [pc, #12]	; (80008d4 <adc_function+0x34>)
 80008c8:	f7ff fdf2 	bl	80004b0 <ADC_GetConversionValue>
 80008cc:	4603      	mov	r3, r0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40012000 	.word	0x40012000

080008d8 <main>:

int main(void){
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0

	gpio_conf();
 80008dc:	f7ff ff74 	bl	80007c8 <gpio_conf>
	adc_conf();
 80008e0:	f7ff ff9e 	bl	8000820 <adc_conf>
	dac_conf();
 80008e4:	f7ff ffc0 	bl	8000868 <dac_conf>

  while (1){



	adc_value=adc_function(); // 12 bit grmyoruz max 16 biz gryoruz var bir yanllk
 80008e8:	f7ff ffda 	bl	80008a0 <adc_function>
 80008ec:	4602      	mov	r2, r0
 80008ee:	4b05      	ldr	r3, [pc, #20]	; (8000904 <main+0x2c>)
 80008f0:	601a      	str	r2, [r3, #0]

	DAC_SetChannel1Data(DAC_Align_12b_R,adc_value);
 80008f2:	4b04      	ldr	r3, [pc, #16]	; (8000904 <main+0x2c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	b29b      	uxth	r3, r3
 80008f8:	4619      	mov	r1, r3
 80008fa:	2000      	movs	r0, #0
 80008fc:	f7ff fe5a 	bl	80005b4 <DAC_SetChannel1Data>
	adc_value=adc_function(); // 12 bit grmyoruz max 16 biz gryoruz var bir yanllk
 8000900:	e7f2      	b.n	80008e8 <main+0x10>
 8000902:	bf00      	nop
 8000904:	2000001c 	.word	0x2000001c

08000908 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000908:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000940 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800090c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800090e:	e003      	b.n	8000918 <LoopCopyDataInit>

08000910 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000910:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000912:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000914:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000916:	3104      	adds	r1, #4

08000918 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000918:	480b      	ldr	r0, [pc, #44]	; (8000948 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800091a:	4b0c      	ldr	r3, [pc, #48]	; (800094c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800091c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800091e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000920:	d3f6      	bcc.n	8000910 <CopyDataInit>
  ldr  r2, =_sbss
 8000922:	4a0b      	ldr	r2, [pc, #44]	; (8000950 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000924:	e002      	b.n	800092c <LoopFillZerobss>

08000926 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000926:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000928:	f842 3b04 	str.w	r3, [r2], #4

0800092c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800092c:	4b09      	ldr	r3, [pc, #36]	; (8000954 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800092e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000930:	d3f9      	bcc.n	8000926 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000932:	f000 f841 	bl	80009b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000936:	f000 f8f1 	bl	8000b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800093a:	f7ff ffcd 	bl	80008d8 <main>
  bx  lr    
 800093e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000940:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000944:	08000b84 	.word	0x08000b84
  ldr  r0, =_sdata
 8000948:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800094c:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000950:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000954:	20000020 	.word	0x20000020

08000958 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000958:	e7fe      	b.n	8000958 <ADC_IRQHandler>

0800095a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800095a:	b480      	push	{r7}
 800095c:	af00      	add	r7, sp, #0
}
 800095e:	bf00      	nop
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800096c:	e7fe      	b.n	800096c <HardFault_Handler+0x4>

0800096e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800096e:	b480      	push	{r7}
 8000970:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000972:	e7fe      	b.n	8000972 <MemManage_Handler+0x4>

08000974 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000978:	e7fe      	b.n	8000978 <BusFault_Handler+0x4>

0800097a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800097e:	e7fe      	b.n	800097e <UsageFault_Handler+0x4>

08000980 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr

0800098e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
}
 8000992:	bf00      	nop
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009bc:	4a16      	ldr	r2, [pc, #88]	; (8000a18 <SystemInit+0x60>)
 80009be:	4b16      	ldr	r3, [pc, #88]	; (8000a18 <SystemInit+0x60>)
 80009c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80009cc:	4a13      	ldr	r2, [pc, #76]	; (8000a1c <SystemInit+0x64>)
 80009ce:	4b13      	ldr	r3, [pc, #76]	; (8000a1c <SystemInit+0x64>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f043 0301 	orr.w	r3, r3, #1
 80009d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80009d8:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <SystemInit+0x64>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80009de:	4a0f      	ldr	r2, [pc, #60]	; (8000a1c <SystemInit+0x64>)
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <SystemInit+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80009e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80009ee:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <SystemInit+0x64>)
 80009f0:	4a0b      	ldr	r2, [pc, #44]	; (8000a20 <SystemInit+0x68>)
 80009f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80009f4:	4a09      	ldr	r2, [pc, #36]	; (8000a1c <SystemInit+0x64>)
 80009f6:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <SystemInit+0x64>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <SystemInit+0x64>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000a06:	f000 f80d 	bl	8000a24 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a0a:	4b03      	ldr	r3, [pc, #12]	; (8000a18 <SystemInit+0x60>)
 8000a0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a10:	609a      	str	r2, [r3, #8]
#endif
}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	e000ed00 	.word	0xe000ed00
 8000a1c:	40023800 	.word	0x40023800
 8000a20:	24003010 	.word	0x24003010

08000a24 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	607b      	str	r3, [r7, #4]
 8000a2e:	2300      	movs	r3, #0
 8000a30:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000a32:	4a36      	ldr	r2, [pc, #216]	; (8000b0c <SetSysClock+0xe8>)
 8000a34:	4b35      	ldr	r3, [pc, #212]	; (8000b0c <SetSysClock+0xe8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a3c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000a3e:	4b33      	ldr	r3, [pc, #204]	; (8000b0c <SetSysClock+0xe8>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a46:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d103      	bne.n	8000a5c <SetSysClock+0x38>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000a5a:	d1f0      	bne.n	8000a3e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000a5c:	4b2b      	ldr	r3, [pc, #172]	; (8000b0c <SetSysClock+0xe8>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	e001      	b.n	8000a72 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d142      	bne.n	8000afe <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000a78:	4a24      	ldr	r2, [pc, #144]	; (8000b0c <SetSysClock+0xe8>)
 8000a7a:	4b24      	ldr	r3, [pc, #144]	; (8000b0c <SetSysClock+0xe8>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a82:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000a84:	4a22      	ldr	r2, [pc, #136]	; (8000b10 <SetSysClock+0xec>)
 8000a86:	4b22      	ldr	r3, [pc, #136]	; (8000b10 <SetSysClock+0xec>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a8e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000a90:	4a1e      	ldr	r2, [pc, #120]	; (8000b0c <SetSysClock+0xe8>)
 8000a92:	4b1e      	ldr	r3, [pc, #120]	; (8000b0c <SetSysClock+0xe8>)
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000a98:	4a1c      	ldr	r2, [pc, #112]	; (8000b0c <SetSysClock+0xe8>)
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <SetSysClock+0xe8>)
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000aa2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000aa4:	4a19      	ldr	r2, [pc, #100]	; (8000b0c <SetSysClock+0xe8>)
 8000aa6:	4b19      	ldr	r3, [pc, #100]	; (8000b0c <SetSysClock+0xe8>)
 8000aa8:	689b      	ldr	r3, [r3, #8]
 8000aaa:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000aae:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000ab0:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <SetSysClock+0xe8>)
 8000ab2:	4a18      	ldr	r2, [pc, #96]	; (8000b14 <SetSysClock+0xf0>)
 8000ab4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000ab6:	4a15      	ldr	r2, [pc, #84]	; (8000b0c <SetSysClock+0xe8>)
 8000ab8:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <SetSysClock+0xe8>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ac0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000ac2:	bf00      	nop
 8000ac4:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <SetSysClock+0xe8>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d0f9      	beq.n	8000ac4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000ad0:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <SetSysClock+0xf4>)
 8000ad2:	f240 7205 	movw	r2, #1797	; 0x705
 8000ad6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000ad8:	4a0c      	ldr	r2, [pc, #48]	; (8000b0c <SetSysClock+0xe8>)
 8000ada:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <SetSysClock+0xe8>)
 8000adc:	689b      	ldr	r3, [r3, #8]
 8000ade:	f023 0303 	bic.w	r3, r3, #3
 8000ae2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000ae4:	4a09      	ldr	r2, [pc, #36]	; (8000b0c <SetSysClock+0xe8>)
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <SetSysClock+0xe8>)
 8000ae8:	689b      	ldr	r3, [r3, #8]
 8000aea:	f043 0302 	orr.w	r3, r3, #2
 8000aee:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000af0:	bf00      	nop
 8000af2:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <SetSysClock+0xe8>)
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	f003 030c 	and.w	r3, r3, #12
 8000afa:	2b08      	cmp	r3, #8
 8000afc:	d1f9      	bne.n	8000af2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	40007000 	.word	0x40007000
 8000b14:	07405408 	.word	0x07405408
 8000b18:	40023c00 	.word	0x40023c00

08000b1c <__libc_init_array>:
 8000b1c:	b570      	push	{r4, r5, r6, lr}
 8000b1e:	4e0d      	ldr	r6, [pc, #52]	; (8000b54 <__libc_init_array+0x38>)
 8000b20:	4c0d      	ldr	r4, [pc, #52]	; (8000b58 <__libc_init_array+0x3c>)
 8000b22:	1ba4      	subs	r4, r4, r6
 8000b24:	10a4      	asrs	r4, r4, #2
 8000b26:	2500      	movs	r5, #0
 8000b28:	42a5      	cmp	r5, r4
 8000b2a:	d109      	bne.n	8000b40 <__libc_init_array+0x24>
 8000b2c:	4e0b      	ldr	r6, [pc, #44]	; (8000b5c <__libc_init_array+0x40>)
 8000b2e:	4c0c      	ldr	r4, [pc, #48]	; (8000b60 <__libc_init_array+0x44>)
 8000b30:	f000 f818 	bl	8000b64 <_init>
 8000b34:	1ba4      	subs	r4, r4, r6
 8000b36:	10a4      	asrs	r4, r4, #2
 8000b38:	2500      	movs	r5, #0
 8000b3a:	42a5      	cmp	r5, r4
 8000b3c:	d105      	bne.n	8000b4a <__libc_init_array+0x2e>
 8000b3e:	bd70      	pop	{r4, r5, r6, pc}
 8000b40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b44:	4798      	blx	r3
 8000b46:	3501      	adds	r5, #1
 8000b48:	e7ee      	b.n	8000b28 <__libc_init_array+0xc>
 8000b4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b4e:	4798      	blx	r3
 8000b50:	3501      	adds	r5, #1
 8000b52:	e7f2      	b.n	8000b3a <__libc_init_array+0x1e>
 8000b54:	08000b7c 	.word	0x08000b7c
 8000b58:	08000b7c 	.word	0x08000b7c
 8000b5c:	08000b7c 	.word	0x08000b7c
 8000b60:	08000b80 	.word	0x08000b80

08000b64 <_init>:
 8000b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b66:	bf00      	nop
 8000b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b6a:	bc08      	pop	{r3}
 8000b6c:	469e      	mov	lr, r3
 8000b6e:	4770      	bx	lr

08000b70 <_fini>:
 8000b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b72:	bf00      	nop
 8000b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b76:	bc08      	pop	{r3}
 8000b78:	469e      	mov	lr, r3
 8000b7a:	4770      	bx	lr
