# OpenHW Project Dashboard																												
																												
Last Updated October 4 2022																												
																												
## Status Key																												
**PC = Project Concept** 																												
&nbsp; &#8595;  																												
**PL = Project Launch**  																												
&nbsp; &#8595;  																												
**PA = Plan Approved**																												
&nbsp; &#8595;  																												
**PF = Project Freeze**																												
																												
				 +																								
## Completed Projects with Status = PF																												
|	Name	|	TRL Achieved	|	Status	|	TPL or PM	|	Repo	|	PC	|	PL	|	PA	|	PF	|	PF Estimate	|	Project Docs	|	RTD	|	Project Plan	|	Project Board	|
|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|
|	CORE-V CV32E40P        	|	TRL 5	|	PF	|	[David Schiavone](https://github.com/orgs/openhwgroup/people/davideschiavone) <br /> + [Arjan Binks](https://github.com/orgs/openhwgroup/people/Silabs-ArjanB)	|	[cv32e40p](https://github.com/openhwgroup/cv32e40p)	|	n/a	|	n/a	|	n/a	|	2021.01.20(A)	|	2021.01.20(A)	|	[CV32E40P Readme](https://github.com/openhwgroup/cv32e40p/blob/master/README.md)	|	[CV32E40P User Manual](https://readthedocs.com/projects/openhw-group-cv32e40p-user-manual/)	|		|		|
|		|		|		|		|		|		|		|		|		|		|		|		|		|		|
																												
## Active CORES TG Projects																												
|	Name	|	TRL Target	|	Status	|	TPL or PM	|	Repo	|	PC	|	PL	|	PA	|	PF	|	PF Estimate	|	Project Docs	|	RTD	|	Project Plan	|	Project Board	|
|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|
|	CORE-V CV32E40S 	|	TRL 5	|	PA	|	[Oystein Knauserud](https://github.com/silabs-oysteink) 	|	[cv32e40s](https://github.com/openhwgroup/cv32e40s)	|	21.02.22 (A)    	|	21.02.22 (A) 	|	21.03.22 (A)	|		|	2023 Q1	|	[CV32E40S Combined PPL/PL](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40S/CV32E40S-PPL.md) <br /> +  [PA Slides](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40S/CV32E40X_CV32E40S_project_plan.pdf)	|	[CV32E40S User Manual](https://readthedocs.com/projects/openhw-group-cv32e40s-user-manual/)	|	[PA Checklist](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40S/CV32E40X_CV32E40S_PA.xlsx) 	|		|
|	CORE-V CV32E40X 	|	TRL 5	|	PA	|	[Oystein Knauserud](https://github.com/silabs-oysteink) 	|	[cv32e40x](https://github.com/openhwgroup/cv32e40x)	|	21.02.22 (A)    	|	21.02.22 (A) 	|	21.03.22 (A)	|		|		|	[CV32E40X Combined PPL/PL](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40X/CV32E40X-PPL.md)  <br /> +  [PA Slides](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40S/CV32E40X_CV32E40S_project_plan.pdf)	|	[CV32E40X User Manual](https://readthedocs.com/projects/openhw-group-cv32e40x-user-manual/)	|	[PA Checklist](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40S/CV32E40X_CV32E40S_PA.xlsx) 	|		|
|	CORE-V CVA6	|	TRL 5	|	PA	|	[Jérôme Quévremont](https://github.com/orgs/openhwgroup/people/jquevremont) 	|	[cva6](https://github.com/openhwgroup/cva6) 	|	20.09.28 (A)	|	21.01.20(A)	|	22.02.28(A)	|		|		|	[CVA6 PPL](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CVA6/CVA6-preliminary-project-proposal.md)<br/>[CVA6 PL](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CVA6/CVA6-project-launch.pptx)	|	[CVA6 User Manual](https://readthedocs.com/projects/openhw-group-cva6-user-manual/)	|	[CVA6 PA](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CVA6/CVA6-plan-approved-2022.md)	|	[CVA6 Kanban Board](https://github.com/orgs/openhwgroup/projects/3)	|
|	CORE-V CV32E40PV2  	|	TRL 5 	|	PL	|	[Pascal Gouédo](https://github.com/pascalgouedo)	|	[cv32e40p](https://github.com/openhwgroup/cv32e40p)    	|	21.06.28 (A)	|		|		|		|		|	[CV32E40Pv2 Project Concept](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40Pv2/Project_Concept_for_CV32E40Pv2_June-28.md) <br /> + [PC presentation](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40Pv2/CV32E40Pv2-Project-Concept-June-28-2021.pptx) <br /> + [PL slides](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40Pv2/CV32E40Pv2-Project-Launch-Nov-22-2021.pptx) 	|		|	[CV32E40Pv2 Task List at PL](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E40Pv2/CV32E40Pv2-task-list.xlsx) 	|		|
|	CORE-V CV32E20  	|	TRL 5 	|	PL	|	Lee Hoff <br /> + Joe Circello	|	[cve2](https://github.com/openhwgroup/cve2)      	|	21.06.28 (A)	|	2022.02.28(A)  	|		|		|		|	[CV32E20 Project Concept](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CVE20/Project-Concept-for-CV32E20.md)  <br /> + [CV32E20 Project Launch](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CVE20/Project-Launch-for-CV32E20-220209.md)	|		|		|		|
|	CORE-V CV-X-IF  	|		|	PL	|		|	[core-v-xif](https://github.com/openhwgroup/core-v-xif)  	|	21.06.28 (A)	|	21.12.12 (A) 	|		|		|		|	[CV-X-IF Project Concept](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV-X-IF/CV_X_Interface_project_concept.pdf) <br /> +[CV-X-IF Project Launch](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV-X-IF/CV_X_Interface_project_launch.pdf)| 	|	[CV-X-IF User Manual](https://readthedocs.com/projects/openhw-group-core-v-xif/)	|		|		|
|	CORE-V CV32E41P  	|	TRL 3	|	PC	|	[Tariq Hurd](https://github.com/tariqkurd-repo)  	|		|	 21.06.28 (A)	|		|		|		|		|	[CV32E41P PC](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CV32E41P/CV32E41P%20project%20proposal.md) 	|		|		|		|
|	CORE-V CVA5 	|	TRL 3	|	PC	|	[Eric Matthews](https://github.com/e-matthews)	|		|		|		|		|		|		|	[CVA5 PC](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V%20CVA5/PC-Taiga-CVA5.md)  <br /> + [Taiga TWG pres.](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CVA5/SFU_taiga_formal_overview_openhw-2021-28jun.pdf)	|		|		|		|
|	CORE-V-L1DCACHE	|	TRL 5	|	PC	|	César Fuguet 	|		|	22.06.27 (A)	|		|		|		|		|	[CORE-V L1 DACHE PC](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V-L1-DCACHE/20220523-OHG-ProjectConcept-CEA_L1_Dcache.md)	|		|		|		|
																												
## Active HW TG Projects																												
|	Name	|	TRL Target 	|	Status	|	TPL or PM	|	Repo	|	PC	|	PL	|	PA	|	PF	|	PF Estimate	|	Project Docs	|	RTD	|	Project Plan	|	Project Board	|
|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|
|	CORE-V-MCU	|	TRL 7 (CPU)	|	PA	|	[Greg Martin](https://github.com/gmartin102) <br /> +   [Hugh Pollitt-Smith](https://github.com/orgs/openhwgroup/people/hpollittsmith) 	|	[core-v-mcu](https://github.com/openhwgroup/core-v-mcu) 	|	20.10.05 (A)    	|	21.04.26 (A) 	|	21.12.12 (A)	|		|		|	[Project Launch](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V%20MCU%20SoC/MCU%20PL%20Document.md)  <br /> +      [Plan Approved](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V%20MCU%20SoC/PA%20document%20Oct%2025%202021.md)	|		|	[CORE-V MCU Planning Spreadsheet](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V%20MCU%20SoC/MCU%20SoC%20Project%20Plan%20at%20PL.xlsx)	|	[MCU Kanban Board](https://github.com/orgs/openhwgroup/projects/4)	|
|	CORE-V MCU VERILATOR MODEL  	|		|	PL	|		|	[core-v-mcu](https://github.com/openhwgroup/core-v-mcu)   	|	21.03.22 (A)	|	21.05.24 (A) 	|		|		|		|	[Verilator Modeling PL](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/Verilator%20Model/verilator-modeling-pl.md)	|		|		|		|
|	CORE-V-MCU-DEVKIT	|	TRL 4	|	PL	|	[Joseph Julicher](https://github.com/n9wxu)	|	[core-v-mcu devkit](https://github.com/openhwgroup/core-v-mcu-devkit)	|	21.12.12 (A)	|	22.06.27 (A)	|		|		|		|	[Project Concept](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V-MCU-DEV-KIT/CORE-V_DEV-KIT_project_concept_approved.md) <br /> + [Project Launch](https://docs.google.com/document/d/15v-1zsUEahpGljZNWOrmNEDTp1RlQCiLntFuJ-Hcw0I/edit)	|		|		|		|
|	CORE-V-TRUSTED-MCU	|	TRL 7 (CPU)	|	PC	|	Abdoulaye Berthe	|		|	22.07.25 (A)	|		|		|		|		|	[CORE-V-MCU2 Project Concept](https://docs.google.com/document/d/1nW9rFAFHhNkNi53khY3hhynXaHIm4OqJ/edit)	|		|		|		|
																												
## Active VERIFICATION TG Projects																												
|	Name	|	TRL Target 	|	Status	|	TPL or PM	|	Repo	|	PC	|	PL	|	PA	|	PF	|	PF Estimate	|	Project Docs	|	RTD	|	Project Plan	|	Project Board	|
|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|
|	FORCE-RISCV  	|		|	PL	|	Robert Chu (PM) <br /> + Jun Chen (TPL)	|	[force-riscv](https://github.com/openhwgroup/force-riscv) 	|	20.09.28 (A)	|	20.10.26 (A)	|		|		|		|	[Force-Riscv PC](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/FORCE-RISCV/FORCE-RISCV-ISG-preliminary-project-proposal.md) <br /> + [Force-Riscv PL](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/FORCE-RISCV/FORCE-RISCV-ISG-project-proposal.md)	|		|	[Force-RiscV Feature List and Project Plan](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/FORCE-RISCV/FORCE-RISCV-ISG-Feature-Descriptions-and-Project-Plan.md)	|		|
|	CORE-V-MCU-UVM     	|		|	PC	|	David Poulin	|	[core-v-verif](https://github.com/openhwgroup/core-v-verif)   	|	2022.02.28(A)	|		|		|		|		|	[MCU UVM Project Concept](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V-MCU-UVM/mcu_uvm_project_concept.md)	|		|		|		|
|	CORE-V-COPRO VERIF	|		|	PC	|	[Morris Imfeld](https://github.com/moimfeld)	|		|	22.06.27 (A)	|		|		|		|		|	[CORE-V-COPRO-VERIF PC](https://drive.google.com/drive/u/1/folders/1aKna8CIDdPWyBN8dTXdAlBUSOiGUj7LW)	|		|		|		|
|	ADVANCED-RISC-V VERIFICATION METHODOLOGIES	|		|	PC	|	Simon Davidmann	|		|	22.07.25 (A)	|		|		|		|		|	[ARVM PC](https://drive.google.com/file/d/1qmPsGV_N4kmc9zSqYOM-Rx2qwFpW-AmU/view)	|		|		|		|
																												
## Active SW TG Projects																												
|	Name	|	TRL Target 	|	Status	|	TPL or PM	|	Repo	|	PC	|	PL	|	PA	|	PF	|	PF Estimate	|	Project Docs	|	RTD	|	Project Plan	|	Project Board	|
|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|
|	CORE-V GNU TOOLS	|		|	PC	|		|	[corev-gcc](https://github.com/openhwgroup/corev-gcc)	|	20.10.05 (A)	|		|		|		|		|	[CORE-V GNU Tools PPL](https://github.com/openhwgroup/core-v-docs/tree/master/program/Project-Descriptions-and-Plans/CORE-V-GNU-Tools)	|		|		|		|
|	CORE-V LLVM TOOLS  	|		|	PC	|	[Zbigniew Chamski](https://github.com/PicoPET)  	|	[corev-llvm-project](https://github.com/openhwgroup/corev-llvm-project)   	|		|		|		|		|		|		|		|		|		|
|	CORE-V FREERTOS  	|		|	PC	|	[Richard Barry](https://github.com/RichardBarry)	|	[core-v-freertos](https://github.com/openhwgroup/core-v-freertos) <br /> +  [core-v-freertos-kernel](https://github.com/openhwgroup/core-v-freertos-kernel)	|	20.11.30 (A)	|		|		|		|		|	[Free RTOS PPL](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/Free%20RTOS/core-v-free-rtos-ppl.md)	|		|		|		|
|	CORE-V HAL   	|		|	PC	|	[Yunhai Shang](https://github.com/shangyunhai) <br /> +[Vincent Cui](https://github.com/VincentCui632)	|		|		|		|		|		|		|	 [HAL PC](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V-HAL/Project-Concept-HAL.md) <br /> + [HAL PC reqs. pres.](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V-HAL/Hardware%20-Abstraction-Layer-HAL-Requirements-for-PC.pptx)	|		|		|		|
|	CORE-V  MCU SDK  	|		|	PC	|		|		|	21.09.27 (A)	|		|		|		|		|	[SDK Project Concept](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/SDK/sdk-project-concept.md)	|		|		|		|
|	CORE-V QEMU	|		|	PC	|	WeiWei Li	|		|	22.07.25 (A)	|		|		|		|		|	[CORE-V-QEMU PC](https://docs.google.com/document/d/1BmFUVWGLJzyFt5Nm4RERkf7QWk-yEoaVK88GeVNwWTY/edit#heading=h.8jmm43f40zju)	|		|		|		|
																												
## Active UNIVERSITY OUTREACH TG Projects																												
|	Name	|	TRL Target 	|	Status	|	TPL or PM	|	Repo	|	PC	|	PL	|	PA	|	PF	|	PF Estimate	|	Project Docs	|	RTD	|	Project Plan	|	Project Board	|
|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|
|	CORE-V VEC RESEARCH  	|	TRL 3	|	PC	|	? + [Hugh Pollitt Smith](https://github.com/orgs/openhwgroup/people/hpollittsmith)   	|		|		|		|		|		|		|	[core-v-VEC research ppl](https://github.com/openhwgroup/core-v-docs/blob/master/program/Project-Descriptions-and-Plans/CORE-V%20VEC%20Research/PPL%20proposal%20for%20Core-V-VEC%20Research%20Project.md)	|		|		|		|
																												
## Active REGIONAL WORKING GROUPS Projects (Section in Construction)																												
|	Name	|	TRL Target 	|	Status	|	TPL or PM	|	Repo	|	PC	|	PL	|	PA	|	PF	|	PF Estimate	|	Project Docs	|	RTD	|	Project Plan	|	Project Board	|
|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|
																												
## Closed or Inactive Projects																												
|	Name	|	TRL Target	|	Status	|	TPL or PM	|	Repo	|	PC	|	PL	|	PA	|	PF	|	PF Estimate	|	Project Docs	|	RTD	|	Project Plan	|	Project Board	|
|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|	--------------------	|
|	CORE-V-IDE-CDT  	|		|	Discontinued (merged into CORE-V SDK)	|		|	[core-v-ide-cdt](https://github.com/openhwgroup/core-v-ide-cdt) 	|		|		|		|		|		|		|		|		|		|
