// Seed: 2418582140
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  reg id_3 = 1;
  always if (id_3) id_3 <= id_3;
  assign id_1[1] = 1;
endmodule
